// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "06/21/2025 18:03:01"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopDE (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK,
	Reset,
	Regin,
	ClockDIV,
	PC,
	Instr,
	Regout,
	Estado,
	oPCBack,
	oSaidaULA,
	oA,
	oB,
	oInstReg,
	oMemReg,
	oAdress);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	CLOCK;
input 	Reset;
input 	[4:0] Regin;
output 	ClockDIV;
output 	[31:0] PC;
output 	[31:0] Instr;
output 	[31:0] Regout;
output 	[3:0] Estado;
output 	[31:0] oPCBack;
output 	[31:0] oSaidaULA;
output 	[31:0] oA;
output 	[31:0] oB;
output 	[31:0] oInstReg;
output 	[31:0] oMemReg;
output 	[31:0] oAdress;

// Design Ports Information
// ClockDIV	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[0]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[1]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[3]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[5]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[6]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[7]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[8]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[10]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[11]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[12]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[13]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[14]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[15]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[16]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[17]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[18]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[19]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[20]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[21]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[22]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[23]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[24]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[25]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[26]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[27]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[28]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[29]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[30]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Instr[31]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[0]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[5]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[7]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[8]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[9]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[10]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[11]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[13]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[14]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[15]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[16]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[17]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[18]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[19]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[20]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[21]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[22]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[23]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[24]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[25]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[26]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[27]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[28]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[29]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[30]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regout[31]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Estado[0]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Estado[1]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Estado[2]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Estado[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[1]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[3]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[4]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[5]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[6]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[7]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[8]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[9]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[10]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[11]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[12]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[13]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[14]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[15]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[16]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[17]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[18]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[19]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[20]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[21]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[22]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[23]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[24]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[25]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[26]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[27]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[28]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[29]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[30]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oPCBack[31]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[0]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[4]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[5]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[6]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[7]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[8]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[9]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[10]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[11]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[12]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[13]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[14]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[15]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[16]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[17]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[18]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[19]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[20]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[21]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[22]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[23]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[24]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[25]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[26]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[27]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[28]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[29]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[30]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oSaidaULA[31]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[0]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[2]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[3]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[4]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[5]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[6]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[7]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[8]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[9]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[10]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[11]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[12]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[13]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[14]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[15]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[16]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[17]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[18]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[19]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[20]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[21]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[22]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[23]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[24]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[25]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[26]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[27]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[28]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[29]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[30]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oA[31]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[0]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[2]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[3]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[5]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[6]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[7]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[8]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[9]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[10]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[11]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[12]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[13]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[14]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[15]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[16]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[17]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[18]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[19]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[20]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[21]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[22]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[23]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[24]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[25]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[26]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[27]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[28]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[29]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[30]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oB[31]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[0]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[3]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[4]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[5]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[8]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[9]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[10]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[11]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[12]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[13]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[14]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[15]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[16]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[17]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[18]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[19]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[20]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[21]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[22]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[23]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[24]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[25]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[26]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[27]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[28]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[29]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[30]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oInstReg[31]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[0]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[2]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[3]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[4]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[5]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[6]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[7]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[8]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[9]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[10]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[11]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[12]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[13]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[14]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[15]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[16]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[17]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[18]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[19]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[20]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[21]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[22]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[23]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[24]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[25]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[26]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[27]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[28]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[29]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[30]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oMemReg[31]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[0]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[1]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[2]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[3]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[5]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[7]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[8]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[9]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[10]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[11]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[12]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[13]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[14]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[15]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[16]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[17]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[18]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[19]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[20]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[21]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[22]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[23]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[24]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[25]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[26]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[27]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[28]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[29]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[30]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// oAdress[31]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regin[3]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regin[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regin[0]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regin[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Regin[4]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Reset	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("TopDE_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK~input_o ;
wire \CLOCK~inputclkctrl_outclk ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \Reset~input_o ;
wire \Reset~inputclkctrl_outclk ;
wire \MULT1|controle_multiciclo|pr_state.ST_DECODE~q ;
wire \MULT1|wPCNext[6]~5_combout ;
wire \MULT1|Equal0~5_combout ;
wire \MULT1|controle_multiciclo|nx_state.ST_BRANCH~0_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ;
wire \MULT1|controle_multiciclo|pr_state.ST_LW1~q ;
wire \MULT1|controle_multiciclo|pr_state.ST_LW2~q ;
wire \MULT1|controle_multiciclo|WideOr10~0_combout ;
wire \MULT1|wPCNext[9]~8_combout ;
wire \MULT1|wEndereco[9]~7_combout ;
wire \MULT1|controle_multiciclo|nx_state.ST_RTYPE~0_combout ;
wire \MULT1|controle_multiciclo|nx_state.ST_RTYPE~1_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ;
wire \MULT1|wEntrada1ULA[0]~34_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MULT1|wEntrada1ULA[3]~92_combout ;
wire \MULT1|wEntrada1ULA[3]~93_combout ;
wire \MULT1|Equal0~6_combout ;
wire \MULT1|wEntrada2ULA[4]~74_combout ;
wire \MULT1|wEntrada2ULA[4]~75_combout ;
wire \MULT1|wEntrada2ULA[3]~80_combout ;
wire \MULT1|wEntrada2ULA[4]~77_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \MULT1|wPCNext[10]~9_combout ;
wire \MULT1|wPCNext[12]~11_combout ;
wire \MULT1|controle_multiciclo|nx_state~0_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q ;
wire \MULT1|bancoRegister|Decoder0~1_combout ;
wire \MULT1|imGerador|Selector8~0_combout ;
wire \MULT1|imGerador|Selector13~0_combout ;
wire \MULT1|ula|Selector30~0_combout ;
wire \MULT1|ula|Selector30~1_combout ;
wire \MULT1|imGerador|Selector8~1_combout ;
wire \MULT1|wEntrada2ULA[15]~46_combout ;
wire \MULT1|wEntrada2ULA[15]~47_combout ;
wire \MULT1|wEntrada2ULA[16]~54_combout ;
wire \MULT1|wEntrada2ULA[15]~45_combout ;
wire \MULT1|wEntrada2ULA[19]~90_combout ;
wire \MULT1|wEntrada2ULA[19]~91_combout ;
wire \MULT1|wEntrada2ULA[15]~89_combout ;
wire \MULT1|wEntrada2ULA[16]~53_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \MULT1|bancoRegister|Decoder0~9_combout ;
wire \MULT1|bancoRegister|Decoder0~18_combout ;
wire \MULT1|bancoRegister|registers[28][23]~q ;
wire \MULT1|bancoRegister|Decoder0~11_combout ;
wire \MULT1|bancoRegister|Decoder0~16_combout ;
wire \MULT1|bancoRegister|registers[24][23]~q ;
wire \MULT1|bancoRegister|registers[20][23]~feeder_combout ;
wire \MULT1|bancoRegister|Decoder0~3_combout ;
wire \MULT1|bancoRegister|Decoder0~4_combout ;
wire \MULT1|bancoRegister|Decoder0~15_combout ;
wire \MULT1|bancoRegister|registers[20][23]~q ;
wire \MULT1|bancoRegister|Decoder0~17_combout ;
wire \MULT1|bancoRegister|registers[16][23]~q ;
wire \MULT1|bancoRegister|Mux8~4_combout ;
wire \MULT1|bancoRegister|Mux8~5_combout ;
wire \MULT1|bancoRegister|Decoder0~12_combout ;
wire \MULT1|bancoRegister|registers[26][23]~q ;
wire \MULT1|bancoRegister|Decoder0~14_combout ;
wire \MULT1|bancoRegister|registers[30][23]~q ;
wire \MULT1|bancoRegister|Decoder0~10_combout ;
wire \MULT1|bancoRegister|registers[22][23]~q ;
wire \MULT1|bancoRegister|Mux8~2_combout ;
wire \MULT1|bancoRegister|Mux8~3_combout ;
wire \MULT1|bancoRegister|Mux8~6_combout ;
wire \MULT1|bancoRegister|Decoder0~7_combout ;
wire \MULT1|bancoRegister|Decoder0~22_combout ;
wire \MULT1|bancoRegister|registers[31][23]~q ;
wire \MULT1|bancoRegister|Decoder0~21_combout ;
wire \MULT1|bancoRegister|registers[19][23]~q ;
wire \MULT1|bancoRegister|registers[27][23]~q ;
wire \MULT1|bancoRegister|Mux8~7_combout ;
wire \MULT1|bancoRegister|Decoder0~20_combout ;
wire \MULT1|bancoRegister|registers[23][23]~q ;
wire \MULT1|bancoRegister|Mux8~8_combout ;
wire \MULT1|bancoRegister|Decoder0~5_combout ;
wire \MULT1|bancoRegister|registers[21][23]~q ;
wire \MULT1|bancoRegister|Decoder0~2_combout ;
wire \MULT1|bancoRegister|registers[25][23]~q ;
wire \MULT1|bancoRegister|Decoder0~6_combout ;
wire \MULT1|bancoRegister|registers[17][23]~q ;
wire \MULT1|bancoRegister|Mux8~0_combout ;
wire \MULT1|bancoRegister|Decoder0~8_combout ;
wire \MULT1|bancoRegister|registers[29][23]~q ;
wire \MULT1|bancoRegister|Mux8~1_combout ;
wire \MULT1|bancoRegister|Mux8~9_combout ;
wire \MULT1|bancoRegister|Decoder0~36_combout ;
wire \MULT1|bancoRegister|registers[12][23]~q ;
wire \MULT1|bancoRegister|Decoder0~35_combout ;
wire \MULT1|bancoRegister|registers[13][23]~q ;
wire \MULT1|bancoRegister|Mux8~17_combout ;
wire \MULT1|bancoRegister|Decoder0~37_combout ;
wire \MULT1|bancoRegister|registers[15][23]~q ;
wire \MULT1|bancoRegister|registers[14][23]~feeder_combout ;
wire \MULT1|bancoRegister|Decoder0~34_combout ;
wire \MULT1|bancoRegister|registers[14][23]~q ;
wire \MULT1|bancoRegister|Mux8~18_combout ;
wire \MULT1|bancoRegister|Decoder0~27_combout ;
wire \MULT1|bancoRegister|registers[6][23]~q ;
wire \MULT1|bancoRegister|Decoder0~30_combout ;
wire \MULT1|bancoRegister|registers[7][23]~q ;
wire \MULT1|bancoRegister|Decoder0~29_combout ;
wire \MULT1|bancoRegister|registers[4][23]~q ;
wire \MULT1|bancoRegister|Decoder0~28_combout ;
wire \MULT1|bancoRegister|registers[5][23]~q ;
wire \MULT1|bancoRegister|Mux8~10_combout ;
wire \MULT1|bancoRegister|Mux8~11_combout ;
wire \MULT1|bancoRegister|Decoder0~32_combout ;
wire \MULT1|bancoRegister|registers[1][23]~q ;
wire \MULT1|bancoRegister|Decoder0~31_combout ;
wire \MULT1|bancoRegister|registers[3][23]~q ;
wire \MULT1|bancoRegister|Mux8~14_combout ;
wire \MULT1|bancoRegister|Decoder0~33_combout ;
wire \MULT1|bancoRegister|registers[2][23]~q ;
wire \MULT1|bancoRegister|Mux8~15_combout ;
wire \MULT1|bancoRegister|Decoder0~26_combout ;
wire \MULT1|bancoRegister|registers[11][23]~q ;
wire \MULT1|bancoRegister|Decoder0~23_combout ;
wire \MULT1|bancoRegister|registers[9][23]~q ;
wire \MULT1|bancoRegister|registers[8][23]~q ;
wire \MULT1|bancoRegister|Decoder0~24_combout ;
wire \MULT1|bancoRegister|registers[10][23]~q ;
wire \MULT1|bancoRegister|Mux8~12_combout ;
wire \MULT1|bancoRegister|Mux8~13_combout ;
wire \MULT1|bancoRegister|Mux8~16_combout ;
wire \MULT1|bancoRegister|Mux8~19_combout ;
wire \MULT1|bancoRegister|Mux8~20_combout ;
wire \MULT1|wPCNext[23]~22_combout ;
wire \MULT1|wEntrada1ULA[23]~52_combout ;
wire \MULT1|wEntrada1ULA[23]~53_combout ;
wire \MULT1|imGerador|WideOr0~2_combout ;
wire \MULT1|imGerador|WideOr0~4_combout ;
wire \MULT1|imGerador|WideOr0~5_combout ;
wire \MULT1|wEntrada2ULA[5]~38_combout ;
wire \MULT1|controle_multiciclo|WideOr0~0_combout ;
wire \MULT1|wEntrada2ULA[0]~25_combout ;
wire \MULT1|wEntrada2ULA[23]~40_combout ;
wire \MULT1|wEntrada2ULA[22]~41_combout ;
wire \MULT1|wEntrada2ULA[21]~42_combout ;
wire \MULT1|wEntrada2ULA[20]~43_combout ;
wire \MULT1|wEntrada2ULA[19]~44_combout ;
wire \MULT1|wEntrada2ULA[19]~48_combout ;
wire \MULT1|wEntrada2ULA[18]~49_combout ;
wire \MULT1|wEntrada2ULA[18]~50_combout ;
wire \MULT1|wEntrada2ULA[17]~52_combout ;
wire \MULT1|wEntrada2ULA[17]~51_combout ;
wire \MULT1|wPCNext[15]~14_combout ;
wire \MULT1|bancoRegister|registers[23][15]~q ;
wire \MULT1|bancoRegister|registers[19][15]~q ;
wire \MULT1|bancoRegister|Mux16~7_combout ;
wire \MULT1|bancoRegister|registers[31][15]~q ;
wire \MULT1|bancoRegister|Mux16~8_combout ;
wire \MULT1|bancoRegister|registers[25][15]~q ;
wire \MULT1|bancoRegister|registers[17][15]~q ;
wire \MULT1|bancoRegister|Mux16~0_combout ;
wire \MULT1|bancoRegister|registers[21][15]~q ;
wire \MULT1|bancoRegister|registers[29][15]~q ;
wire \MULT1|bancoRegister|Mux16~1_combout ;
wire \MULT1|bancoRegister|registers[16][15]~q ;
wire \MULT1|bancoRegister|registers[20][15]~q ;
wire \MULT1|bancoRegister|Mux16~4_combout ;
wire \MULT1|bancoRegister|registers[24][15]~q ;
wire \MULT1|bancoRegister|registers[28][15]~q ;
wire \MULT1|bancoRegister|Mux16~5_combout ;
wire \MULT1|bancoRegister|registers[22][15]~q ;
wire \MULT1|bancoRegister|Decoder0~13_combout ;
wire \MULT1|bancoRegister|registers[18][15]~q ;
wire \MULT1|bancoRegister|Mux16~2_combout ;
wire \MULT1|bancoRegister|registers[26][15]~q ;
wire \MULT1|bancoRegister|registers[30][15]~q ;
wire \MULT1|bancoRegister|Mux16~3_combout ;
wire \MULT1|bancoRegister|Mux16~6_combout ;
wire \MULT1|bancoRegister|Mux16~9_combout ;
wire \MULT1|bancoRegister|registers[6][15]~q ;
wire \MULT1|bancoRegister|registers[7][15]~q ;
wire \MULT1|bancoRegister|registers[4][15]~q ;
wire \MULT1|bancoRegister|registers[5][15]~q ;
wire \MULT1|bancoRegister|Mux16~10_combout ;
wire \MULT1|bancoRegister|Mux16~11_combout ;
wire \MULT1|bancoRegister|registers[11][15]~q ;
wire \MULT1|bancoRegister|registers[9][15]~q ;
wire \MULT1|bancoRegister|registers[8][15]~q ;
wire \MULT1|bancoRegister|registers[10][15]~q ;
wire \MULT1|bancoRegister|Mux16~12_combout ;
wire \MULT1|bancoRegister|Mux16~13_combout ;
wire \MULT1|bancoRegister|registers[2][15]~q ;
wire \MULT1|bancoRegister|registers[1][15]~q ;
wire \MULT1|bancoRegister|registers[3][15]~q ;
wire \MULT1|bancoRegister|Mux16~14_combout ;
wire \MULT1|bancoRegister|Mux16~15_combout ;
wire \MULT1|bancoRegister|Mux16~16_combout ;
wire \MULT1|bancoRegister|registers[15][15]~q ;
wire \MULT1|bancoRegister|registers[14][15]~q ;
wire \MULT1|bancoRegister|registers[12][15]~q ;
wire \MULT1|bancoRegister|registers[13][15]~q ;
wire \MULT1|bancoRegister|Mux16~17_combout ;
wire \MULT1|bancoRegister|Mux16~18_combout ;
wire \MULT1|bancoRegister|Mux16~19_combout ;
wire \MULT1|bancoRegister|Mux16~20_combout ;
wire \MULT1|wEntrada1ULA[15]~68_combout ;
wire \MULT1|wEntrada1ULA[15]~69_combout ;
wire \MULT1|wEntrada2ULA[14]~57_combout ;
wire \MULT1|wEntrada2ULA[14]~58_combout ;
wire \MULT1|wEntrada2ULA[13]~60_combout ;
wire \MULT1|wEntrada2ULA[13]~59_combout ;
wire \MULT1|wEntrada2ULA[12]~61_combout ;
wire \MULT1|wEntrada2ULA[12]~62_combout ;
wire \MULT1|bancoRegister|registers[18][11]~q ;
wire \MULT1|bancoRegister|registers[22][11]~q ;
wire \MULT1|bancoRegister|Mux20~2_combout ;
wire \MULT1|bancoRegister|registers[26][11]~q ;
wire \MULT1|bancoRegister|registers[30][11]~q ;
wire \MULT1|bancoRegister|Mux20~3_combout ;
wire \MULT1|bancoRegister|registers[28][11]~q ;
wire \MULT1|bancoRegister|registers[16][11]~q ;
wire \MULT1|bancoRegister|registers[20][11]~q ;
wire \MULT1|bancoRegister|Mux20~4_combout ;
wire \MULT1|bancoRegister|registers[24][11]~q ;
wire \MULT1|bancoRegister|Mux20~5_combout ;
wire \MULT1|bancoRegister|Mux20~6_combout ;
wire \MULT1|bancoRegister|registers[19][11]~q ;
wire \MULT1|bancoRegister|registers[27][11]~q ;
wire \MULT1|bancoRegister|Mux20~7_combout ;
wire \MULT1|bancoRegister|registers[23][11]~q ;
wire \MULT1|bancoRegister|registers[31][11]~q ;
wire \MULT1|bancoRegister|Mux20~8_combout ;
wire \MULT1|bancoRegister|registers[21][11]~q ;
wire \MULT1|bancoRegister|registers[25][11]~q ;
wire \MULT1|bancoRegister|registers[17][11]~q ;
wire \MULT1|bancoRegister|Mux20~0_combout ;
wire \MULT1|bancoRegister|registers[29][11]~q ;
wire \MULT1|bancoRegister|Mux20~1_combout ;
wire \MULT1|bancoRegister|Mux20~9_combout ;
wire \MULT1|bancoRegister|registers[12][11]~q ;
wire \MULT1|bancoRegister|registers[13][11]~q ;
wire \MULT1|bancoRegister|Mux20~17_combout ;
wire \MULT1|bancoRegister|registers[15][11]~q ;
wire \MULT1|bancoRegister|Mux20~18_combout ;
wire \MULT1|bancoRegister|registers[1][11]~q ;
wire \MULT1|bancoRegister|registers[3][11]~q ;
wire \MULT1|bancoRegister|Mux20~14_combout ;
wire \MULT1|bancoRegister|registers[2][11]~q ;
wire \MULT1|bancoRegister|Mux20~15_combout ;
wire \MULT1|bancoRegister|registers[8][11]~q ;
wire \MULT1|bancoRegister|registers[10][11]~q ;
wire \MULT1|bancoRegister|Mux20~12_combout ;
wire \MULT1|bancoRegister|registers[9][11]~q ;
wire \MULT1|bancoRegister|registers[11][11]~q ;
wire \MULT1|bancoRegister|Mux20~13_combout ;
wire \MULT1|bancoRegister|Mux20~16_combout ;
wire \MULT1|bancoRegister|registers[4][11]~q ;
wire \MULT1|bancoRegister|registers[5][11]~q ;
wire \MULT1|bancoRegister|Mux20~10_combout ;
wire \MULT1|bancoRegister|registers[7][11]~q ;
wire \MULT1|bancoRegister|registers[6][11]~q ;
wire \MULT1|bancoRegister|Mux20~11_combout ;
wire \MULT1|bancoRegister|Mux20~19_combout ;
wire \MULT1|bancoRegister|Mux20~20_combout ;
wire \MULT1|wPCNext[11]~10_combout ;
wire \MULT1|wEntrada1ULA[11]~76_combout ;
wire \MULT1|wEntrada1ULA[11]~77_combout ;
wire \MULT1|wEntrada2ULA[10]~67_combout ;
wire \MULT1|bancoRegister|registers[21][29]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][29]~q ;
wire \MULT1|bancoRegister|registers[25][29]~q ;
wire \MULT1|bancoRegister|registers[17][29]~q ;
wire \MULT1|bancoRegister|Mux2~0_combout ;
wire \MULT1|bancoRegister|registers[29][29]~q ;
wire \MULT1|bancoRegister|Mux2~1_combout ;
wire \MULT1|bancoRegister|registers[31][29]~feeder_combout ;
wire \MULT1|bancoRegister|registers[31][29]~q ;
wire \MULT1|bancoRegister|registers[27][29]~q ;
wire \MULT1|bancoRegister|registers[19][29]~q ;
wire \MULT1|bancoRegister|Mux2~7_combout ;
wire \MULT1|bancoRegister|registers[23][29]~q ;
wire \MULT1|bancoRegister|Mux2~8_combout ;
wire \MULT1|bancoRegister|registers[26][29]~q ;
wire \MULT1|bancoRegister|registers[22][29]~q ;
wire \MULT1|bancoRegister|registers[18][29]~q ;
wire \MULT1|bancoRegister|Mux2~2_combout ;
wire \MULT1|bancoRegister|registers[30][29]~q ;
wire \MULT1|bancoRegister|Mux2~3_combout ;
wire \MULT1|bancoRegister|registers[20][29]~q ;
wire \MULT1|bancoRegister|registers[16][29]~q ;
wire \MULT1|bancoRegister|Mux2~4_combout ;
wire \MULT1|bancoRegister|registers[28][29]~q ;
wire \MULT1|bancoRegister|registers[24][29]~q ;
wire \MULT1|bancoRegister|Mux2~5_combout ;
wire \MULT1|bancoRegister|Mux2~6_combout ;
wire \MULT1|bancoRegister|Mux2~9_combout ;
wire \MULT1|bancoRegister|registers[6][29]~q ;
wire \MULT1|bancoRegister|registers[7][29]~q ;
wire \MULT1|bancoRegister|registers[5][29]~q ;
wire \MULT1|bancoRegister|registers[4][29]~q ;
wire \MULT1|bancoRegister|Mux2~10_combout ;
wire \MULT1|bancoRegister|Mux2~11_combout ;
wire \MULT1|bancoRegister|registers[15][29]~q ;
wire \MULT1|bancoRegister|registers[14][29]~q ;
wire \MULT1|bancoRegister|registers[12][29]~q ;
wire \MULT1|bancoRegister|registers[13][29]~q ;
wire \MULT1|bancoRegister|Mux2~17_combout ;
wire \MULT1|bancoRegister|Mux2~18_combout ;
wire \MULT1|bancoRegister|registers[9][29]~q ;
wire \MULT1|bancoRegister|registers[10][29]~q ;
wire \MULT1|bancoRegister|registers[8][29]~q ;
wire \MULT1|bancoRegister|Mux2~12_combout ;
wire \MULT1|bancoRegister|Mux2~13_combout ;
wire \MULT1|bancoRegister|registers[2][29]~q ;
wire \MULT1|bancoRegister|registers[3][29]~q ;
wire \MULT1|bancoRegister|registers[1][29]~q ;
wire \MULT1|bancoRegister|Mux2~14_combout ;
wire \MULT1|bancoRegister|Mux2~15_combout ;
wire \MULT1|bancoRegister|Mux2~16_combout ;
wire \MULT1|bancoRegister|Mux2~19_combout ;
wire \MULT1|bancoRegister|Mux2~20_combout ;
wire \MULT1|wPCNext[29]~28_combout ;
wire \MULT1|wEntrada1ULA[29]~40_combout ;
wire \MULT1|wEntrada1ULA[29]~41_combout ;
wire \MULT1|wEntrada2ULA[31]~30_combout ;
wire \MULT1|wEntrada2ULA[29]~33_combout ;
wire \MULT1|wEntrada2ULA[28]~34_combout ;
wire \MULT1|wEntrada2ULA[27]~35_combout ;
wire \MULT1|bancoRegister|registers[23][27]~q ;
wire \MULT1|bancoRegister|registers[19][27]~q ;
wire \MULT1|bancoRegister|Mux4~7_combout ;
wire \MULT1|bancoRegister|registers[31][27]~q ;
wire \MULT1|bancoRegister|Mux4~8_combout ;
wire \MULT1|bancoRegister|registers[21][27]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][27]~q ;
wire \MULT1|bancoRegister|registers[29][27]~feeder_combout ;
wire \MULT1|bancoRegister|registers[29][27]~q ;
wire \MULT1|bancoRegister|registers[25][27]~q ;
wire \MULT1|bancoRegister|registers[17][27]~q ;
wire \MULT1|bancoRegister|Mux4~0_combout ;
wire \MULT1|bancoRegister|Mux4~1_combout ;
wire \MULT1|bancoRegister|registers[20][27]~q ;
wire \MULT1|bancoRegister|registers[16][27]~q ;
wire \MULT1|bancoRegister|Mux4~4_combout ;
wire \MULT1|bancoRegister|registers[28][27]~q ;
wire \MULT1|bancoRegister|registers[24][27]~q ;
wire \MULT1|bancoRegister|Mux4~5_combout ;
wire \MULT1|bancoRegister|registers[26][27]~q ;
wire \MULT1|bancoRegister|registers[30][27]~q ;
wire \MULT1|bancoRegister|registers[18][27]~q ;
wire \MULT1|bancoRegister|registers[22][27]~q ;
wire \MULT1|bancoRegister|Mux4~2_combout ;
wire \MULT1|bancoRegister|Mux4~3_combout ;
wire \MULT1|bancoRegister|Mux4~6_combout ;
wire \MULT1|bancoRegister|Mux4~9_combout ;
wire \MULT1|bancoRegister|registers[2][27]~q ;
wire \MULT1|bancoRegister|registers[1][27]~q ;
wire \MULT1|bancoRegister|registers[3][27]~q ;
wire \MULT1|bancoRegister|Mux4~14_combout ;
wire \MULT1|bancoRegister|Mux4~15_combout ;
wire \MULT1|bancoRegister|registers[10][27]~q ;
wire \MULT1|bancoRegister|registers[8][27]~q ;
wire \MULT1|bancoRegister|Mux4~12_combout ;
wire \MULT1|bancoRegister|registers[11][27]~q ;
wire \MULT1|bancoRegister|registers[9][27]~q ;
wire \MULT1|bancoRegister|Mux4~13_combout ;
wire \MULT1|bancoRegister|Mux4~16_combout ;
wire \MULT1|bancoRegister|registers[13][27]~q ;
wire \MULT1|bancoRegister|registers[12][27]~q ;
wire \MULT1|bancoRegister|Mux4~17_combout ;
wire \MULT1|bancoRegister|registers[14][27]~q ;
wire \MULT1|bancoRegister|registers[15][27]~q ;
wire \MULT1|bancoRegister|Mux4~18_combout ;
wire \MULT1|bancoRegister|registers[6][27]~q ;
wire \MULT1|bancoRegister|registers[7][27]~q ;
wire \MULT1|bancoRegister|registers[4][27]~q ;
wire \MULT1|bancoRegister|registers[5][27]~q ;
wire \MULT1|bancoRegister|Mux4~10_combout ;
wire \MULT1|bancoRegister|Mux4~11_combout ;
wire \MULT1|bancoRegister|Mux4~19_combout ;
wire \MULT1|bancoRegister|Mux4~20_combout ;
wire \MULT1|bancoRegister|registers[11][26]~q ;
wire \MULT1|bancoRegister|registers[9][26]~q ;
wire \MULT1|bancoRegister|registers[10][26]~q ;
wire \MULT1|bancoRegister|registers[8][26]~q ;
wire \MULT1|bancoRegister|Mux5~10_combout ;
wire \MULT1|bancoRegister|Mux5~11_combout ;
wire \MULT1|bancoRegister|registers[6][26]~q ;
wire \MULT1|bancoRegister|registers[7][26]~q ;
wire \MULT1|bancoRegister|registers[4][26]~q ;
wire \MULT1|bancoRegister|registers[5][26]~q ;
wire \MULT1|bancoRegister|Mux5~12_combout ;
wire \MULT1|bancoRegister|Mux5~13_combout ;
wire \MULT1|bancoRegister|registers[2][26]~q ;
wire \MULT1|bancoRegister|registers[1][26]~q ;
wire \MULT1|bancoRegister|registers[3][26]~q ;
wire \MULT1|bancoRegister|Mux5~14_combout ;
wire \MULT1|bancoRegister|Mux5~15_combout ;
wire \MULT1|bancoRegister|Mux5~16_combout ;
wire \MULT1|bancoRegister|registers[15][26]~q ;
wire \MULT1|bancoRegister|registers[14][26]~q ;
wire \MULT1|bancoRegister|registers[13][26]~q ;
wire \MULT1|bancoRegister|registers[12][26]~q ;
wire \MULT1|bancoRegister|Mux5~17_combout ;
wire \MULT1|bancoRegister|Mux5~18_combout ;
wire \MULT1|bancoRegister|Mux5~19_combout ;
wire \MULT1|bancoRegister|registers[23][26]~q ;
wire \MULT1|bancoRegister|registers[19][26]~q ;
wire \MULT1|bancoRegister|Mux5~7_combout ;
wire \MULT1|bancoRegister|registers[31][26]~q ;
wire \MULT1|bancoRegister|registers[27][26]~q ;
wire \MULT1|bancoRegister|Mux5~8_combout ;
wire \MULT1|bancoRegister|registers[16][26]~q ;
wire \MULT1|bancoRegister|registers[24][26]~q ;
wire \MULT1|bancoRegister|Mux5~4_combout ;
wire \MULT1|bancoRegister|registers[20][26]~q ;
wire \MULT1|bancoRegister|registers[28][26]~q ;
wire \MULT1|bancoRegister|Mux5~5_combout ;
wire \MULT1|bancoRegister|registers[26][26]~q ;
wire \MULT1|bancoRegister|registers[18][26]~q ;
wire \MULT1|bancoRegister|Mux5~2_combout ;
wire \MULT1|bancoRegister|registers[30][26]~q ;
wire \MULT1|bancoRegister|Mux5~3_combout ;
wire \MULT1|bancoRegister|Mux5~6_combout ;
wire \MULT1|bancoRegister|registers[29][26]~q ;
wire \MULT1|bancoRegister|registers[25][26]~q ;
wire \MULT1|bancoRegister|registers[21][26]~q ;
wire \MULT1|bancoRegister|registers[17][26]~q ;
wire \MULT1|bancoRegister|Mux5~0_combout ;
wire \MULT1|bancoRegister|Mux5~1_combout ;
wire \MULT1|bancoRegister|Mux5~9_combout ;
wire \MULT1|bancoRegister|Mux5~20_combout ;
wire \MULT1|wEntrada1ULA[26]~46_combout ;
wire \MULT1|wEntrada1ULA[26]~47_combout ;
wire \MULT1|wPCNext[24]~23_combout ;
wire \MULT1|bancoRegister|registers[11][24]~q ;
wire \MULT1|bancoRegister|registers[9][24]~q ;
wire \MULT1|bancoRegister|registers[8][24]~q ;
wire \MULT1|bancoRegister|registers[10][24]~q ;
wire \MULT1|bancoRegister|Mux7~10_combout ;
wire \MULT1|bancoRegister|Mux7~11_combout ;
wire \MULT1|bancoRegister|registers[1][24]~q ;
wire \MULT1|bancoRegister|registers[3][24]~q ;
wire \MULT1|bancoRegister|Mux7~14_combout ;
wire \MULT1|bancoRegister|registers[2][24]~q ;
wire \MULT1|bancoRegister|Mux7~15_combout ;
wire \MULT1|bancoRegister|registers[5][24]~q ;
wire \MULT1|bancoRegister|registers[4][24]~q ;
wire \MULT1|bancoRegister|Mux7~12_combout ;
wire \MULT1|bancoRegister|registers[7][24]~q ;
wire \MULT1|bancoRegister|registers[6][24]~q ;
wire \MULT1|bancoRegister|Mux7~13_combout ;
wire \MULT1|bancoRegister|Mux7~16_combout ;
wire \MULT1|bancoRegister|registers[15][24]~q ;
wire \MULT1|bancoRegister|registers[14][24]~q ;
wire \MULT1|bancoRegister|registers[12][24]~q ;
wire \MULT1|bancoRegister|registers[13][24]~q ;
wire \MULT1|bancoRegister|Mux7~17_combout ;
wire \MULT1|bancoRegister|Mux7~18_combout ;
wire \MULT1|bancoRegister|Mux7~19_combout ;
wire \MULT1|bancoRegister|registers[17][24]~q ;
wire \MULT1|bancoRegister|registers[21][24]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][24]~q ;
wire \MULT1|bancoRegister|Mux7~0_combout ;
wire \MULT1|bancoRegister|registers[29][24]~q ;
wire \MULT1|bancoRegister|Mux7~1_combout ;
wire \MULT1|bancoRegister|registers[31][24]~q ;
wire \MULT1|bancoRegister|registers[19][24]~q ;
wire \MULT1|bancoRegister|registers[23][24]~q ;
wire \MULT1|bancoRegister|Mux7~7_combout ;
wire \MULT1|bancoRegister|registers[27][24]~q ;
wire \MULT1|bancoRegister|Mux7~8_combout ;
wire \MULT1|bancoRegister|registers[24][24]~q ;
wire \MULT1|bancoRegister|registers[16][24]~q ;
wire \MULT1|bancoRegister|Mux7~4_combout ;
wire \MULT1|bancoRegister|registers[20][24]~q ;
wire \MULT1|bancoRegister|registers[28][24]~q ;
wire \MULT1|bancoRegister|Mux7~5_combout ;
wire \MULT1|bancoRegister|registers[26][24]~q ;
wire \MULT1|bancoRegister|registers[18][24]~q ;
wire \MULT1|bancoRegister|Mux7~2_combout ;
wire \MULT1|bancoRegister|registers[22][24]~q ;
wire \MULT1|bancoRegister|registers[30][24]~q ;
wire \MULT1|bancoRegister|Mux7~3_combout ;
wire \MULT1|bancoRegister|Mux7~6_combout ;
wire \MULT1|bancoRegister|Mux7~9_combout ;
wire \MULT1|bancoRegister|Mux7~20_combout ;
wire \MULT1|wEntrada1ULA[24]~50_combout ;
wire \MULT1|wEntrada1ULA[24]~51_combout ;
wire \MULT1|wEntrada2ULA[24]~39_combout ;
wire \MULT1|ula|Add1~43 ;
wire \MULT1|ula|Add1~45 ;
wire \MULT1|ula|Add1~47 ;
wire \MULT1|ula|Add1~48_combout ;
wire \MULT1|ula|Add0~47 ;
wire \MULT1|ula|Add0~48_combout ;
wire \MULT1|ula|Selector7~3_combout ;
wire \MULT1|ula|Selector7~2_combout ;
wire \MULT1|ula|Selector7~combout ;
wire \MULT1|bancoRegister|registers[13][25]~q ;
wire \MULT1|bancoRegister|registers[11][25]~q ;
wire \MULT1|bancoRegister|registers[9][25]~feeder_combout ;
wire \MULT1|bancoRegister|registers[9][25]~q ;
wire \MULT1|bancoRegister|Mux38~17_combout ;
wire \MULT1|bancoRegister|Mux38~18_combout ;
wire \MULT1|bancoRegister|registers[14][25]~feeder_combout ;
wire \MULT1|bancoRegister|registers[14][25]~q ;
wire \MULT1|bancoRegister|registers[12][25]~q ;
wire \MULT1|bancoRegister|registers[8][25]~q ;
wire \MULT1|bancoRegister|registers[10][25]~feeder_combout ;
wire \MULT1|bancoRegister|registers[10][25]~q ;
wire \MULT1|bancoRegister|Mux38~10_combout ;
wire \MULT1|bancoRegister|Mux38~11_combout ;
wire \MULT1|bancoRegister|registers[1][25]~q ;
wire \MULT1|bancoRegister|registers[5][25]~q ;
wire \MULT1|bancoRegister|Mux38~12_combout ;
wire \MULT1|bancoRegister|registers[3][25]~q ;
wire \MULT1|bancoRegister|registers[7][25]~q ;
wire \MULT1|bancoRegister|Mux38~13_combout ;
wire \MULT1|bancoRegister|registers[4][25]~q ;
wire \MULT1|bancoRegister|registers[6][25]~q ;
wire \MULT1|bancoRegister|registers[2][25]~q ;
wire \MULT1|bancoRegister|Mux38~14_combout ;
wire \MULT1|bancoRegister|Mux38~15_combout ;
wire \MULT1|bancoRegister|Mux38~16_combout ;
wire \MULT1|bancoRegister|Mux38~19_combout ;
wire \MULT1|bancoRegister|registers[18][25]~q ;
wire \MULT1|bancoRegister|registers[26][25]~q ;
wire \MULT1|bancoRegister|Mux38~0_combout ;
wire \MULT1|bancoRegister|registers[19][25]~q ;
wire \MULT1|bancoRegister|registers[27][25]~q ;
wire \MULT1|bancoRegister|Mux38~1_combout ;
wire \MULT1|bancoRegister|registers[25][25]~q ;
wire \MULT1|bancoRegister|registers[17][25]~q ;
wire \MULT1|bancoRegister|registers[24][25]~q ;
wire \MULT1|bancoRegister|registers[16][25]~q ;
wire \MULT1|bancoRegister|Mux38~4_combout ;
wire \MULT1|bancoRegister|Mux38~5_combout ;
wire \MULT1|bancoRegister|registers[29][25]~q ;
wire \MULT1|bancoRegister|registers[28][25]~q ;
wire \MULT1|bancoRegister|registers[21][25]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][25]~q ;
wire \MULT1|bancoRegister|registers[20][25]~q ;
wire \MULT1|bancoRegister|Mux38~2_combout ;
wire \MULT1|bancoRegister|Mux38~3_combout ;
wire \MULT1|bancoRegister|Mux38~6_combout ;
wire \MULT1|bancoRegister|registers[30][25]~q ;
wire \MULT1|bancoRegister|registers[31][25]~q ;
wire \MULT1|bancoRegister|registers[23][25]~q ;
wire \MULT1|bancoRegister|registers[22][25]~q ;
wire \MULT1|bancoRegister|Mux38~7_combout ;
wire \MULT1|bancoRegister|Mux38~8_combout ;
wire \MULT1|bancoRegister|Mux38~9_combout ;
wire \MULT1|bancoRegister|Mux38~20_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \MULT1|wDadoEscritaReg[24]~48_combout ;
wire \MULT1|wDadoEscritaReg[24]~49_combout ;
wire \MULT1|bancoRegister|registers[25][24]~q ;
wire \MULT1|bancoRegister|Mux39~4_combout ;
wire \MULT1|bancoRegister|Mux39~5_combout ;
wire \MULT1|bancoRegister|Mux39~2_combout ;
wire \MULT1|bancoRegister|Mux39~3_combout ;
wire \MULT1|bancoRegister|Mux39~6_combout ;
wire \MULT1|bancoRegister|Mux39~7_combout ;
wire \MULT1|bancoRegister|Mux39~8_combout ;
wire \MULT1|bancoRegister|Mux39~0_combout ;
wire \MULT1|bancoRegister|Mux39~1_combout ;
wire \MULT1|bancoRegister|Mux39~9_combout ;
wire \MULT1|bancoRegister|Mux39~17_combout ;
wire \MULT1|bancoRegister|Mux39~18_combout ;
wire \MULT1|bancoRegister|Mux39~14_combout ;
wire \MULT1|bancoRegister|Mux39~15_combout ;
wire \MULT1|bancoRegister|Mux39~12_combout ;
wire \MULT1|bancoRegister|Mux39~13_combout ;
wire \MULT1|bancoRegister|Mux39~16_combout ;
wire \MULT1|bancoRegister|Mux39~10_combout ;
wire \MULT1|bancoRegister|Mux39~11_combout ;
wire \MULT1|bancoRegister|Mux39~19_combout ;
wire \MULT1|bancoRegister|Mux39~20_combout ;
wire \MULT1|wEntrada2ULA[25]~37_combout ;
wire \MULT1|ula|Add0~49 ;
wire \MULT1|ula|Add0~50_combout ;
wire \MULT1|ula|Selector6~3_combout ;
wire \MULT1|ula|Add1~49 ;
wire \MULT1|ula|Add1~50_combout ;
wire \MULT1|ula|Selector6~2_combout ;
wire \MULT1|ula|Selector6~combout ;
wire \MULT1|wPCNext[25]~24_combout ;
wire \MULT1|wDadoEscritaReg[25]~50_combout ;
wire \MULT1|wDadoEscritaReg[25]~51_combout ;
wire \MULT1|bancoRegister|registers[15][25]~q ;
wire \MULT1|bancoRegister|Mux6~17_combout ;
wire \MULT1|bancoRegister|Mux6~18_combout ;
wire \MULT1|bancoRegister|Mux6~12_combout ;
wire \MULT1|bancoRegister|Mux6~13_combout ;
wire \MULT1|bancoRegister|Mux6~14_combout ;
wire \MULT1|bancoRegister|Mux6~15_combout ;
wire \MULT1|bancoRegister|Mux6~16_combout ;
wire \MULT1|bancoRegister|Mux6~10_combout ;
wire \MULT1|bancoRegister|Mux6~11_combout ;
wire \MULT1|bancoRegister|Mux6~19_combout ;
wire \MULT1|bancoRegister|Mux6~0_combout ;
wire \MULT1|bancoRegister|Mux6~1_combout ;
wire \MULT1|bancoRegister|Mux6~2_combout ;
wire \MULT1|bancoRegister|Mux6~3_combout ;
wire \MULT1|bancoRegister|Mux6~4_combout ;
wire \MULT1|bancoRegister|Mux6~5_combout ;
wire \MULT1|bancoRegister|Mux6~6_combout ;
wire \MULT1|bancoRegister|Mux6~7_combout ;
wire \MULT1|bancoRegister|Mux6~8_combout ;
wire \MULT1|bancoRegister|Mux6~9_combout ;
wire \MULT1|bancoRegister|Mux6~20_combout ;
wire \MULT1|wEntrada1ULA[25]~48_combout ;
wire \MULT1|wEntrada1ULA[25]~49_combout ;
wire \MULT1|ula|Add1~51 ;
wire \MULT1|ula|Add1~52_combout ;
wire \MULT1|ula|Add0~51 ;
wire \MULT1|ula|Add0~52_combout ;
wire \MULT1|ula|Selector5~3_combout ;
wire \MULT1|ula|Selector5~2_combout ;
wire \MULT1|ula|Selector5~combout ;
wire \MULT1|wPCNext[26]~25_combout ;
wire \MULT1|wDadoEscritaReg[26]~52_combout ;
wire \MULT1|wDadoEscritaReg[26]~53_combout ;
wire \MULT1|bancoRegister|registers[22][26]~q ;
wire \MULT1|bancoRegister|Mux37~7_combout ;
wire \MULT1|bancoRegister|Mux37~8_combout ;
wire \MULT1|bancoRegister|Mux37~2_combout ;
wire \MULT1|bancoRegister|Mux37~3_combout ;
wire \MULT1|bancoRegister|Mux37~4_combout ;
wire \MULT1|bancoRegister|Mux37~5_combout ;
wire \MULT1|bancoRegister|Mux37~6_combout ;
wire \MULT1|bancoRegister|Mux37~0_combout ;
wire \MULT1|bancoRegister|Mux37~1_combout ;
wire \MULT1|bancoRegister|Mux37~9_combout ;
wire \MULT1|bancoRegister|Mux37~17_combout ;
wire \MULT1|bancoRegister|Mux37~18_combout ;
wire \MULT1|bancoRegister|Mux37~14_combout ;
wire \MULT1|bancoRegister|Mux37~15_combout ;
wire \MULT1|bancoRegister|Mux37~12_combout ;
wire \MULT1|bancoRegister|Mux37~13_combout ;
wire \MULT1|bancoRegister|Mux37~16_combout ;
wire \MULT1|bancoRegister|Mux37~10_combout ;
wire \MULT1|bancoRegister|Mux37~11_combout ;
wire \MULT1|bancoRegister|Mux37~19_combout ;
wire \MULT1|bancoRegister|Mux37~20_combout ;
wire \MULT1|wEntrada2ULA[26]~36_combout ;
wire \MULT1|ula|Add0~53 ;
wire \MULT1|ula|Add0~54_combout ;
wire \MULT1|ula|Selector4~3_combout ;
wire \MULT1|ula|Add1~53 ;
wire \MULT1|ula|Add1~54_combout ;
wire \MULT1|ula|Selector4~2_combout ;
wire \MULT1|ula|Selector4~combout ;
wire \MULT1|wPCNext[27]~26_combout ;
wire \MULT1|wEntrada1ULA[27]~44_combout ;
wire \MULT1|wEntrada1ULA[27]~45_combout ;
wire \MULT1|ula|Add1~55 ;
wire \MULT1|ula|Add1~57 ;
wire \MULT1|ula|Add1~58_combout ;
wire \MULT1|ula|Add0~55 ;
wire \MULT1|ula|Add0~57 ;
wire \MULT1|ula|Add0~58_combout ;
wire \MULT1|ula|Selector2~3_combout ;
wire \MULT1|ula|Selector2~2_combout ;
wire \MULT1|ula|Selector2~combout ;
wire \MULT1|bancoRegister|registers[13][30]~q ;
wire \MULT1|bancoRegister|registers[12][30]~q ;
wire \MULT1|bancoRegister|Mux1~17_combout ;
wire \MULT1|bancoRegister|registers[14][30]~q ;
wire \MULT1|bancoRegister|registers[15][30]~q ;
wire \MULT1|bancoRegister|Mux1~18_combout ;
wire \MULT1|bancoRegister|registers[6][30]~q ;
wire \MULT1|bancoRegister|registers[4][30]~q ;
wire \MULT1|bancoRegister|registers[5][30]~q ;
wire \MULT1|bancoRegister|Mux1~12_combout ;
wire \MULT1|bancoRegister|registers[7][30]~q ;
wire \MULT1|bancoRegister|Mux1~13_combout ;
wire \MULT1|bancoRegister|registers[2][30]~q ;
wire \MULT1|bancoRegister|registers[3][30]~q ;
wire \MULT1|bancoRegister|registers[1][30]~q ;
wire \MULT1|bancoRegister|Mux1~14_combout ;
wire \MULT1|bancoRegister|Mux1~15_combout ;
wire \MULT1|bancoRegister|Mux1~16_combout ;
wire \MULT1|bancoRegister|registers[8][30]~q ;
wire \MULT1|bancoRegister|registers[10][30]~q ;
wire \MULT1|bancoRegister|Mux1~10_combout ;
wire \MULT1|bancoRegister|registers[9][30]~q ;
wire \MULT1|bancoRegister|Mux1~11_combout ;
wire \MULT1|bancoRegister|Mux1~19_combout ;
wire \MULT1|bancoRegister|registers[17][30]~q ;
wire \MULT1|bancoRegister|registers[21][30]~q ;
wire \MULT1|bancoRegister|Mux1~0_combout ;
wire \MULT1|bancoRegister|registers[25][30]~q ;
wire \MULT1|bancoRegister|registers[29][30]~q ;
wire \MULT1|bancoRegister|Mux1~1_combout ;
wire \MULT1|bancoRegister|registers[24][30]~q ;
wire \MULT1|bancoRegister|registers[16][30]~q ;
wire \MULT1|bancoRegister|Mux1~4_combout ;
wire \MULT1|bancoRegister|registers[28][30]~q ;
wire \MULT1|bancoRegister|registers[20][30]~q ;
wire \MULT1|bancoRegister|Mux1~5_combout ;
wire \MULT1|bancoRegister|registers[30][30]~q ;
wire \MULT1|bancoRegister|registers[18][30]~q ;
wire \MULT1|bancoRegister|registers[26][30]~q ;
wire \MULT1|bancoRegister|Mux1~2_combout ;
wire \MULT1|bancoRegister|registers[22][30]~q ;
wire \MULT1|bancoRegister|Mux1~3_combout ;
wire \MULT1|bancoRegister|Mux1~6_combout ;
wire \MULT1|bancoRegister|registers[31][30]~q ;
wire \MULT1|bancoRegister|registers[19][30]~q ;
wire \MULT1|bancoRegister|registers[23][30]~q ;
wire \MULT1|bancoRegister|Mux1~7_combout ;
wire \MULT1|bancoRegister|registers[27][30]~q ;
wire \MULT1|bancoRegister|Mux1~8_combout ;
wire \MULT1|bancoRegister|Mux1~9_combout ;
wire \MULT1|bancoRegister|Mux1~20_combout ;
wire \MULT1|wPCNext[30]~29_combout ;
wire \MULT1|wEntrada1ULA[30]~38_combout ;
wire \MULT1|wEntrada1ULA[30]~39_combout ;
wire \MULT1|wEntrada2ULA[30]~32_combout ;
wire \MULT1|ula|Add0~59 ;
wire \MULT1|ula|Add0~60_combout ;
wire \MULT1|ula|Selector1~3_combout ;
wire \MULT1|ula|Add1~59 ;
wire \MULT1|ula|Add1~60_combout ;
wire \MULT1|ula|Selector1~2_combout ;
wire \MULT1|ula|Selector1~combout ;
wire \MULT1|wEntrada2ULA[31]~31_combout ;
wire \MULT1|bancoRegister|registers[12][31]~q ;
wire \MULT1|bancoRegister|registers[13][31]~q ;
wire \MULT1|bancoRegister|Mux0~17_combout ;
wire \MULT1|bancoRegister|registers[15][31]~q ;
wire \MULT1|bancoRegister|Mux0~18_combout ;
wire \MULT1|bancoRegister|registers[4][31]~q ;
wire \MULT1|bancoRegister|registers[5][31]~q ;
wire \MULT1|bancoRegister|Mux0~10_combout ;
wire \MULT1|bancoRegister|registers[7][31]~q ;
wire \MULT1|bancoRegister|registers[6][31]~q ;
wire \MULT1|bancoRegister|Mux0~11_combout ;
wire \MULT1|bancoRegister|registers[11][31]~q ;
wire \MULT1|bancoRegister|registers[9][31]~q ;
wire \MULT1|bancoRegister|registers[8][31]~q ;
wire \MULT1|bancoRegister|registers[10][31]~q ;
wire \MULT1|bancoRegister|Mux0~12_combout ;
wire \MULT1|bancoRegister|Mux0~13_combout ;
wire \MULT1|bancoRegister|registers[1][31]~q ;
wire \MULT1|bancoRegister|registers[3][31]~q ;
wire \MULT1|bancoRegister|Mux0~14_combout ;
wire \MULT1|bancoRegister|registers[2][31]~q ;
wire \MULT1|bancoRegister|Mux0~15_combout ;
wire \MULT1|bancoRegister|Mux0~16_combout ;
wire \MULT1|bancoRegister|Mux0~19_combout ;
wire \MULT1|bancoRegister|registers[26][31]~q ;
wire \MULT1|bancoRegister|registers[30][31]~q ;
wire \MULT1|bancoRegister|registers[22][31]~q ;
wire \MULT1|bancoRegister|registers[18][31]~q ;
wire \MULT1|bancoRegister|Mux0~2_combout ;
wire \MULT1|bancoRegister|Mux0~3_combout ;
wire \MULT1|bancoRegister|registers[28][31]~q ;
wire \MULT1|bancoRegister|registers[24][31]~q ;
wire \MULT1|bancoRegister|registers[20][31]~q ;
wire \MULT1|bancoRegister|registers[16][31]~q ;
wire \MULT1|bancoRegister|Mux0~4_combout ;
wire \MULT1|bancoRegister|Mux0~5_combout ;
wire \MULT1|bancoRegister|Mux0~6_combout ;
wire \MULT1|bancoRegister|registers[19][31]~q ;
wire \MULT1|bancoRegister|registers[27][31]~q ;
wire \MULT1|bancoRegister|Mux0~7_combout ;
wire \MULT1|bancoRegister|registers[31][31]~q ;
wire \MULT1|bancoRegister|registers[23][31]~q ;
wire \MULT1|bancoRegister|Mux0~8_combout ;
wire \MULT1|bancoRegister|registers[25][31]~q ;
wire \MULT1|bancoRegister|registers[17][31]~q ;
wire \MULT1|bancoRegister|Mux0~0_combout ;
wire \MULT1|bancoRegister|registers[29][31]~q ;
wire \MULT1|bancoRegister|registers[21][31]~q ;
wire \MULT1|bancoRegister|Mux0~1_combout ;
wire \MULT1|bancoRegister|Mux0~9_combout ;
wire \MULT1|bancoRegister|Mux0~20_combout ;
wire \MULT1|wPCNext[31]~30_combout ;
wire \MULT1|wEntrada1ULA[31]~36_combout ;
wire \MULT1|wEntrada1ULA[31]~37_combout ;
wire \MULT1|ula|Add0~61 ;
wire \MULT1|ula|Add0~62_combout ;
wire \MULT1|ula|Selector0~3_combout ;
wire \MULT1|ula|Add1~61 ;
wire \MULT1|ula|Add1~62_combout ;
wire \MULT1|ula|Selector0~2_combout ;
wire \MULT1|ula|Selector0~combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \MULT1|wDadoEscritaReg[31]~62_combout ;
wire \MULT1|wDadoEscritaReg[31]~63_combout ;
wire \MULT1|bancoRegister|registers[14][31]~q ;
wire \MULT1|bancoRegister|Mux32~10_combout ;
wire \MULT1|bancoRegister|Mux32~11_combout ;
wire \MULT1|bancoRegister|Mux32~17_combout ;
wire \MULT1|bancoRegister|Mux32~18_combout ;
wire \MULT1|bancoRegister|Mux32~14_combout ;
wire \MULT1|bancoRegister|Mux32~15_combout ;
wire \MULT1|bancoRegister|Mux32~12_combout ;
wire \MULT1|bancoRegister|Mux32~13_combout ;
wire \MULT1|bancoRegister|Mux32~16_combout ;
wire \MULT1|bancoRegister|Mux32~19_combout ;
wire \MULT1|bancoRegister|Mux32~7_combout ;
wire \MULT1|bancoRegister|Mux32~8_combout ;
wire \MULT1|bancoRegister|Mux32~0_combout ;
wire \MULT1|bancoRegister|Mux32~1_combout ;
wire \MULT1|bancoRegister|Mux32~4_combout ;
wire \MULT1|bancoRegister|Mux32~5_combout ;
wire \MULT1|bancoRegister|Mux32~2_combout ;
wire \MULT1|bancoRegister|Mux32~3_combout ;
wire \MULT1|bancoRegister|Mux32~6_combout ;
wire \MULT1|bancoRegister|Mux32~9_combout ;
wire \MULT1|bancoRegister|Mux32~20_combout ;
wire \MULT1|wDadoEscritaReg[30]~60_combout ;
wire \MULT1|wDadoEscritaReg[30]~61_combout ;
wire \MULT1|bancoRegister|registers[11][30]~q ;
wire \MULT1|bancoRegister|Mux33~17_combout ;
wire \MULT1|bancoRegister|Mux33~18_combout ;
wire \MULT1|bancoRegister|Mux33~12_combout ;
wire \MULT1|bancoRegister|Mux33~13_combout ;
wire \MULT1|bancoRegister|Mux33~14_combout ;
wire \MULT1|bancoRegister|Mux33~15_combout ;
wire \MULT1|bancoRegister|Mux33~16_combout ;
wire \MULT1|bancoRegister|Mux33~10_combout ;
wire \MULT1|bancoRegister|Mux33~11_combout ;
wire \MULT1|bancoRegister|Mux33~19_combout ;
wire \MULT1|bancoRegister|Mux33~0_combout ;
wire \MULT1|bancoRegister|Mux33~1_combout ;
wire \MULT1|bancoRegister|Mux33~4_combout ;
wire \MULT1|bancoRegister|Mux33~5_combout ;
wire \MULT1|bancoRegister|Mux33~2_combout ;
wire \MULT1|bancoRegister|Mux33~3_combout ;
wire \MULT1|bancoRegister|Mux33~6_combout ;
wire \MULT1|bancoRegister|Mux33~7_combout ;
wire \MULT1|bancoRegister|Mux33~8_combout ;
wire \MULT1|bancoRegister|Mux33~9_combout ;
wire \MULT1|bancoRegister|Mux33~20_combout ;
wire \MULT1|wDadoEscritaReg[29]~58_combout ;
wire \MULT1|wDadoEscritaReg[29]~59_combout ;
wire \MULT1|bancoRegister|registers[11][29]~q ;
wire \MULT1|bancoRegister|Mux34~17_combout ;
wire \MULT1|bancoRegister|Mux34~18_combout ;
wire \MULT1|bancoRegister|Mux34~10_combout ;
wire \MULT1|bancoRegister|Mux34~11_combout ;
wire \MULT1|bancoRegister|Mux34~14_combout ;
wire \MULT1|bancoRegister|Mux34~15_combout ;
wire \MULT1|bancoRegister|Mux34~12_combout ;
wire \MULT1|bancoRegister|Mux34~13_combout ;
wire \MULT1|bancoRegister|Mux34~16_combout ;
wire \MULT1|bancoRegister|Mux34~19_combout ;
wire \MULT1|bancoRegister|Mux34~0_combout ;
wire \MULT1|bancoRegister|Mux34~1_combout ;
wire \MULT1|bancoRegister|Mux34~4_combout ;
wire \MULT1|bancoRegister|Mux34~5_combout ;
wire \MULT1|bancoRegister|Mux34~2_combout ;
wire \MULT1|bancoRegister|Mux34~3_combout ;
wire \MULT1|bancoRegister|Mux34~6_combout ;
wire \MULT1|bancoRegister|Mux34~7_combout ;
wire \MULT1|bancoRegister|Mux34~8_combout ;
wire \MULT1|bancoRegister|Mux34~9_combout ;
wire \MULT1|bancoRegister|Mux34~20_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \MULT1|wPCNext[28]~27_combout ;
wire \MULT1|wDadoEscritaReg[28]~56_combout ;
wire \MULT1|wDadoEscritaReg[28]~57_combout ;
wire \MULT1|bancoRegister|registers[3][28]~10_combout ;
wire \MULT1|bancoRegister|registers[3][28]~q ;
wire \MULT1|bancoRegister|registers[7][28]~q ;
wire \MULT1|bancoRegister|registers[1][28]~q ;
wire \MULT1|bancoRegister|registers[5][28]~q ;
wire \MULT1|bancoRegister|Mux35~10_combout ;
wire \MULT1|bancoRegister|Mux35~11_combout ;
wire \MULT1|bancoRegister|registers[6][28]~q ;
wire \MULT1|bancoRegister|registers[2][28]~11_combout ;
wire \MULT1|bancoRegister|registers[2][28]~q ;
wire \MULT1|bancoRegister|Mux35~14_combout ;
wire \MULT1|bancoRegister|registers[4][28]~q ;
wire \MULT1|bancoRegister|Mux35~15_combout ;
wire \MULT1|bancoRegister|registers[10][28]~q ;
wire \MULT1|bancoRegister|registers[8][28]~q ;
wire \MULT1|bancoRegister|Mux35~12_combout ;
wire \MULT1|bancoRegister|registers[12][28]~q ;
wire \MULT1|bancoRegister|registers[14][28]~q ;
wire \MULT1|bancoRegister|Mux35~13_combout ;
wire \MULT1|bancoRegister|Mux35~16_combout ;
wire \MULT1|bancoRegister|registers[11][28]~q ;
wire \MULT1|bancoRegister|registers[9][28]~q ;
wire \MULT1|bancoRegister|Mux35~17_combout ;
wire \MULT1|bancoRegister|registers[13][28]~q ;
wire \MULT1|bancoRegister|registers[15][28]~q ;
wire \MULT1|bancoRegister|Mux35~18_combout ;
wire \MULT1|bancoRegister|Mux35~19_combout ;
wire \MULT1|bancoRegister|registers[20][28]~q ;
wire \MULT1|bancoRegister|registers[28][28]~q ;
wire \MULT1|bancoRegister|Mux35~2_combout ;
wire \MULT1|bancoRegister|registers[29][28]~q ;
wire \MULT1|bancoRegister|registers[21][28]~q ;
wire \MULT1|bancoRegister|Mux35~3_combout ;
wire \MULT1|bancoRegister|registers[25][28]~q ;
wire \MULT1|bancoRegister|registers[24][28]~q ;
wire \MULT1|bancoRegister|registers[16][28]~q ;
wire \MULT1|bancoRegister|registers[17][28]~q ;
wire \MULT1|bancoRegister|Mux35~4_combout ;
wire \MULT1|bancoRegister|Mux35~5_combout ;
wire \MULT1|bancoRegister|Mux35~6_combout ;
wire \MULT1|bancoRegister|registers[26][28]~q ;
wire \MULT1|bancoRegister|registers[27][28]~q ;
wire \MULT1|bancoRegister|registers[19][28]~q ;
wire \MULT1|bancoRegister|registers[18][28]~q ;
wire \MULT1|bancoRegister|Mux35~0_combout ;
wire \MULT1|bancoRegister|Mux35~1_combout ;
wire \MULT1|bancoRegister|registers[31][28]~q ;
wire \MULT1|bancoRegister|registers[23][28]~q ;
wire \MULT1|bancoRegister|registers[30][28]~q ;
wire \MULT1|bancoRegister|registers[22][28]~q ;
wire \MULT1|bancoRegister|Mux35~7_combout ;
wire \MULT1|bancoRegister|Mux35~8_combout ;
wire \MULT1|bancoRegister|Mux35~9_combout ;
wire \MULT1|bancoRegister|Mux35~20_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ;
wire \MULT1|wEntrada2ULA[9]~68_combout ;
wire \MULT1|bancoRegister|registers[14][9]~feeder_combout ;
wire \MULT1|bancoRegister|registers[14][9]~q ;
wire \MULT1|bancoRegister|registers[13][9]~q ;
wire \MULT1|bancoRegister|registers[12][9]~q ;
wire \MULT1|bancoRegister|Mux22~17_combout ;
wire \MULT1|bancoRegister|registers[15][9]~q ;
wire \MULT1|bancoRegister|Mux22~18_combout ;
wire \MULT1|bancoRegister|registers[6][9]~q ;
wire \MULT1|bancoRegister|registers[7][9]~q ;
wire \MULT1|bancoRegister|registers[5][9]~q ;
wire \MULT1|bancoRegister|registers[4][9]~q ;
wire \MULT1|bancoRegister|Mux22~10_combout ;
wire \MULT1|bancoRegister|Mux22~11_combout ;
wire \MULT1|bancoRegister|registers[11][9]~q ;
wire \MULT1|bancoRegister|registers[8][9]~q ;
wire \MULT1|bancoRegister|registers[10][9]~q ;
wire \MULT1|bancoRegister|Mux22~12_combout ;
wire \MULT1|bancoRegister|registers[9][9]~q ;
wire \MULT1|bancoRegister|Mux22~13_combout ;
wire \MULT1|bancoRegister|registers[2][9]~7_combout ;
wire \MULT1|bancoRegister|registers[2][9]~q ;
wire \MULT1|bancoRegister|registers[1][9]~q ;
wire \MULT1|bancoRegister|registers[3][9]~q ;
wire \MULT1|bancoRegister|Mux22~14_combout ;
wire \MULT1|bancoRegister|Mux22~15_combout ;
wire \MULT1|bancoRegister|Mux22~16_combout ;
wire \MULT1|bancoRegister|Mux22~19_combout ;
wire \MULT1|bancoRegister|registers[21][9]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][9]~q ;
wire \MULT1|bancoRegister|registers[29][9]~feeder_combout ;
wire \MULT1|bancoRegister|registers[29][9]~q ;
wire \MULT1|bancoRegister|registers[17][9]~q ;
wire \MULT1|bancoRegister|registers[25][9]~q ;
wire \MULT1|bancoRegister|Mux22~0_combout ;
wire \MULT1|bancoRegister|Mux22~1_combout ;
wire \MULT1|bancoRegister|registers[20][9]~q ;
wire \MULT1|bancoRegister|registers[16][9]~q ;
wire \MULT1|bancoRegister|Mux22~4_combout ;
wire \MULT1|bancoRegister|registers[28][9]~q ;
wire \MULT1|bancoRegister|registers[24][9]~q ;
wire \MULT1|bancoRegister|Mux22~5_combout ;
wire \MULT1|bancoRegister|registers[26][9]~q ;
wire \MULT1|bancoRegister|registers[30][9]~q ;
wire \MULT1|bancoRegister|registers[22][9]~q ;
wire \MULT1|bancoRegister|registers[18][9]~q ;
wire \MULT1|bancoRegister|Mux22~2_combout ;
wire \MULT1|bancoRegister|Mux22~3_combout ;
wire \MULT1|bancoRegister|Mux22~6_combout ;
wire \MULT1|bancoRegister|registers[31][9]~q ;
wire \MULT1|bancoRegister|registers[23][9]~q ;
wire \MULT1|bancoRegister|registers[19][9]~q ;
wire \MULT1|bancoRegister|Mux22~7_combout ;
wire \MULT1|bancoRegister|Mux22~8_combout ;
wire \MULT1|bancoRegister|Mux22~9_combout ;
wire \MULT1|bancoRegister|Mux22~20_combout ;
wire \MULT1|wEntrada1ULA[9]~80_combout ;
wire \MULT1|wEntrada1ULA[9]~81_combout ;
wire \MULT1|wPCNext[8]~7_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \MULT1|wEntrada2ULA[5]~72_combout ;
wire \MULT1|bancoRegister|registers[31][5]~q ;
wire \MULT1|bancoRegister|registers[27][5]~q ;
wire \MULT1|bancoRegister|registers[19][5]~q ;
wire \MULT1|bancoRegister|Mux26~7_combout ;
wire \MULT1|bancoRegister|registers[23][5]~q ;
wire \MULT1|bancoRegister|Mux26~8_combout ;
wire \MULT1|bancoRegister|registers[22][5]~q ;
wire \MULT1|bancoRegister|registers[18][5]~q ;
wire \MULT1|bancoRegister|Mux26~2_combout ;
wire \MULT1|bancoRegister|registers[30][5]~q ;
wire \MULT1|bancoRegister|registers[26][5]~q ;
wire \MULT1|bancoRegister|Mux26~3_combout ;
wire \MULT1|bancoRegister|registers[28][5]~q ;
wire \MULT1|bancoRegister|registers[24][5]~q ;
wire \MULT1|bancoRegister|registers[20][5]~q ;
wire \MULT1|bancoRegister|registers[16][5]~q ;
wire \MULT1|bancoRegister|Mux26~4_combout ;
wire \MULT1|bancoRegister|Mux26~5_combout ;
wire \MULT1|bancoRegister|Mux26~6_combout ;
wire \MULT1|bancoRegister|registers[17][5]~q ;
wire \MULT1|bancoRegister|registers[25][5]~q ;
wire \MULT1|bancoRegister|Mux26~0_combout ;
wire \MULT1|bancoRegister|registers[29][5]~q ;
wire \MULT1|bancoRegister|registers[21][5]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][5]~q ;
wire \MULT1|bancoRegister|Mux26~1_combout ;
wire \MULT1|bancoRegister|Mux26~9_combout ;
wire \MULT1|bancoRegister|registers[15][5]~q ;
wire \MULT1|bancoRegister|registers[13][5]~q ;
wire \MULT1|bancoRegister|registers[12][5]~q ;
wire \MULT1|bancoRegister|Mux26~17_combout ;
wire \MULT1|bancoRegister|Mux26~18_combout ;
wire \MULT1|bancoRegister|registers[7][5]~q ;
wire \MULT1|bancoRegister|registers[6][5]~q ;
wire \MULT1|bancoRegister|registers[5][5]~q ;
wire \MULT1|bancoRegister|registers[4][5]~q ;
wire \MULT1|bancoRegister|Mux26~10_combout ;
wire \MULT1|bancoRegister|Mux26~11_combout ;
wire \MULT1|bancoRegister|registers[3][5]~q ;
wire \MULT1|bancoRegister|registers[1][5]~q ;
wire \MULT1|bancoRegister|Mux26~14_combout ;
wire \MULT1|bancoRegister|registers[2][5]~3_combout ;
wire \MULT1|bancoRegister|registers[2][5]~q ;
wire \MULT1|bancoRegister|Mux26~15_combout ;
wire \MULT1|bancoRegister|registers[11][5]~q ;
wire \MULT1|bancoRegister|registers[9][5]~q ;
wire \MULT1|bancoRegister|registers[8][5]~q ;
wire \MULT1|bancoRegister|registers[10][5]~q ;
wire \MULT1|bancoRegister|Mux26~12_combout ;
wire \MULT1|bancoRegister|Mux26~13_combout ;
wire \MULT1|bancoRegister|Mux26~16_combout ;
wire \MULT1|bancoRegister|Mux26~19_combout ;
wire \MULT1|bancoRegister|Mux26~20_combout ;
wire \MULT1|wPCNext[5]~4_combout ;
wire \MULT1|wEntrada1ULA[5]~88_combout ;
wire \MULT1|wEntrada1ULA[5]~89_combout ;
wire \MULT1|wEntrada2ULA[4]~76_combout ;
wire \MULT1|wEntrada2ULA[4]~73_combout ;
wire \MULT1|wEntrada2ULA[4]~78_combout ;
wire \MULT1|bancoRegister|registers[14][2]~q ;
wire \MULT1|bancoRegister|registers[13][2]~q ;
wire \MULT1|bancoRegister|registers[12][2]~q ;
wire \MULT1|bancoRegister|Mux29~17_combout ;
wire \MULT1|bancoRegister|registers[15][2]~q ;
wire \MULT1|bancoRegister|Mux29~18_combout ;
wire \MULT1|bancoRegister|registers[10][2]~q ;
wire \MULT1|bancoRegister|registers[8][2]~q ;
wire \MULT1|bancoRegister|Mux29~10_combout ;
wire \MULT1|bancoRegister|registers[9][2]~q ;
wire \MULT1|bancoRegister|Mux29~11_combout ;
wire \MULT1|bancoRegister|registers[2][2]~0_combout ;
wire \MULT1|bancoRegister|registers[2][2]~q ;
wire \MULT1|bancoRegister|registers[1][2]~q ;
wire \MULT1|bancoRegister|registers[3][2]~q ;
wire \MULT1|bancoRegister|Mux29~14_combout ;
wire \MULT1|bancoRegister|Mux29~15_combout ;
wire \MULT1|bancoRegister|registers[6][2]~q ;
wire \MULT1|bancoRegister|registers[7][2]~q ;
wire \MULT1|bancoRegister|registers[5][2]~q ;
wire \MULT1|bancoRegister|registers[4][2]~q ;
wire \MULT1|bancoRegister|Mux29~12_combout ;
wire \MULT1|bancoRegister|Mux29~13_combout ;
wire \MULT1|bancoRegister|Mux29~16_combout ;
wire \MULT1|bancoRegister|Mux29~19_combout ;
wire \MULT1|bancoRegister|registers[29][2]~q ;
wire \MULT1|bancoRegister|registers[25][2]~q ;
wire \MULT1|bancoRegister|registers[17][2]~q ;
wire \MULT1|bancoRegister|registers[21][2]~q ;
wire \MULT1|bancoRegister|Mux29~0_combout ;
wire \MULT1|bancoRegister|Mux29~1_combout ;
wire \MULT1|bancoRegister|registers[16][2]~q ;
wire \MULT1|bancoRegister|registers[24][2]~q ;
wire \MULT1|bancoRegister|Mux29~4_combout ;
wire \MULT1|bancoRegister|registers[20][2]~q ;
wire \MULT1|bancoRegister|registers[28][2]~q ;
wire \MULT1|bancoRegister|Mux29~5_combout ;
wire \MULT1|bancoRegister|registers[30][2]~q ;
wire \MULT1|bancoRegister|registers[22][2]~q ;
wire \MULT1|bancoRegister|registers[26][2]~q ;
wire \MULT1|bancoRegister|registers[18][2]~q ;
wire \MULT1|bancoRegister|Mux29~2_combout ;
wire \MULT1|bancoRegister|Mux29~3_combout ;
wire \MULT1|bancoRegister|Mux29~6_combout ;
wire \MULT1|bancoRegister|registers[27][2]~q ;
wire \MULT1|bancoRegister|registers[31][2]~q ;
wire \MULT1|bancoRegister|registers[23][2]~feeder_combout ;
wire \MULT1|bancoRegister|registers[23][2]~q ;
wire \MULT1|bancoRegister|registers[19][2]~q ;
wire \MULT1|bancoRegister|Mux29~7_combout ;
wire \MULT1|bancoRegister|Mux29~8_combout ;
wire \MULT1|bancoRegister|Mux29~9_combout ;
wire \MULT1|bancoRegister|Mux29~20_combout ;
wire \MULT1|wEntrada1ULA[2]~94_combout ;
wire \MULT1|wEntrada1ULA[2]~95_combout ;
wire \MULT1|wEntrada2ULA[1]~87_combout ;
wire \MULT1|wEntrada2ULA[1]~86_combout ;
wire \MULT1|wEntrada2ULA[1]~88_combout ;
wire \MULT1|bancoRegister|registers[10][0]~q ;
wire \MULT1|bancoRegister|registers[8][0]~q ;
wire \MULT1|bancoRegister|Mux31~10_combout ;
wire \MULT1|bancoRegister|registers[9][0]~q ;
wire \MULT1|bancoRegister|registers[11][0]~q ;
wire \MULT1|bancoRegister|Mux31~11_combout ;
wire \MULT1|bancoRegister|registers[15][0]~q ;
wire \MULT1|bancoRegister|registers[13][0]~q ;
wire \MULT1|bancoRegister|registers[12][0]~q ;
wire \MULT1|bancoRegister|Mux31~17_combout ;
wire \MULT1|bancoRegister|registers[14][0]~q ;
wire \MULT1|bancoRegister|Mux31~18_combout ;
wire \MULT1|bancoRegister|registers[2][0]~q ;
wire \MULT1|bancoRegister|registers[1][0]~q ;
wire \MULT1|bancoRegister|registers[3][0]~q ;
wire \MULT1|bancoRegister|Mux31~14_combout ;
wire \MULT1|bancoRegister|Mux31~15_combout ;
wire \MULT1|bancoRegister|registers[5][0]~q ;
wire \MULT1|bancoRegister|registers[4][0]~q ;
wire \MULT1|bancoRegister|Mux31~12_combout ;
wire \MULT1|bancoRegister|registers[7][0]~feeder_combout ;
wire \MULT1|bancoRegister|registers[7][0]~q ;
wire \MULT1|bancoRegister|registers[6][0]~feeder_combout ;
wire \MULT1|bancoRegister|registers[6][0]~q ;
wire \MULT1|bancoRegister|Mux31~13_combout ;
wire \MULT1|bancoRegister|Mux31~16_combout ;
wire \MULT1|bancoRegister|Mux31~19_combout ;
wire \MULT1|bancoRegister|registers[19][0]~q ;
wire \MULT1|bancoRegister|registers[23][0]~q ;
wire \MULT1|bancoRegister|Mux31~7_combout ;
wire \MULT1|bancoRegister|registers[31][0]~q ;
wire \MULT1|bancoRegister|Mux31~8_combout ;
wire \MULT1|bancoRegister|registers[28][0]~q ;
wire \MULT1|bancoRegister|registers[20][0]~q ;
wire \MULT1|bancoRegister|registers[16][0]~q ;
wire \MULT1|bancoRegister|registers[24][0]~q ;
wire \MULT1|bancoRegister|Mux31~4_combout ;
wire \MULT1|bancoRegister|Mux31~5_combout ;
wire \MULT1|bancoRegister|registers[30][0]~q ;
wire \MULT1|bancoRegister|registers[18][0]~q ;
wire \MULT1|bancoRegister|registers[26][0]~q ;
wire \MULT1|bancoRegister|Mux31~2_combout ;
wire \MULT1|bancoRegister|registers[22][0]~q ;
wire \MULT1|bancoRegister|Mux31~3_combout ;
wire \MULT1|bancoRegister|Mux31~6_combout ;
wire \MULT1|bancoRegister|registers[21][0]~q ;
wire \MULT1|bancoRegister|registers[17][0]~feeder_combout ;
wire \MULT1|bancoRegister|registers[17][0]~q ;
wire \MULT1|bancoRegister|Mux31~0_combout ;
wire \MULT1|bancoRegister|registers[25][0]~feeder_combout ;
wire \MULT1|bancoRegister|registers[25][0]~q ;
wire \MULT1|bancoRegister|registers[29][0]~q ;
wire \MULT1|bancoRegister|Mux31~1_combout ;
wire \MULT1|bancoRegister|Mux31~9_combout ;
wire \MULT1|bancoRegister|Mux31~20_combout ;
wire \MULT1|wEntrada1ULA[0]~33_combout ;
wire \MULT1|wEntrada1ULA[0]~35_combout ;
wire \MULT1|ula|Add0~1 ;
wire \MULT1|ula|Add0~2_combout ;
wire \MULT1|ula|Selector30~4_combout ;
wire \MULT1|ula|Add1~1 ;
wire \MULT1|ula|Add1~2_combout ;
wire \MULT1|ula|Selector30~5_combout ;
wire \MULT1|ula|Selector30~combout ;
wire \MULT1|wPCNext[1]~0_combout ;
wire \MULT1|bancoRegister|registers[14][8]~feeder_combout ;
wire \MULT1|bancoRegister|registers[14][8]~q ;
wire \MULT1|bancoRegister|registers[12][8]~q ;
wire \MULT1|bancoRegister|registers[10][8]~q ;
wire \MULT1|bancoRegister|Mux55~12_combout ;
wire \MULT1|bancoRegister|Mux55~13_combout ;
wire \MULT1|bancoRegister|registers[4][8]~q ;
wire \MULT1|bancoRegister|registers[6][8]~q ;
wire \MULT1|bancoRegister|registers[2][8]~6_combout ;
wire \MULT1|bancoRegister|registers[2][8]~q ;
wire \MULT1|bancoRegister|Mux55~14_combout ;
wire \MULT1|bancoRegister|Mux55~15_combout ;
wire \MULT1|bancoRegister|Mux55~16_combout ;
wire \MULT1|bancoRegister|registers[11][8]~q ;
wire \MULT1|bancoRegister|registers[9][8]~q ;
wire \MULT1|bancoRegister|Mux55~17_combout ;
wire \MULT1|bancoRegister|registers[15][8]~q ;
wire \MULT1|bancoRegister|registers[13][8]~q ;
wire \MULT1|bancoRegister|Mux55~18_combout ;
wire \MULT1|bancoRegister|registers[1][8]~q ;
wire \MULT1|bancoRegister|registers[5][8]~q ;
wire \MULT1|bancoRegister|Mux55~10_combout ;
wire \MULT1|bancoRegister|registers[7][8]~feeder_combout ;
wire \MULT1|bancoRegister|registers[7][8]~q ;
wire \MULT1|bancoRegister|registers[3][8]~q ;
wire \MULT1|bancoRegister|Mux55~11_combout ;
wire \MULT1|bancoRegister|Mux55~19_combout ;
wire \MULT1|bancoRegister|registers[16][8]~q ;
wire \MULT1|bancoRegister|registers[17][8]~q ;
wire \MULT1|bancoRegister|Mux55~4_combout ;
wire \MULT1|bancoRegister|registers[24][8]~q ;
wire \MULT1|bancoRegister|registers[25][8]~q ;
wire \MULT1|bancoRegister|Mux55~5_combout ;
wire \MULT1|bancoRegister|registers[28][8]~q ;
wire \MULT1|bancoRegister|registers[20][8]~q ;
wire \MULT1|bancoRegister|Mux55~2_combout ;
wire \MULT1|bancoRegister|registers[29][8]~q ;
wire \MULT1|bancoRegister|registers[21][8]~q ;
wire \MULT1|bancoRegister|Mux55~3_combout ;
wire \MULT1|bancoRegister|Mux55~6_combout ;
wire \MULT1|bancoRegister|registers[23][8]~q ;
wire \MULT1|bancoRegister|registers[31][8]~q ;
wire \MULT1|bancoRegister|registers[22][8]~q ;
wire \MULT1|bancoRegister|registers[30][8]~q ;
wire \MULT1|bancoRegister|Mux55~7_combout ;
wire \MULT1|bancoRegister|Mux55~8_combout ;
wire \MULT1|bancoRegister|registers[18][8]~q ;
wire \MULT1|bancoRegister|registers[19][8]~q ;
wire \MULT1|bancoRegister|Mux55~0_combout ;
wire \MULT1|bancoRegister|registers[26][8]~q ;
wire \MULT1|bancoRegister|registers[27][8]~q ;
wire \MULT1|bancoRegister|Mux55~1_combout ;
wire \MULT1|bancoRegister|Mux55~9_combout ;
wire \MULT1|bancoRegister|Mux55~20_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \MULT1|wPCNext[7]~6_combout ;
wire \MULT1|wDadoEscritaReg[7]~14_combout ;
wire \MULT1|wDadoEscritaReg[7]~15_combout ;
wire \MULT1|bancoRegister|registers[11][7]~q ;
wire \MULT1|bancoRegister|registers[9][7]~q ;
wire \MULT1|bancoRegister|Mux56~17_combout ;
wire \MULT1|bancoRegister|registers[13][7]~q ;
wire \MULT1|bancoRegister|registers[15][7]~q ;
wire \MULT1|bancoRegister|Mux56~18_combout ;
wire \MULT1|bancoRegister|registers[4][7]~q ;
wire \MULT1|bancoRegister|registers[2][7]~5_combout ;
wire \MULT1|bancoRegister|registers[2][7]~q ;
wire \MULT1|bancoRegister|registers[6][7]~q ;
wire \MULT1|bancoRegister|Mux56~14_combout ;
wire \MULT1|bancoRegister|Mux56~15_combout ;
wire \MULT1|bancoRegister|registers[7][7]~q ;
wire \MULT1|bancoRegister|registers[3][7]~q ;
wire \MULT1|bancoRegister|registers[1][7]~q ;
wire \MULT1|bancoRegister|registers[5][7]~feeder_combout ;
wire \MULT1|bancoRegister|registers[5][7]~q ;
wire \MULT1|bancoRegister|Mux56~12_combout ;
wire \MULT1|bancoRegister|Mux56~13_combout ;
wire \MULT1|bancoRegister|Mux56~16_combout ;
wire \MULT1|bancoRegister|registers[10][7]~feeder_combout ;
wire \MULT1|bancoRegister|registers[10][7]~q ;
wire \MULT1|bancoRegister|registers[8][7]~q ;
wire \MULT1|bancoRegister|Mux56~10_combout ;
wire \MULT1|bancoRegister|registers[12][7]~q ;
wire \MULT1|bancoRegister|registers[14][7]~feeder_combout ;
wire \MULT1|bancoRegister|registers[14][7]~q ;
wire \MULT1|bancoRegister|Mux56~11_combout ;
wire \MULT1|bancoRegister|Mux56~19_combout ;
wire \MULT1|bancoRegister|registers[27][7]~q ;
wire \MULT1|bancoRegister|registers[26][7]~q ;
wire \MULT1|bancoRegister|registers[18][7]~q ;
wire \MULT1|bancoRegister|Mux56~0_combout ;
wire \MULT1|bancoRegister|registers[19][7]~q ;
wire \MULT1|bancoRegister|Mux56~1_combout ;
wire \MULT1|bancoRegister|registers[23][7]~q ;
wire \MULT1|bancoRegister|registers[22][7]~feeder_combout ;
wire \MULT1|bancoRegister|registers[22][7]~q ;
wire \MULT1|bancoRegister|Mux56~7_combout ;
wire \MULT1|bancoRegister|registers[30][7]~q ;
wire \MULT1|bancoRegister|registers[31][7]~q ;
wire \MULT1|bancoRegister|Mux56~8_combout ;
wire \MULT1|bancoRegister|registers[29][7]~feeder_combout ;
wire \MULT1|bancoRegister|registers[29][7]~q ;
wire \MULT1|bancoRegister|registers[28][7]~q ;
wire \MULT1|bancoRegister|registers[21][7]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][7]~q ;
wire \MULT1|bancoRegister|registers[20][7]~q ;
wire \MULT1|bancoRegister|Mux56~2_combout ;
wire \MULT1|bancoRegister|Mux56~3_combout ;
wire \MULT1|bancoRegister|registers[16][7]~q ;
wire \MULT1|bancoRegister|registers[24][7]~q ;
wire \MULT1|bancoRegister|Mux56~4_combout ;
wire \MULT1|bancoRegister|registers[25][7]~q ;
wire \MULT1|bancoRegister|registers[17][7]~q ;
wire \MULT1|bancoRegister|Mux56~5_combout ;
wire \MULT1|bancoRegister|Mux56~6_combout ;
wire \MULT1|bancoRegister|Mux56~9_combout ;
wire \MULT1|bancoRegister|Mux56~20_combout ;
wire \MULT1|wDadoEscritaReg[6]~12_combout ;
wire \MULT1|wDadoEscritaReg[6]~13_combout ;
wire \MULT1|bancoRegister|registers[11][6]~q ;
wire \MULT1|bancoRegister|registers[9][6]~q ;
wire \MULT1|bancoRegister|Mux57~17_combout ;
wire \MULT1|bancoRegister|registers[13][6]~q ;
wire \MULT1|bancoRegister|registers[15][6]~q ;
wire \MULT1|bancoRegister|Mux57~18_combout ;
wire \MULT1|bancoRegister|registers[5][6]~q ;
wire \MULT1|bancoRegister|registers[1][6]~q ;
wire \MULT1|bancoRegister|Mux57~10_combout ;
wire \MULT1|bancoRegister|registers[3][6]~q ;
wire \MULT1|bancoRegister|registers[7][6]~feeder_combout ;
wire \MULT1|bancoRegister|registers[7][6]~q ;
wire \MULT1|bancoRegister|Mux57~11_combout ;
wire \MULT1|bancoRegister|registers[6][6]~q ;
wire \MULT1|bancoRegister|registers[2][6]~4_combout ;
wire \MULT1|bancoRegister|registers[2][6]~q ;
wire \MULT1|bancoRegister|Mux57~14_combout ;
wire \MULT1|bancoRegister|registers[4][6]~q ;
wire \MULT1|bancoRegister|Mux57~15_combout ;
wire \MULT1|bancoRegister|registers[14][6]~q ;
wire \MULT1|bancoRegister|registers[12][6]~q ;
wire \MULT1|bancoRegister|registers[10][6]~q ;
wire \MULT1|bancoRegister|registers[8][6]~q ;
wire \MULT1|bancoRegister|Mux57~12_combout ;
wire \MULT1|bancoRegister|Mux57~13_combout ;
wire \MULT1|bancoRegister|Mux57~16_combout ;
wire \MULT1|bancoRegister|Mux57~19_combout ;
wire \MULT1|bancoRegister|registers[23][6]~q ;
wire \MULT1|bancoRegister|registers[31][6]~q ;
wire \MULT1|bancoRegister|registers[30][6]~q ;
wire \MULT1|bancoRegister|registers[22][6]~q ;
wire \MULT1|bancoRegister|Mux57~7_combout ;
wire \MULT1|bancoRegister|Mux57~8_combout ;
wire \MULT1|bancoRegister|registers[25][6]~q ;
wire \MULT1|bancoRegister|registers[24][6]~q ;
wire \MULT1|bancoRegister|registers[17][6]~q ;
wire \MULT1|bancoRegister|registers[16][6]~q ;
wire \MULT1|bancoRegister|Mux57~4_combout ;
wire \MULT1|bancoRegister|Mux57~5_combout ;
wire \MULT1|bancoRegister|registers[21][6]~q ;
wire \MULT1|bancoRegister|registers[29][6]~q ;
wire \MULT1|bancoRegister|registers[28][6]~q ;
wire \MULT1|bancoRegister|registers[20][6]~q ;
wire \MULT1|bancoRegister|Mux57~2_combout ;
wire \MULT1|bancoRegister|Mux57~3_combout ;
wire \MULT1|bancoRegister|Mux57~6_combout ;
wire \MULT1|bancoRegister|registers[27][6]~q ;
wire \MULT1|bancoRegister|registers[26][6]~q ;
wire \MULT1|bancoRegister|registers[19][6]~q ;
wire \MULT1|bancoRegister|registers[18][6]~feeder_combout ;
wire \MULT1|bancoRegister|registers[18][6]~q ;
wire \MULT1|bancoRegister|Mux57~0_combout ;
wire \MULT1|bancoRegister|Mux57~1_combout ;
wire \MULT1|bancoRegister|Mux57~9_combout ;
wire \MULT1|bancoRegister|Mux57~20_combout ;
wire \MULT1|wDadoEscritaReg[1]~2_combout ;
wire \MULT1|wDadoEscritaReg[1]~3_combout ;
wire \MULT1|bancoRegister|registers[20][1]~q ;
wire \MULT1|bancoRegister|registers[16][1]~q ;
wire \MULT1|bancoRegister|Mux30~4_combout ;
wire \MULT1|bancoRegister|registers[28][1]~q ;
wire \MULT1|bancoRegister|registers[24][1]~q ;
wire \MULT1|bancoRegister|Mux30~5_combout ;
wire \MULT1|bancoRegister|registers[22][1]~q ;
wire \MULT1|bancoRegister|registers[18][1]~q ;
wire \MULT1|bancoRegister|Mux30~2_combout ;
wire \MULT1|bancoRegister|registers[30][1]~q ;
wire \MULT1|bancoRegister|registers[26][1]~q ;
wire \MULT1|bancoRegister|Mux30~3_combout ;
wire \MULT1|bancoRegister|Mux30~6_combout ;
wire \MULT1|bancoRegister|registers[29][1]~q ;
wire \MULT1|bancoRegister|registers[17][1]~q ;
wire \MULT1|bancoRegister|registers[25][1]~q ;
wire \MULT1|bancoRegister|Mux30~0_combout ;
wire \MULT1|bancoRegister|registers[21][1]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][1]~q ;
wire \MULT1|bancoRegister|Mux30~1_combout ;
wire \MULT1|bancoRegister|registers[23][1]~q ;
wire \MULT1|bancoRegister|registers[19][1]~q ;
wire \MULT1|bancoRegister|registers[27][1]~q ;
wire \MULT1|bancoRegister|Mux30~7_combout ;
wire \MULT1|bancoRegister|registers[31][1]~q ;
wire \MULT1|bancoRegister|Mux30~8_combout ;
wire \MULT1|bancoRegister|Mux30~9_combout ;
wire \MULT1|bancoRegister|registers[5][1]~q ;
wire \MULT1|bancoRegister|registers[4][1]~q ;
wire \MULT1|bancoRegister|Mux30~10_combout ;
wire \MULT1|bancoRegister|registers[6][1]~q ;
wire \MULT1|bancoRegister|registers[7][1]~q ;
wire \MULT1|bancoRegister|Mux30~11_combout ;
wire \MULT1|bancoRegister|registers[2][1]~q ;
wire \MULT1|bancoRegister|registers[3][1]~q ;
wire \MULT1|bancoRegister|registers[1][1]~q ;
wire \MULT1|bancoRegister|Mux30~14_combout ;
wire \MULT1|bancoRegister|Mux30~15_combout ;
wire \MULT1|bancoRegister|registers[11][1]~q ;
wire \MULT1|bancoRegister|registers[9][1]~q ;
wire \MULT1|bancoRegister|registers[10][1]~q ;
wire \MULT1|bancoRegister|registers[8][1]~q ;
wire \MULT1|bancoRegister|Mux30~12_combout ;
wire \MULT1|bancoRegister|Mux30~13_combout ;
wire \MULT1|bancoRegister|Mux30~16_combout ;
wire \MULT1|bancoRegister|registers[15][1]~q ;
wire \MULT1|bancoRegister|registers[14][1]~q ;
wire \MULT1|bancoRegister|registers[12][1]~q ;
wire \MULT1|bancoRegister|registers[13][1]~q ;
wire \MULT1|bancoRegister|Mux30~17_combout ;
wire \MULT1|bancoRegister|Mux30~18_combout ;
wire \MULT1|bancoRegister|Mux30~19_combout ;
wire \MULT1|bancoRegister|Mux30~20_combout ;
wire \MULT1|wEntrada1ULA[1]~96_combout ;
wire \MULT1|wEntrada1ULA[1]~97_combout ;
wire \MULT1|ula|Add0~3 ;
wire \MULT1|ula|Add0~5 ;
wire \MULT1|ula|Add0~7 ;
wire \MULT1|ula|Add0~8_combout ;
wire \MULT1|ula|Selector27~0_combout ;
wire \MULT1|ula|Add1~3 ;
wire \MULT1|ula|Add1~5 ;
wire \MULT1|ula|Add1~7 ;
wire \MULT1|ula|Add1~8_combout ;
wire \MULT1|ula|Selector27~1_combout ;
wire \MULT1|ula|Selector27~combout ;
wire \MULT1|wPCNext[4]~3_combout ;
wire \MULT1|bancoRegister|registers[17][4]~q ;
wire \MULT1|bancoRegister|registers[21][4]~q ;
wire \MULT1|bancoRegister|Mux27~0_combout ;
wire \MULT1|bancoRegister|registers[25][4]~q ;
wire \MULT1|bancoRegister|registers[29][4]~q ;
wire \MULT1|bancoRegister|Mux27~1_combout ;
wire \MULT1|bancoRegister|registers[23][4]~q ;
wire \MULT1|bancoRegister|registers[19][4]~q ;
wire \MULT1|bancoRegister|Mux27~7_combout ;
wire \MULT1|bancoRegister|registers[27][4]~q ;
wire \MULT1|bancoRegister|registers[31][4]~q ;
wire \MULT1|bancoRegister|Mux27~8_combout ;
wire \MULT1|bancoRegister|registers[28][4]~q ;
wire \MULT1|bancoRegister|registers[16][4]~q ;
wire \MULT1|bancoRegister|registers[24][4]~q ;
wire \MULT1|bancoRegister|Mux27~4_combout ;
wire \MULT1|bancoRegister|registers[20][4]~q ;
wire \MULT1|bancoRegister|Mux27~5_combout ;
wire \MULT1|bancoRegister|registers[30][4]~q ;
wire \MULT1|bancoRegister|registers[22][4]~q ;
wire \MULT1|bancoRegister|registers[26][4]~q ;
wire \MULT1|bancoRegister|registers[18][4]~q ;
wire \MULT1|bancoRegister|Mux27~2_combout ;
wire \MULT1|bancoRegister|Mux27~3_combout ;
wire \MULT1|bancoRegister|Mux27~6_combout ;
wire \MULT1|bancoRegister|Mux27~9_combout ;
wire \MULT1|bancoRegister|registers[11][4]~q ;
wire \MULT1|bancoRegister|registers[8][4]~q ;
wire \MULT1|bancoRegister|registers[10][4]~q ;
wire \MULT1|bancoRegister|Mux27~10_combout ;
wire \MULT1|bancoRegister|registers[9][4]~q ;
wire \MULT1|bancoRegister|Mux27~11_combout ;
wire \MULT1|bancoRegister|registers[13][4]~q ;
wire \MULT1|bancoRegister|registers[12][4]~q ;
wire \MULT1|bancoRegister|Mux27~17_combout ;
wire \MULT1|bancoRegister|registers[15][4]~q ;
wire \MULT1|bancoRegister|registers[14][4]~q ;
wire \MULT1|bancoRegister|Mux27~18_combout ;
wire \MULT1|bancoRegister|registers[6][4]~q ;
wire \MULT1|bancoRegister|registers[4][4]~q ;
wire \MULT1|bancoRegister|registers[5][4]~q ;
wire \MULT1|bancoRegister|Mux27~12_combout ;
wire \MULT1|bancoRegister|Mux27~13_combout ;
wire \MULT1|bancoRegister|registers[2][4]~2_combout ;
wire \MULT1|bancoRegister|registers[2][4]~q ;
wire \MULT1|bancoRegister|registers[3][4]~q ;
wire \MULT1|bancoRegister|registers[1][4]~q ;
wire \MULT1|bancoRegister|Mux27~14_combout ;
wire \MULT1|bancoRegister|Mux27~15_combout ;
wire \MULT1|bancoRegister|Mux27~16_combout ;
wire \MULT1|bancoRegister|Mux27~19_combout ;
wire \MULT1|bancoRegister|Mux27~20_combout ;
wire \MULT1|wEntrada1ULA[4]~90_combout ;
wire \MULT1|wEntrada1ULA[4]~91_combout ;
wire \MULT1|ula|Add0~9 ;
wire \MULT1|ula|Add0~10_combout ;
wire \MULT1|ula|Selector26~0_combout ;
wire \MULT1|ula|Add1~9 ;
wire \MULT1|ula|Add1~10_combout ;
wire \MULT1|ula|Selector26~1_combout ;
wire \MULT1|ula|Selector26~combout ;
wire \MULT1|wDadoEscritaReg[5]~10_combout ;
wire \MULT1|wDadoEscritaReg[5]~11_combout ;
wire \MULT1|bancoRegister|registers[14][5]~feeder_combout ;
wire \MULT1|bancoRegister|registers[14][5]~q ;
wire \MULT1|bancoRegister|Mux58~10_combout ;
wire \MULT1|bancoRegister|Mux58~11_combout ;
wire \MULT1|bancoRegister|Mux58~17_combout ;
wire \MULT1|bancoRegister|Mux58~18_combout ;
wire \MULT1|bancoRegister|Mux58~14_combout ;
wire \MULT1|bancoRegister|Mux58~15_combout ;
wire \MULT1|bancoRegister|Mux58~12_combout ;
wire \MULT1|bancoRegister|Mux58~13_combout ;
wire \MULT1|bancoRegister|Mux58~16_combout ;
wire \MULT1|bancoRegister|Mux58~19_combout ;
wire \MULT1|bancoRegister|Mux58~7_combout ;
wire \MULT1|bancoRegister|Mux58~8_combout ;
wire \MULT1|bancoRegister|Mux58~0_combout ;
wire \MULT1|bancoRegister|Mux58~1_combout ;
wire \MULT1|bancoRegister|Mux58~2_combout ;
wire \MULT1|bancoRegister|Mux58~3_combout ;
wire \MULT1|bancoRegister|Mux58~4_combout ;
wire \MULT1|bancoRegister|Mux58~5_combout ;
wire \MULT1|bancoRegister|Mux58~6_combout ;
wire \MULT1|bancoRegister|Mux58~9_combout ;
wire \MULT1|bancoRegister|Mux58~20_combout ;
wire \MULT1|wDadoEscritaReg[4]~8_combout ;
wire \MULT1|wDadoEscritaReg[4]~9_combout ;
wire \MULT1|bancoRegister|registers[7][4]~feeder_combout ;
wire \MULT1|bancoRegister|registers[7][4]~q ;
wire \MULT1|bancoRegister|Mux59~10_combout ;
wire \MULT1|bancoRegister|Mux59~11_combout ;
wire \MULT1|bancoRegister|Mux59~17_combout ;
wire \MULT1|bancoRegister|Mux59~18_combout ;
wire \MULT1|bancoRegister|Mux59~14_combout ;
wire \MULT1|bancoRegister|Mux59~15_combout ;
wire \MULT1|bancoRegister|Mux59~12_combout ;
wire \MULT1|bancoRegister|Mux59~13_combout ;
wire \MULT1|bancoRegister|Mux59~16_combout ;
wire \MULT1|bancoRegister|Mux59~19_combout ;
wire \MULT1|bancoRegister|Mux59~4_combout ;
wire \MULT1|bancoRegister|Mux59~5_combout ;
wire \MULT1|bancoRegister|Mux59~2_combout ;
wire \MULT1|bancoRegister|Mux59~3_combout ;
wire \MULT1|bancoRegister|Mux59~6_combout ;
wire \MULT1|bancoRegister|Mux59~0_combout ;
wire \MULT1|bancoRegister|Mux59~1_combout ;
wire \MULT1|bancoRegister|Mux59~7_combout ;
wire \MULT1|bancoRegister|Mux59~8_combout ;
wire \MULT1|bancoRegister|Mux59~9_combout ;
wire \MULT1|bancoRegister|Mux59~20_combout ;
wire \MULT1|wDadoEscritaReg[8]~16_combout ;
wire \MULT1|wDadoEscritaReg[8]~17_combout ;
wire \MULT1|bancoRegister|registers[8][8]~q ;
wire \MULT1|bancoRegister|Mux23~10_combout ;
wire \MULT1|bancoRegister|Mux23~11_combout ;
wire \MULT1|bancoRegister|Mux23~14_combout ;
wire \MULT1|bancoRegister|Mux23~15_combout ;
wire \MULT1|bancoRegister|Mux23~12_combout ;
wire \MULT1|bancoRegister|Mux23~13_combout ;
wire \MULT1|bancoRegister|Mux23~16_combout ;
wire \MULT1|bancoRegister|Mux23~17_combout ;
wire \MULT1|bancoRegister|Mux23~18_combout ;
wire \MULT1|bancoRegister|Mux23~19_combout ;
wire \MULT1|bancoRegister|Mux23~7_combout ;
wire \MULT1|bancoRegister|Mux23~8_combout ;
wire \MULT1|bancoRegister|Mux23~4_combout ;
wire \MULT1|bancoRegister|Mux23~5_combout ;
wire \MULT1|bancoRegister|Mux23~2_combout ;
wire \MULT1|bancoRegister|Mux23~3_combout ;
wire \MULT1|bancoRegister|Mux23~6_combout ;
wire \MULT1|bancoRegister|Mux23~0_combout ;
wire \MULT1|bancoRegister|Mux23~1_combout ;
wire \MULT1|bancoRegister|Mux23~9_combout ;
wire \MULT1|bancoRegister|Mux23~20_combout ;
wire \MULT1|wEntrada1ULA[8]~82_combout ;
wire \MULT1|wEntrada1ULA[8]~83_combout ;
wire \MULT1|wEntrada2ULA[8]~69_combout ;
wire \MULT1|wEntrada2ULA[7]~70_combout ;
wire \MULT1|bancoRegister|Mux24~0_combout ;
wire \MULT1|bancoRegister|Mux24~1_combout ;
wire \MULT1|bancoRegister|Mux24~7_combout ;
wire \MULT1|bancoRegister|Mux24~8_combout ;
wire \MULT1|bancoRegister|Mux24~2_combout ;
wire \MULT1|bancoRegister|Mux24~3_combout ;
wire \MULT1|bancoRegister|Mux24~4_combout ;
wire \MULT1|bancoRegister|Mux24~5_combout ;
wire \MULT1|bancoRegister|Mux24~6_combout ;
wire \MULT1|bancoRegister|Mux24~9_combout ;
wire \MULT1|bancoRegister|Mux24~17_combout ;
wire \MULT1|bancoRegister|Mux24~18_combout ;
wire \MULT1|bancoRegister|Mux24~14_combout ;
wire \MULT1|bancoRegister|Mux24~15_combout ;
wire \MULT1|bancoRegister|Mux24~12_combout ;
wire \MULT1|bancoRegister|Mux24~13_combout ;
wire \MULT1|bancoRegister|Mux24~16_combout ;
wire \MULT1|bancoRegister|Mux24~10_combout ;
wire \MULT1|bancoRegister|Mux24~11_combout ;
wire \MULT1|bancoRegister|Mux24~19_combout ;
wire \MULT1|bancoRegister|Mux24~20_combout ;
wire \MULT1|wEntrada1ULA[7]~84_combout ;
wire \MULT1|wEntrada1ULA[7]~85_combout ;
wire \MULT1|wEntrada2ULA[6]~71_combout ;
wire \MULT1|ula|Add1~11 ;
wire \MULT1|ula|Add1~13 ;
wire \MULT1|ula|Add1~15 ;
wire \MULT1|ula|Add1~17 ;
wire \MULT1|ula|Add1~19 ;
wire \MULT1|ula|Add1~21 ;
wire \MULT1|ula|Add1~23 ;
wire \MULT1|ula|Add1~25 ;
wire \MULT1|ula|Add1~26_combout ;
wire \MULT1|ula|Add0~11 ;
wire \MULT1|ula|Add0~13 ;
wire \MULT1|ula|Add0~15 ;
wire \MULT1|ula|Add0~17 ;
wire \MULT1|ula|Add0~19 ;
wire \MULT1|ula|Add0~21 ;
wire \MULT1|ula|Add0~23 ;
wire \MULT1|ula|Add0~25 ;
wire \MULT1|ula|Add0~26_combout ;
wire \MULT1|ula|Selector18~3_combout ;
wire \MULT1|ula|Selector18~2_combout ;
wire \MULT1|ula|Selector18~combout ;
wire \MULT1|wPCNext[13]~12_combout ;
wire \MULT1|bancoRegister|registers[11][13]~q ;
wire \MULT1|bancoRegister|registers[8][13]~q ;
wire \MULT1|bancoRegister|registers[10][13]~q ;
wire \MULT1|bancoRegister|Mux18~12_combout ;
wire \MULT1|bancoRegister|registers[9][13]~q ;
wire \MULT1|bancoRegister|Mux18~13_combout ;
wire \MULT1|bancoRegister|registers[2][13]~q ;
wire \MULT1|bancoRegister|registers[3][13]~q ;
wire \MULT1|bancoRegister|registers[1][13]~q ;
wire \MULT1|bancoRegister|Mux18~14_combout ;
wire \MULT1|bancoRegister|Mux18~15_combout ;
wire \MULT1|bancoRegister|Mux18~16_combout ;
wire \MULT1|bancoRegister|registers[12][13]~q ;
wire \MULT1|bancoRegister|registers[13][13]~q ;
wire \MULT1|bancoRegister|Mux18~17_combout ;
wire \MULT1|bancoRegister|registers[14][13]~q ;
wire \MULT1|bancoRegister|Mux18~18_combout ;
wire \MULT1|bancoRegister|registers[5][13]~q ;
wire \MULT1|bancoRegister|registers[4][13]~q ;
wire \MULT1|bancoRegister|Mux18~10_combout ;
wire \MULT1|bancoRegister|registers[7][13]~q ;
wire \MULT1|bancoRegister|registers[6][13]~q ;
wire \MULT1|bancoRegister|Mux18~11_combout ;
wire \MULT1|bancoRegister|Mux18~19_combout ;
wire \MULT1|bancoRegister|registers[21][13]~q ;
wire \MULT1|bancoRegister|registers[25][13]~q ;
wire \MULT1|bancoRegister|registers[17][13]~q ;
wire \MULT1|bancoRegister|Mux18~0_combout ;
wire \MULT1|bancoRegister|registers[29][13]~q ;
wire \MULT1|bancoRegister|Mux18~1_combout ;
wire \MULT1|bancoRegister|registers[23][13]~q ;
wire \MULT1|bancoRegister|registers[31][13]~q ;
wire \MULT1|bancoRegister|registers[19][13]~q ;
wire \MULT1|bancoRegister|registers[27][13]~q ;
wire \MULT1|bancoRegister|Mux18~7_combout ;
wire \MULT1|bancoRegister|Mux18~8_combout ;
wire \MULT1|bancoRegister|registers[20][13]~q ;
wire \MULT1|bancoRegister|registers[16][13]~q ;
wire \MULT1|bancoRegister|Mux18~4_combout ;
wire \MULT1|bancoRegister|registers[24][13]~q ;
wire \MULT1|bancoRegister|registers[28][13]~q ;
wire \MULT1|bancoRegister|Mux18~5_combout ;
wire \MULT1|bancoRegister|registers[22][13]~q ;
wire \MULT1|bancoRegister|registers[18][13]~q ;
wire \MULT1|bancoRegister|Mux18~2_combout ;
wire \MULT1|bancoRegister|registers[30][13]~q ;
wire \MULT1|bancoRegister|registers[26][13]~q ;
wire \MULT1|bancoRegister|Mux18~3_combout ;
wire \MULT1|bancoRegister|Mux18~6_combout ;
wire \MULT1|bancoRegister|Mux18~9_combout ;
wire \MULT1|bancoRegister|Mux18~20_combout ;
wire \MULT1|wEntrada1ULA[13]~72_combout ;
wire \MULT1|wEntrada1ULA[13]~73_combout ;
wire \MULT1|ula|Add1~27 ;
wire \MULT1|ula|Add1~28_combout ;
wire \MULT1|ula|Add0~27 ;
wire \MULT1|ula|Add0~28_combout ;
wire \MULT1|ula|Selector17~3_combout ;
wire \MULT1|ula|Selector17~2_combout ;
wire \MULT1|ula|Selector17~combout ;
wire \MULT1|wPCNext[14]~13_combout ;
wire \MULT1|bancoRegister|registers[24][14]~q ;
wire \MULT1|bancoRegister|registers[16][14]~q ;
wire \MULT1|bancoRegister|Mux17~4_combout ;
wire \MULT1|bancoRegister|registers[20][14]~q ;
wire \MULT1|bancoRegister|registers[28][14]~q ;
wire \MULT1|bancoRegister|Mux17~5_combout ;
wire \MULT1|bancoRegister|registers[26][14]~q ;
wire \MULT1|bancoRegister|Mux17~2_combout ;
wire \MULT1|bancoRegister|registers[22][14]~q ;
wire \MULT1|bancoRegister|registers[30][14]~q ;
wire \MULT1|bancoRegister|Mux17~3_combout ;
wire \MULT1|bancoRegister|Mux17~6_combout ;
wire \MULT1|bancoRegister|registers[31][14]~q ;
wire \MULT1|bancoRegister|registers[19][14]~q ;
wire \MULT1|bancoRegister|registers[23][14]~q ;
wire \MULT1|bancoRegister|Mux17~7_combout ;
wire \MULT1|bancoRegister|registers[27][14]~q ;
wire \MULT1|bancoRegister|Mux17~8_combout ;
wire \MULT1|bancoRegister|registers[29][14]~q ;
wire \MULT1|bancoRegister|registers[25][14]~q ;
wire \MULT1|bancoRegister|registers[21][14]~q ;
wire \MULT1|bancoRegister|registers[17][14]~q ;
wire \MULT1|bancoRegister|Mux17~0_combout ;
wire \MULT1|bancoRegister|Mux17~1_combout ;
wire \MULT1|bancoRegister|Mux17~9_combout ;
wire \MULT1|bancoRegister|registers[5][14]~q ;
wire \MULT1|bancoRegister|registers[4][14]~q ;
wire \MULT1|bancoRegister|Mux17~12_combout ;
wire \MULT1|bancoRegister|registers[6][14]~q ;
wire \MULT1|bancoRegister|registers[7][14]~q ;
wire \MULT1|bancoRegister|Mux17~13_combout ;
wire \MULT1|bancoRegister|registers[2][14]~q ;
wire \MULT1|bancoRegister|registers[3][14]~q ;
wire \MULT1|bancoRegister|registers[1][14]~q ;
wire \MULT1|bancoRegister|Mux17~14_combout ;
wire \MULT1|bancoRegister|Mux17~15_combout ;
wire \MULT1|bancoRegister|Mux17~16_combout ;
wire \MULT1|bancoRegister|registers[11][14]~q ;
wire \MULT1|bancoRegister|registers[9][14]~q ;
wire \MULT1|bancoRegister|registers[8][14]~q ;
wire \MULT1|bancoRegister|registers[10][14]~q ;
wire \MULT1|bancoRegister|Mux17~10_combout ;
wire \MULT1|bancoRegister|Mux17~11_combout ;
wire \MULT1|bancoRegister|registers[15][14]~q ;
wire \MULT1|bancoRegister|registers[14][14]~feeder_combout ;
wire \MULT1|bancoRegister|registers[14][14]~q ;
wire \MULT1|bancoRegister|registers[12][14]~q ;
wire \MULT1|bancoRegister|registers[13][14]~q ;
wire \MULT1|bancoRegister|Mux17~17_combout ;
wire \MULT1|bancoRegister|Mux17~18_combout ;
wire \MULT1|bancoRegister|Mux17~19_combout ;
wire \MULT1|bancoRegister|Mux17~20_combout ;
wire \MULT1|wEntrada1ULA[14]~70_combout ;
wire \MULT1|wEntrada1ULA[14]~71_combout ;
wire \MULT1|ula|Add0~29 ;
wire \MULT1|ula|Add0~31 ;
wire \MULT1|ula|Add0~33 ;
wire \MULT1|ula|Add0~34_combout ;
wire \MULT1|ula|Selector14~3_combout ;
wire \MULT1|ula|Add1~29 ;
wire \MULT1|ula|Add1~31 ;
wire \MULT1|ula|Add1~33 ;
wire \MULT1|ula|Add1~34_combout ;
wire \MULT1|ula|Selector14~2_combout ;
wire \MULT1|ula|Selector14~combout ;
wire \MULT1|wPCNext[17]~16_combout ;
wire \MULT1|bancoRegister|registers[6][17]~q ;
wire \MULT1|bancoRegister|registers[4][17]~q ;
wire \MULT1|bancoRegister|registers[5][17]~q ;
wire \MULT1|bancoRegister|Mux14~10_combout ;
wire \MULT1|bancoRegister|registers[7][17]~feeder_combout ;
wire \MULT1|bancoRegister|registers[7][17]~q ;
wire \MULT1|bancoRegister|Mux14~11_combout ;
wire \MULT1|bancoRegister|registers[12][17]~q ;
wire \MULT1|bancoRegister|registers[13][17]~q ;
wire \MULT1|bancoRegister|Mux14~17_combout ;
wire \MULT1|bancoRegister|registers[14][17]~q ;
wire \MULT1|bancoRegister|Mux14~18_combout ;
wire \MULT1|bancoRegister|registers[8][17]~q ;
wire \MULT1|bancoRegister|registers[10][17]~q ;
wire \MULT1|bancoRegister|Mux14~12_combout ;
wire \MULT1|bancoRegister|registers[9][17]~q ;
wire \MULT1|bancoRegister|registers[11][17]~q ;
wire \MULT1|bancoRegister|Mux14~13_combout ;
wire \MULT1|bancoRegister|registers[3][17]~q ;
wire \MULT1|bancoRegister|registers[1][17]~q ;
wire \MULT1|bancoRegister|Mux14~14_combout ;
wire \MULT1|bancoRegister|registers[2][17]~q ;
wire \MULT1|bancoRegister|Mux14~15_combout ;
wire \MULT1|bancoRegister|Mux14~16_combout ;
wire \MULT1|bancoRegister|Mux14~19_combout ;
wire \MULT1|bancoRegister|registers[25][17]~q ;
wire \MULT1|bancoRegister|registers[17][17]~q ;
wire \MULT1|bancoRegister|Mux14~0_combout ;
wire \MULT1|bancoRegister|registers[29][17]~feeder_combout ;
wire \MULT1|bancoRegister|registers[29][17]~q ;
wire \MULT1|bancoRegister|registers[21][17]~q ;
wire \MULT1|bancoRegister|Mux14~1_combout ;
wire \MULT1|bancoRegister|registers[23][17]~q ;
wire \MULT1|bancoRegister|registers[19][17]~q ;
wire \MULT1|bancoRegister|registers[27][17]~q ;
wire \MULT1|bancoRegister|Mux14~7_combout ;
wire \MULT1|bancoRegister|registers[31][17]~q ;
wire \MULT1|bancoRegister|Mux14~8_combout ;
wire \MULT1|bancoRegister|registers[26][17]~q ;
wire \MULT1|bancoRegister|registers[30][17]~q ;
wire \MULT1|bancoRegister|registers[22][17]~q ;
wire \MULT1|bancoRegister|registers[18][17]~q ;
wire \MULT1|bancoRegister|Mux14~2_combout ;
wire \MULT1|bancoRegister|Mux14~3_combout ;
wire \MULT1|bancoRegister|registers[28][17]~q ;
wire \MULT1|bancoRegister|registers[24][17]~q ;
wire \MULT1|bancoRegister|registers[16][17]~q ;
wire \MULT1|bancoRegister|registers[20][17]~q ;
wire \MULT1|bancoRegister|Mux14~4_combout ;
wire \MULT1|bancoRegister|Mux14~5_combout ;
wire \MULT1|bancoRegister|Mux14~6_combout ;
wire \MULT1|bancoRegister|Mux14~9_combout ;
wire \MULT1|bancoRegister|Mux14~20_combout ;
wire \MULT1|wEntrada1ULA[17]~64_combout ;
wire \MULT1|wEntrada1ULA[17]~65_combout ;
wire \MULT1|ula|Add1~35 ;
wire \MULT1|ula|Add1~36_combout ;
wire \MULT1|ula|Add0~35 ;
wire \MULT1|ula|Add0~36_combout ;
wire \MULT1|ula|Selector13~3_combout ;
wire \MULT1|ula|Selector13~2_combout ;
wire \MULT1|ula|Selector13~combout ;
wire \MULT1|wPCNext[18]~17_combout ;
wire \MULT1|wDadoEscritaReg[18]~36_combout ;
wire \MULT1|wDadoEscritaReg[18]~37_combout ;
wire \MULT1|bancoRegister|registers[11][18]~q ;
wire \MULT1|bancoRegister|registers[9][18]~feeder_combout ;
wire \MULT1|bancoRegister|registers[9][18]~q ;
wire \MULT1|bancoRegister|registers[8][18]~q ;
wire \MULT1|bancoRegister|registers[10][18]~q ;
wire \MULT1|bancoRegister|Mux13~10_combout ;
wire \MULT1|bancoRegister|Mux13~11_combout ;
wire \MULT1|bancoRegister|registers[15][18]~q ;
wire \MULT1|bancoRegister|registers[14][18]~q ;
wire \MULT1|bancoRegister|registers[12][18]~q ;
wire \MULT1|bancoRegister|registers[13][18]~q ;
wire \MULT1|bancoRegister|Mux13~17_combout ;
wire \MULT1|bancoRegister|Mux13~18_combout ;
wire \MULT1|bancoRegister|registers[1][18]~q ;
wire \MULT1|bancoRegister|registers[3][18]~q ;
wire \MULT1|bancoRegister|Mux13~14_combout ;
wire \MULT1|bancoRegister|registers[2][18]~q ;
wire \MULT1|bancoRegister|Mux13~15_combout ;
wire \MULT1|bancoRegister|registers[6][18]~q ;
wire \MULT1|bancoRegister|registers[4][18]~q ;
wire \MULT1|bancoRegister|registers[5][18]~q ;
wire \MULT1|bancoRegister|Mux13~12_combout ;
wire \MULT1|bancoRegister|registers[7][18]~feeder_combout ;
wire \MULT1|bancoRegister|registers[7][18]~q ;
wire \MULT1|bancoRegister|Mux13~13_combout ;
wire \MULT1|bancoRegister|Mux13~16_combout ;
wire \MULT1|bancoRegister|Mux13~19_combout ;
wire \MULT1|bancoRegister|registers[18][18]~q ;
wire \MULT1|bancoRegister|registers[26][18]~q ;
wire \MULT1|bancoRegister|Mux13~2_combout ;
wire \MULT1|bancoRegister|registers[30][18]~q ;
wire \MULT1|bancoRegister|registers[22][18]~q ;
wire \MULT1|bancoRegister|Mux13~3_combout ;
wire \MULT1|bancoRegister|registers[20][18]~feeder_combout ;
wire \MULT1|bancoRegister|registers[20][18]~q ;
wire \MULT1|bancoRegister|registers[16][18]~q ;
wire \MULT1|bancoRegister|registers[24][18]~q ;
wire \MULT1|bancoRegister|Mux13~4_combout ;
wire \MULT1|bancoRegister|registers[28][18]~q ;
wire \MULT1|bancoRegister|Mux13~5_combout ;
wire \MULT1|bancoRegister|Mux13~6_combout ;
wire \MULT1|bancoRegister|registers[23][18]~q ;
wire \MULT1|bancoRegister|registers[19][18]~q ;
wire \MULT1|bancoRegister|Mux13~7_combout ;
wire \MULT1|bancoRegister|registers[27][18]~q ;
wire \MULT1|bancoRegister|registers[31][18]~q ;
wire \MULT1|bancoRegister|Mux13~8_combout ;
wire \MULT1|bancoRegister|registers[29][18]~q ;
wire \MULT1|bancoRegister|registers[21][18]~q ;
wire \MULT1|bancoRegister|registers[17][18]~q ;
wire \MULT1|bancoRegister|Mux13~0_combout ;
wire \MULT1|bancoRegister|registers[25][18]~q ;
wire \MULT1|bancoRegister|Mux13~1_combout ;
wire \MULT1|bancoRegister|Mux13~9_combout ;
wire \MULT1|bancoRegister|Mux13~20_combout ;
wire \MULT1|wEntrada1ULA[18]~62_combout ;
wire \MULT1|wEntrada1ULA[18]~63_combout ;
wire \MULT1|ula|Add0~37 ;
wire \MULT1|ula|Add0~38_combout ;
wire \MULT1|ula|Selector12~3_combout ;
wire \MULT1|ula|Add1~37 ;
wire \MULT1|ula|Add1~38_combout ;
wire \MULT1|ula|Selector12~2_combout ;
wire \MULT1|ula|Selector12~combout ;
wire \MULT1|wPCNext[19]~18_combout ;
wire \MULT1|wDadoEscritaReg[19]~38_combout ;
wire \MULT1|wDadoEscritaReg[19]~39_combout ;
wire \MULT1|bancoRegister|registers[15][19]~q ;
wire \MULT1|bancoRegister|registers[13][19]~q ;
wire \MULT1|bancoRegister|registers[12][19]~q ;
wire \MULT1|bancoRegister|Mux12~17_combout ;
wire \MULT1|bancoRegister|registers[14][19]~q ;
wire \MULT1|bancoRegister|Mux12~18_combout ;
wire \MULT1|bancoRegister|registers[9][19]~feeder_combout ;
wire \MULT1|bancoRegister|registers[9][19]~q ;
wire \MULT1|bancoRegister|registers[8][19]~q ;
wire \MULT1|bancoRegister|registers[10][19]~q ;
wire \MULT1|bancoRegister|Mux12~12_combout ;
wire \MULT1|bancoRegister|registers[11][19]~q ;
wire \MULT1|bancoRegister|Mux12~13_combout ;
wire \MULT1|bancoRegister|registers[1][19]~q ;
wire \MULT1|bancoRegister|registers[3][19]~q ;
wire \MULT1|bancoRegister|Mux12~14_combout ;
wire \MULT1|bancoRegister|registers[2][19]~q ;
wire \MULT1|bancoRegister|Mux12~15_combout ;
wire \MULT1|bancoRegister|Mux12~16_combout ;
wire \MULT1|bancoRegister|registers[7][19]~feeder_combout ;
wire \MULT1|bancoRegister|registers[7][19]~q ;
wire \MULT1|bancoRegister|registers[4][19]~q ;
wire \MULT1|bancoRegister|registers[5][19]~q ;
wire \MULT1|bancoRegister|Mux12~10_combout ;
wire \MULT1|bancoRegister|registers[6][19]~q ;
wire \MULT1|bancoRegister|Mux12~11_combout ;
wire \MULT1|bancoRegister|Mux12~19_combout ;
wire \MULT1|bancoRegister|registers[17][19]~q ;
wire \MULT1|bancoRegister|registers[25][19]~q ;
wire \MULT1|bancoRegister|Mux12~0_combout ;
wire \MULT1|bancoRegister|registers[21][19]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][19]~q ;
wire \MULT1|bancoRegister|registers[29][19]~feeder_combout ;
wire \MULT1|bancoRegister|registers[29][19]~q ;
wire \MULT1|bancoRegister|Mux12~1_combout ;
wire \MULT1|bancoRegister|registers[23][19]~q ;
wire \MULT1|bancoRegister|registers[19][19]~q ;
wire \MULT1|bancoRegister|registers[27][19]~q ;
wire \MULT1|bancoRegister|Mux12~7_combout ;
wire \MULT1|bancoRegister|registers[31][19]~q ;
wire \MULT1|bancoRegister|Mux12~8_combout ;
wire \MULT1|bancoRegister|registers[24][19]~q ;
wire \MULT1|bancoRegister|registers[16][19]~q ;
wire \MULT1|bancoRegister|registers[20][19]~q ;
wire \MULT1|bancoRegister|Mux12~4_combout ;
wire \MULT1|bancoRegister|registers[28][19]~q ;
wire \MULT1|bancoRegister|Mux12~5_combout ;
wire \MULT1|bancoRegister|registers[22][19]~q ;
wire \MULT1|bancoRegister|registers[18][19]~q ;
wire \MULT1|bancoRegister|Mux12~2_combout ;
wire \MULT1|bancoRegister|registers[30][19]~q ;
wire \MULT1|bancoRegister|registers[26][19]~q ;
wire \MULT1|bancoRegister|Mux12~3_combout ;
wire \MULT1|bancoRegister|Mux12~6_combout ;
wire \MULT1|bancoRegister|Mux12~9_combout ;
wire \MULT1|bancoRegister|Mux12~20_combout ;
wire \MULT1|wEntrada1ULA[19]~60_combout ;
wire \MULT1|wEntrada1ULA[19]~61_combout ;
wire \MULT1|ula|Add1~39 ;
wire \MULT1|ula|Add1~40_combout ;
wire \MULT1|ula|Add0~39 ;
wire \MULT1|ula|Add0~40_combout ;
wire \MULT1|ula|Selector11~3_combout ;
wire \MULT1|ula|Selector11~2_combout ;
wire \MULT1|ula|Selector11~combout ;
wire \MULT1|wPCNext[20]~19_combout ;
wire \MULT1|wDadoEscritaReg[20]~40_combout ;
wire \MULT1|wDadoEscritaReg[20]~41_combout ;
wire \MULT1|bancoRegister|registers[15][20]~q ;
wire \MULT1|bancoRegister|registers[13][20]~q ;
wire \MULT1|bancoRegister|registers[12][20]~q ;
wire \MULT1|bancoRegister|Mux11~17_combout ;
wire \MULT1|bancoRegister|registers[14][20]~q ;
wire \MULT1|bancoRegister|Mux11~18_combout ;
wire \MULT1|bancoRegister|registers[8][20]~q ;
wire \MULT1|bancoRegister|registers[10][20]~q ;
wire \MULT1|bancoRegister|Mux11~10_combout ;
wire \MULT1|bancoRegister|registers[11][20]~q ;
wire \MULT1|bancoRegister|registers[9][20]~q ;
wire \MULT1|bancoRegister|Mux11~11_combout ;
wire \MULT1|bancoRegister|registers[6][20]~q ;
wire \MULT1|bancoRegister|registers[7][20]~q ;
wire \MULT1|bancoRegister|registers[4][20]~q ;
wire \MULT1|bancoRegister|registers[5][20]~q ;
wire \MULT1|bancoRegister|Mux11~12_combout ;
wire \MULT1|bancoRegister|Mux11~13_combout ;
wire \MULT1|bancoRegister|registers[2][20]~q ;
wire \MULT1|bancoRegister|registers[3][20]~q ;
wire \MULT1|bancoRegister|registers[1][20]~q ;
wire \MULT1|bancoRegister|Mux11~14_combout ;
wire \MULT1|bancoRegister|Mux11~15_combout ;
wire \MULT1|bancoRegister|Mux11~16_combout ;
wire \MULT1|bancoRegister|Mux11~19_combout ;
wire \MULT1|bancoRegister|registers[17][20]~q ;
wire \MULT1|bancoRegister|registers[21][20]~q ;
wire \MULT1|bancoRegister|Mux11~0_combout ;
wire \MULT1|bancoRegister|registers[29][20]~q ;
wire \MULT1|bancoRegister|registers[25][20]~feeder_combout ;
wire \MULT1|bancoRegister|registers[25][20]~q ;
wire \MULT1|bancoRegister|Mux11~1_combout ;
wire \MULT1|bancoRegister|registers[23][20]~q ;
wire \MULT1|bancoRegister|registers[19][20]~q ;
wire \MULT1|bancoRegister|Mux11~7_combout ;
wire \MULT1|bancoRegister|registers[27][20]~q ;
wire \MULT1|bancoRegister|registers[31][20]~q ;
wire \MULT1|bancoRegister|Mux11~8_combout ;
wire \MULT1|bancoRegister|registers[16][20]~q ;
wire \MULT1|bancoRegister|registers[24][20]~q ;
wire \MULT1|bancoRegister|Mux11~4_combout ;
wire \MULT1|bancoRegister|registers[20][20]~feeder_combout ;
wire \MULT1|bancoRegister|registers[20][20]~q ;
wire \MULT1|bancoRegister|registers[28][20]~q ;
wire \MULT1|bancoRegister|Mux11~5_combout ;
wire \MULT1|bancoRegister|registers[30][20]~q ;
wire \MULT1|bancoRegister|registers[22][20]~q ;
wire \MULT1|bancoRegister|registers[18][20]~q ;
wire \MULT1|bancoRegister|registers[26][20]~q ;
wire \MULT1|bancoRegister|Mux11~2_combout ;
wire \MULT1|bancoRegister|Mux11~3_combout ;
wire \MULT1|bancoRegister|Mux11~6_combout ;
wire \MULT1|bancoRegister|Mux11~9_combout ;
wire \MULT1|bancoRegister|Mux11~20_combout ;
wire \MULT1|wEntrada1ULA[20]~58_combout ;
wire \MULT1|wEntrada1ULA[20]~59_combout ;
wire \MULT1|ula|Add1~41 ;
wire \MULT1|ula|Add1~42_combout ;
wire \MULT1|ula|Add0~41 ;
wire \MULT1|ula|Add0~42_combout ;
wire \MULT1|ula|Selector10~3_combout ;
wire \MULT1|ula|Selector10~2_combout ;
wire \MULT1|ula|Selector10~combout ;
wire \MULT1|wPCNext[21]~20_combout ;
wire \MULT1|wDadoEscritaReg[21]~42_combout ;
wire \MULT1|wDadoEscritaReg[21]~43_combout ;
wire \MULT1|bancoRegister|registers[4][21]~feeder_combout ;
wire \MULT1|bancoRegister|registers[4][21]~q ;
wire \MULT1|bancoRegister|registers[5][21]~q ;
wire \MULT1|bancoRegister|Mux10~10_combout ;
wire \MULT1|bancoRegister|registers[7][21]~q ;
wire \MULT1|bancoRegister|registers[6][21]~feeder_combout ;
wire \MULT1|bancoRegister|registers[6][21]~q ;
wire \MULT1|bancoRegister|Mux10~11_combout ;
wire \MULT1|bancoRegister|registers[12][21]~q ;
wire \MULT1|bancoRegister|registers[13][21]~q ;
wire \MULT1|bancoRegister|Mux10~17_combout ;
wire \MULT1|bancoRegister|registers[15][21]~q ;
wire \MULT1|bancoRegister|registers[14][21]~q ;
wire \MULT1|bancoRegister|Mux10~18_combout ;
wire \MULT1|bancoRegister|registers[8][21]~q ;
wire \MULT1|bancoRegister|registers[10][21]~q ;
wire \MULT1|bancoRegister|Mux10~12_combout ;
wire \MULT1|bancoRegister|registers[9][21]~q ;
wire \MULT1|bancoRegister|registers[11][21]~q ;
wire \MULT1|bancoRegister|Mux10~13_combout ;
wire \MULT1|bancoRegister|registers[2][21]~feeder_combout ;
wire \MULT1|bancoRegister|registers[2][21]~q ;
wire \MULT1|bancoRegister|registers[1][21]~q ;
wire \MULT1|bancoRegister|registers[3][21]~q ;
wire \MULT1|bancoRegister|Mux10~14_combout ;
wire \MULT1|bancoRegister|Mux10~15_combout ;
wire \MULT1|bancoRegister|Mux10~16_combout ;
wire \MULT1|bancoRegister|Mux10~19_combout ;
wire \MULT1|bancoRegister|registers[31][21]~q ;
wire \MULT1|bancoRegister|registers[19][21]~q ;
wire \MULT1|bancoRegister|registers[27][21]~q ;
wire \MULT1|bancoRegister|Mux10~7_combout ;
wire \MULT1|bancoRegister|registers[23][21]~q ;
wire \MULT1|bancoRegister|Mux10~8_combout ;
wire \MULT1|bancoRegister|registers[28][21]~q ;
wire \MULT1|bancoRegister|registers[24][21]~q ;
wire \MULT1|bancoRegister|registers[16][21]~q ;
wire \MULT1|bancoRegister|registers[20][21]~q ;
wire \MULT1|bancoRegister|Mux10~4_combout ;
wire \MULT1|bancoRegister|Mux10~5_combout ;
wire \MULT1|bancoRegister|registers[26][21]~q ;
wire \MULT1|bancoRegister|registers[30][21]~q ;
wire \MULT1|bancoRegister|registers[22][21]~q ;
wire \MULT1|bancoRegister|registers[18][21]~q ;
wire \MULT1|bancoRegister|Mux10~2_combout ;
wire \MULT1|bancoRegister|Mux10~3_combout ;
wire \MULT1|bancoRegister|Mux10~6_combout ;
wire \MULT1|bancoRegister|registers[21][21]~q ;
wire \MULT1|bancoRegister|registers[29][21]~q ;
wire \MULT1|bancoRegister|registers[25][21]~q ;
wire \MULT1|bancoRegister|registers[17][21]~q ;
wire \MULT1|bancoRegister|Mux10~0_combout ;
wire \MULT1|bancoRegister|Mux10~1_combout ;
wire \MULT1|bancoRegister|Mux10~9_combout ;
wire \MULT1|bancoRegister|Mux10~20_combout ;
wire \MULT1|wEntrada1ULA[21]~56_combout ;
wire \MULT1|wEntrada1ULA[21]~57_combout ;
wire \MULT1|ula|Add0~43 ;
wire \MULT1|ula|Add0~45 ;
wire \MULT1|ula|Add0~46_combout ;
wire \MULT1|ula|Selector8~3_combout ;
wire \MULT1|ula|Add1~46_combout ;
wire \MULT1|ula|Selector8~2_combout ;
wire \MULT1|ula|Selector8~combout ;
wire \MULT1|wDadoEscritaReg[23]~46_combout ;
wire \MULT1|wDadoEscritaReg[23]~47_combout ;
wire \MULT1|bancoRegister|registers[18][23]~q ;
wire \MULT1|bancoRegister|Mux40~0_combout ;
wire \MULT1|bancoRegister|Mux40~1_combout ;
wire \MULT1|bancoRegister|Mux40~7_combout ;
wire \MULT1|bancoRegister|Mux40~8_combout ;
wire \MULT1|bancoRegister|Mux40~2_combout ;
wire \MULT1|bancoRegister|Mux40~3_combout ;
wire \MULT1|bancoRegister|Mux40~4_combout ;
wire \MULT1|bancoRegister|Mux40~5_combout ;
wire \MULT1|bancoRegister|Mux40~6_combout ;
wire \MULT1|bancoRegister|Mux40~9_combout ;
wire \MULT1|bancoRegister|Mux40~17_combout ;
wire \MULT1|bancoRegister|Mux40~18_combout ;
wire \MULT1|bancoRegister|Mux40~10_combout ;
wire \MULT1|bancoRegister|Mux40~11_combout ;
wire \MULT1|bancoRegister|Mux40~12_combout ;
wire \MULT1|bancoRegister|Mux40~13_combout ;
wire \MULT1|bancoRegister|Mux40~14_combout ;
wire \MULT1|bancoRegister|Mux40~15_combout ;
wire \MULT1|bancoRegister|Mux40~16_combout ;
wire \MULT1|bancoRegister|Mux40~19_combout ;
wire \MULT1|bancoRegister|Mux40~20_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \MULT1|wDadoEscritaReg[17]~34_combout ;
wire \MULT1|wDadoEscritaReg[17]~35_combout ;
wire \MULT1|bancoRegister|registers[15][17]~q ;
wire \MULT1|bancoRegister|Mux46~17_combout ;
wire \MULT1|bancoRegister|Mux46~18_combout ;
wire \MULT1|bancoRegister|Mux46~14_combout ;
wire \MULT1|bancoRegister|Mux46~15_combout ;
wire \MULT1|bancoRegister|Mux46~12_combout ;
wire \MULT1|bancoRegister|Mux46~13_combout ;
wire \MULT1|bancoRegister|Mux46~16_combout ;
wire \MULT1|bancoRegister|Mux46~10_combout ;
wire \MULT1|bancoRegister|Mux46~11_combout ;
wire \MULT1|bancoRegister|Mux46~19_combout ;
wire \MULT1|bancoRegister|Mux46~0_combout ;
wire \MULT1|bancoRegister|Mux46~1_combout ;
wire \MULT1|bancoRegister|Mux46~7_combout ;
wire \MULT1|bancoRegister|Mux46~8_combout ;
wire \MULT1|bancoRegister|Mux46~4_combout ;
wire \MULT1|bancoRegister|Mux46~5_combout ;
wire \MULT1|bancoRegister|Mux46~2_combout ;
wire \MULT1|bancoRegister|Mux46~3_combout ;
wire \MULT1|bancoRegister|Mux46~6_combout ;
wire \MULT1|bancoRegister|Mux46~9_combout ;
wire \MULT1|bancoRegister|Mux46~20_combout ;
wire \MULT1|bancoRegister|registers[6][16]~q ;
wire \MULT1|bancoRegister|registers[4][16]~q ;
wire \MULT1|bancoRegister|registers[5][16]~q ;
wire \MULT1|bancoRegister|Mux15~12_combout ;
wire \MULT1|bancoRegister|registers[7][16]~feeder_combout ;
wire \MULT1|bancoRegister|registers[7][16]~q ;
wire \MULT1|bancoRegister|Mux15~13_combout ;
wire \MULT1|bancoRegister|registers[2][16]~9_combout ;
wire \MULT1|bancoRegister|registers[2][16]~q ;
wire \MULT1|bancoRegister|registers[3][16]~8_combout ;
wire \MULT1|bancoRegister|registers[3][16]~q ;
wire \MULT1|bancoRegister|registers[1][16]~feeder_combout ;
wire \MULT1|bancoRegister|registers[1][16]~q ;
wire \MULT1|bancoRegister|Mux15~14_combout ;
wire \MULT1|bancoRegister|Mux15~15_combout ;
wire \MULT1|bancoRegister|Mux15~16_combout ;
wire \MULT1|bancoRegister|registers[15][16]~q ;
wire \MULT1|bancoRegister|registers[14][16]~q ;
wire \MULT1|bancoRegister|registers[13][16]~q ;
wire \MULT1|bancoRegister|registers[12][16]~q ;
wire \MULT1|bancoRegister|Mux15~17_combout ;
wire \MULT1|bancoRegister|Mux15~18_combout ;
wire \MULT1|bancoRegister|registers[11][16]~q ;
wire \MULT1|bancoRegister|registers[9][16]~feeder_combout ;
wire \MULT1|bancoRegister|registers[9][16]~q ;
wire \MULT1|bancoRegister|registers[10][16]~q ;
wire \MULT1|bancoRegister|registers[8][16]~q ;
wire \MULT1|bancoRegister|Mux15~10_combout ;
wire \MULT1|bancoRegister|Mux15~11_combout ;
wire \MULT1|bancoRegister|Mux15~19_combout ;
wire \MULT1|bancoRegister|registers[18][16]~q ;
wire \MULT1|bancoRegister|registers[26][16]~q ;
wire \MULT1|bancoRegister|Mux15~2_combout ;
wire \MULT1|bancoRegister|registers[22][16]~q ;
wire \MULT1|bancoRegister|registers[30][16]~q ;
wire \MULT1|bancoRegister|Mux15~3_combout ;
wire \MULT1|bancoRegister|registers[24][16]~q ;
wire \MULT1|bancoRegister|registers[16][16]~q ;
wire \MULT1|bancoRegister|Mux15~4_combout ;
wire \MULT1|bancoRegister|registers[20][16]~q ;
wire \MULT1|bancoRegister|registers[28][16]~q ;
wire \MULT1|bancoRegister|Mux15~5_combout ;
wire \MULT1|bancoRegister|Mux15~6_combout ;
wire \MULT1|bancoRegister|registers[31][16]~q ;
wire \MULT1|bancoRegister|registers[27][16]~q ;
wire \MULT1|bancoRegister|registers[23][16]~q ;
wire \MULT1|bancoRegister|Mux15~7_combout ;
wire \MULT1|bancoRegister|Mux15~8_combout ;
wire \MULT1|bancoRegister|registers[29][16]~q ;
wire \MULT1|bancoRegister|registers[25][16]~q ;
wire \MULT1|bancoRegister|registers[21][16]~q ;
wire \MULT1|bancoRegister|registers[17][16]~q ;
wire \MULT1|bancoRegister|Mux15~0_combout ;
wire \MULT1|bancoRegister|Mux15~1_combout ;
wire \MULT1|bancoRegister|Mux15~9_combout ;
wire \MULT1|bancoRegister|Mux15~20_combout ;
wire \MULT1|wEntrada1ULA[16]~66_combout ;
wire \MULT1|wEntrada1ULA[16]~67_combout ;
wire \MULT1|ula|Add1~32_combout ;
wire \MULT1|ula|Add0~32_combout ;
wire \MULT1|ula|Selector15~3_combout ;
wire \MULT1|ula|Selector15~2_combout ;
wire \MULT1|ula|Selector15~combout ;
wire \MULT1|wPCNext[16]~15_combout ;
wire \MULT1|wDadoEscritaReg[16]~32_combout ;
wire \MULT1|wDadoEscritaReg[16]~33_combout ;
wire \MULT1|bancoRegister|registers[19][16]~q ;
wire \MULT1|bancoRegister|Mux47~0_combout ;
wire \MULT1|bancoRegister|Mux47~1_combout ;
wire \MULT1|bancoRegister|Mux47~2_combout ;
wire \MULT1|bancoRegister|Mux47~3_combout ;
wire \MULT1|bancoRegister|Mux47~4_combout ;
wire \MULT1|bancoRegister|Mux47~5_combout ;
wire \MULT1|bancoRegister|Mux47~6_combout ;
wire \MULT1|bancoRegister|Mux47~7_combout ;
wire \MULT1|bancoRegister|Mux47~8_combout ;
wire \MULT1|bancoRegister|Mux47~9_combout ;
wire \MULT1|bancoRegister|Mux47~10_combout ;
wire \MULT1|bancoRegister|Mux47~11_combout ;
wire \MULT1|bancoRegister|Mux47~17_combout ;
wire \MULT1|bancoRegister|Mux47~18_combout ;
wire \MULT1|bancoRegister|Mux47~14_combout ;
wire \MULT1|bancoRegister|Mux47~15_combout ;
wire \MULT1|bancoRegister|Mux47~12_combout ;
wire \MULT1|bancoRegister|Mux47~13_combout ;
wire \MULT1|bancoRegister|Mux47~16_combout ;
wire \MULT1|bancoRegister|Mux47~19_combout ;
wire \MULT1|bancoRegister|Mux47~20_combout ;
wire \MULT1|wEntrada2ULA[15]~55_combout ;
wire \MULT1|wEntrada2ULA[15]~56_combout ;
wire \MULT1|ula|Add1~30_combout ;
wire \MULT1|ula|Add0~30_combout ;
wire \MULT1|ula|Selector16~3_combout ;
wire \MULT1|ula|Selector16~2_combout ;
wire \MULT1|ula|Selector16~combout ;
wire \MULT1|wDadoEscritaReg[15]~30_combout ;
wire \MULT1|wDadoEscritaReg[15]~31_combout ;
wire \MULT1|bancoRegister|registers[27][15]~q ;
wire \MULT1|bancoRegister|Mux48~0_combout ;
wire \MULT1|bancoRegister|Mux48~1_combout ;
wire \MULT1|bancoRegister|Mux48~2_combout ;
wire \MULT1|bancoRegister|Mux48~3_combout ;
wire \MULT1|bancoRegister|Mux48~4_combout ;
wire \MULT1|bancoRegister|Mux48~5_combout ;
wire \MULT1|bancoRegister|Mux48~6_combout ;
wire \MULT1|bancoRegister|Mux48~7_combout ;
wire \MULT1|bancoRegister|Mux48~8_combout ;
wire \MULT1|bancoRegister|Mux48~9_combout ;
wire \MULT1|bancoRegister|Mux48~10_combout ;
wire \MULT1|bancoRegister|Mux48~11_combout ;
wire \MULT1|bancoRegister|Mux48~14_combout ;
wire \MULT1|bancoRegister|Mux48~15_combout ;
wire \MULT1|bancoRegister|Mux48~12_combout ;
wire \MULT1|bancoRegister|Mux48~13_combout ;
wire \MULT1|bancoRegister|Mux48~16_combout ;
wire \MULT1|bancoRegister|Mux48~17_combout ;
wire \MULT1|bancoRegister|Mux48~18_combout ;
wire \MULT1|bancoRegister|Mux48~19_combout ;
wire \MULT1|bancoRegister|Mux48~20_combout ;
wire \MULT1|wDadoEscritaReg[14]~28_combout ;
wire \MULT1|wDadoEscritaReg[14]~29_combout ;
wire \MULT1|bancoRegister|registers[18][14]~q ;
wire \MULT1|bancoRegister|Mux49~0_combout ;
wire \MULT1|bancoRegister|Mux49~1_combout ;
wire \MULT1|bancoRegister|Mux49~4_combout ;
wire \MULT1|bancoRegister|Mux49~5_combout ;
wire \MULT1|bancoRegister|Mux49~2_combout ;
wire \MULT1|bancoRegister|Mux49~3_combout ;
wire \MULT1|bancoRegister|Mux49~6_combout ;
wire \MULT1|bancoRegister|Mux49~7_combout ;
wire \MULT1|bancoRegister|Mux49~8_combout ;
wire \MULT1|bancoRegister|Mux49~9_combout ;
wire \MULT1|bancoRegister|Mux49~10_combout ;
wire \MULT1|bancoRegister|Mux49~11_combout ;
wire \MULT1|bancoRegister|Mux49~17_combout ;
wire \MULT1|bancoRegister|Mux49~18_combout ;
wire \MULT1|bancoRegister|Mux49~12_combout ;
wire \MULT1|bancoRegister|Mux49~13_combout ;
wire \MULT1|bancoRegister|Mux49~14_combout ;
wire \MULT1|bancoRegister|Mux49~15_combout ;
wire \MULT1|bancoRegister|Mux49~16_combout ;
wire \MULT1|bancoRegister|Mux49~19_combout ;
wire \MULT1|bancoRegister|Mux49~20_combout ;
wire \MULT1|wDadoEscritaReg[13]~26_combout ;
wire \MULT1|wDadoEscritaReg[13]~27_combout ;
wire \MULT1|bancoRegister|registers[15][13]~q ;
wire \MULT1|bancoRegister|Mux50~17_combout ;
wire \MULT1|bancoRegister|Mux50~18_combout ;
wire \MULT1|bancoRegister|Mux50~10_combout ;
wire \MULT1|bancoRegister|Mux50~11_combout ;
wire \MULT1|bancoRegister|Mux50~14_combout ;
wire \MULT1|bancoRegister|Mux50~15_combout ;
wire \MULT1|bancoRegister|Mux50~12_combout ;
wire \MULT1|bancoRegister|Mux50~13_combout ;
wire \MULT1|bancoRegister|Mux50~16_combout ;
wire \MULT1|bancoRegister|Mux50~19_combout ;
wire \MULT1|bancoRegister|Mux50~0_combout ;
wire \MULT1|bancoRegister|Mux50~1_combout ;
wire \MULT1|bancoRegister|Mux50~7_combout ;
wire \MULT1|bancoRegister|Mux50~8_combout ;
wire \MULT1|bancoRegister|Mux50~2_combout ;
wire \MULT1|bancoRegister|Mux50~3_combout ;
wire \MULT1|bancoRegister|Mux50~4_combout ;
wire \MULT1|bancoRegister|Mux50~5_combout ;
wire \MULT1|bancoRegister|Mux50~6_combout ;
wire \MULT1|bancoRegister|Mux50~9_combout ;
wire \MULT1|bancoRegister|Mux50~20_combout ;
wire \MULT1|bancoRegister|Decoder0~0_combout ;
wire \MULT1|bancoRegister|Decoder0~19_combout ;
wire \MULT1|bancoRegister|registers[27][12]~q ;
wire \MULT1|bancoRegister|registers[31][12]~q ;
wire \MULT1|bancoRegister|registers[19][12]~q ;
wire \MULT1|bancoRegister|registers[23][12]~q ;
wire \MULT1|bancoRegister|Mux19~7_combout ;
wire \MULT1|bancoRegister|Mux19~8_combout ;
wire \MULT1|bancoRegister|registers[24][12]~q ;
wire \MULT1|bancoRegister|registers[16][12]~q ;
wire \MULT1|bancoRegister|Mux19~4_combout ;
wire \MULT1|bancoRegister|registers[20][12]~q ;
wire \MULT1|bancoRegister|registers[28][12]~q ;
wire \MULT1|bancoRegister|Mux19~5_combout ;
wire \MULT1|bancoRegister|registers[18][12]~q ;
wire \MULT1|bancoRegister|registers[26][12]~q ;
wire \MULT1|bancoRegister|Mux19~2_combout ;
wire \MULT1|bancoRegister|registers[22][12]~q ;
wire \MULT1|bancoRegister|registers[30][12]~q ;
wire \MULT1|bancoRegister|Mux19~3_combout ;
wire \MULT1|bancoRegister|Mux19~6_combout ;
wire \MULT1|bancoRegister|registers[17][12]~q ;
wire \MULT1|bancoRegister|registers[21][12]~q ;
wire \MULT1|bancoRegister|Mux19~0_combout ;
wire \MULT1|bancoRegister|registers[29][12]~q ;
wire \MULT1|bancoRegister|registers[25][12]~feeder_combout ;
wire \MULT1|bancoRegister|registers[25][12]~q ;
wire \MULT1|bancoRegister|Mux19~1_combout ;
wire \MULT1|bancoRegister|Mux19~9_combout ;
wire \MULT1|bancoRegister|registers[6][12]~feeder_combout ;
wire \MULT1|bancoRegister|registers[6][12]~q ;
wire \MULT1|bancoRegister|registers[7][12]~q ;
wire \MULT1|bancoRegister|registers[4][12]~q ;
wire \MULT1|bancoRegister|registers[5][12]~q ;
wire \MULT1|bancoRegister|Mux19~12_combout ;
wire \MULT1|bancoRegister|Mux19~13_combout ;
wire \MULT1|bancoRegister|registers[1][12]~q ;
wire \MULT1|bancoRegister|registers[3][12]~q ;
wire \MULT1|bancoRegister|Mux19~14_combout ;
wire \MULT1|bancoRegister|registers[2][12]~q ;
wire \MULT1|bancoRegister|Mux19~15_combout ;
wire \MULT1|bancoRegister|Mux19~16_combout ;
wire \MULT1|bancoRegister|registers[13][12]~q ;
wire \MULT1|bancoRegister|registers[12][12]~q ;
wire \MULT1|bancoRegister|Mux19~17_combout ;
wire \MULT1|bancoRegister|registers[15][12]~q ;
wire \MULT1|bancoRegister|registers[14][12]~feeder_combout ;
wire \MULT1|bancoRegister|registers[14][12]~q ;
wire \MULT1|bancoRegister|Mux19~18_combout ;
wire \MULT1|bancoRegister|registers[11][12]~q ;
wire \MULT1|bancoRegister|registers[9][12]~q ;
wire \MULT1|bancoRegister|registers[8][12]~q ;
wire \MULT1|bancoRegister|Mux19~10_combout ;
wire \MULT1|bancoRegister|Mux19~11_combout ;
wire \MULT1|bancoRegister|Mux19~19_combout ;
wire \MULT1|bancoRegister|Mux19~20_combout ;
wire \MULT1|wEntrada1ULA[12]~74_combout ;
wire \MULT1|wEntrada1ULA[12]~75_combout ;
wire \MULT1|ula|Add0~24_combout ;
wire \MULT1|ula|Selector19~3_combout ;
wire \MULT1|ula|Add1~24_combout ;
wire \MULT1|ula|Selector19~2_combout ;
wire \MULT1|ula|Selector19~combout ;
wire \MULT1|wDadoEscritaReg[12]~24_combout ;
wire \MULT1|wDadoEscritaReg[12]~25_combout ;
wire \MULT1|bancoRegister|registers[10][12]~q ;
wire \MULT1|bancoRegister|Mux51~12_combout ;
wire \MULT1|bancoRegister|Mux51~13_combout ;
wire \MULT1|bancoRegister|Mux51~14_combout ;
wire \MULT1|bancoRegister|Mux51~15_combout ;
wire \MULT1|bancoRegister|Mux51~16_combout ;
wire \MULT1|bancoRegister|Mux51~10_combout ;
wire \MULT1|bancoRegister|Mux51~11_combout ;
wire \MULT1|bancoRegister|Mux51~17_combout ;
wire \MULT1|bancoRegister|Mux51~18_combout ;
wire \MULT1|bancoRegister|Mux51~19_combout ;
wire \MULT1|bancoRegister|Mux51~0_combout ;
wire \MULT1|bancoRegister|Mux51~1_combout ;
wire \MULT1|bancoRegister|Mux51~4_combout ;
wire \MULT1|bancoRegister|Mux51~5_combout ;
wire \MULT1|bancoRegister|Mux51~2_combout ;
wire \MULT1|bancoRegister|Mux51~3_combout ;
wire \MULT1|bancoRegister|Mux51~6_combout ;
wire \MULT1|bancoRegister|Mux51~7_combout ;
wire \MULT1|bancoRegister|Mux51~8_combout ;
wire \MULT1|bancoRegister|Mux51~9_combout ;
wire \MULT1|bancoRegister|Mux51~20_combout ;
wire \MULT1|wDadoEscritaReg[11]~22_combout ;
wire \MULT1|wDadoEscritaReg[11]~23_combout ;
wire \MULT1|bancoRegister|registers[14][11]~q ;
wire \MULT1|bancoRegister|Mux52~10_combout ;
wire \MULT1|bancoRegister|Mux52~11_combout ;
wire \MULT1|bancoRegister|Mux52~14_combout ;
wire \MULT1|bancoRegister|Mux52~15_combout ;
wire \MULT1|bancoRegister|Mux52~12_combout ;
wire \MULT1|bancoRegister|Mux52~13_combout ;
wire \MULT1|bancoRegister|Mux52~16_combout ;
wire \MULT1|bancoRegister|Mux52~17_combout ;
wire \MULT1|bancoRegister|Mux52~18_combout ;
wire \MULT1|bancoRegister|Mux52~19_combout ;
wire \MULT1|bancoRegister|Mux52~0_combout ;
wire \MULT1|bancoRegister|Mux52~1_combout ;
wire \MULT1|bancoRegister|Mux52~7_combout ;
wire \MULT1|bancoRegister|Mux52~8_combout ;
wire \MULT1|bancoRegister|Mux52~2_combout ;
wire \MULT1|bancoRegister|Mux52~3_combout ;
wire \MULT1|bancoRegister|Mux52~4_combout ;
wire \MULT1|bancoRegister|Mux52~5_combout ;
wire \MULT1|bancoRegister|Mux52~6_combout ;
wire \MULT1|bancoRegister|Mux52~9_combout ;
wire \MULT1|bancoRegister|Mux52~20_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \MULT1|wDadoEscritaReg[10]~20_combout ;
wire \MULT1|wDadoEscritaReg[10]~21_combout ;
wire \MULT1|bancoRegister|registers[25][10]~feeder_combout ;
wire \MULT1|bancoRegister|registers[25][10]~q ;
wire \MULT1|bancoRegister|registers[24][10]~q ;
wire \MULT1|bancoRegister|registers[16][10]~q ;
wire \MULT1|bancoRegister|registers[17][10]~q ;
wire \MULT1|bancoRegister|Mux53~4_combout ;
wire \MULT1|bancoRegister|Mux53~5_combout ;
wire \MULT1|bancoRegister|registers[21][10]~q ;
wire \MULT1|bancoRegister|registers[29][10]~q ;
wire \MULT1|bancoRegister|registers[28][10]~q ;
wire \MULT1|bancoRegister|registers[20][10]~q ;
wire \MULT1|bancoRegister|Mux53~2_combout ;
wire \MULT1|bancoRegister|Mux53~3_combout ;
wire \MULT1|bancoRegister|Mux53~6_combout ;
wire \MULT1|bancoRegister|registers[23][10]~q ;
wire \MULT1|bancoRegister|registers[30][10]~q ;
wire \MULT1|bancoRegister|registers[22][10]~q ;
wire \MULT1|bancoRegister|Mux53~7_combout ;
wire \MULT1|bancoRegister|registers[31][10]~q ;
wire \MULT1|bancoRegister|Mux53~8_combout ;
wire \MULT1|bancoRegister|registers[26][10]~q ;
wire \MULT1|bancoRegister|registers[27][10]~q ;
wire \MULT1|bancoRegister|registers[19][10]~q ;
wire \MULT1|bancoRegister|registers[18][10]~q ;
wire \MULT1|bancoRegister|Mux53~0_combout ;
wire \MULT1|bancoRegister|Mux53~1_combout ;
wire \MULT1|bancoRegister|Mux53~9_combout ;
wire \MULT1|bancoRegister|registers[1][10]~q ;
wire \MULT1|bancoRegister|registers[5][10]~q ;
wire \MULT1|bancoRegister|Mux53~10_combout ;
wire \MULT1|bancoRegister|registers[3][10]~q ;
wire \MULT1|bancoRegister|registers[7][10]~q ;
wire \MULT1|bancoRegister|Mux53~11_combout ;
wire \MULT1|bancoRegister|registers[11][10]~q ;
wire \MULT1|bancoRegister|registers[9][10]~q ;
wire \MULT1|bancoRegister|Mux53~17_combout ;
wire \MULT1|bancoRegister|registers[13][10]~q ;
wire \MULT1|bancoRegister|registers[15][10]~q ;
wire \MULT1|bancoRegister|Mux53~18_combout ;
wire \MULT1|bancoRegister|registers[14][10]~q ;
wire \MULT1|bancoRegister|registers[8][10]~q ;
wire \MULT1|bancoRegister|registers[10][10]~q ;
wire \MULT1|bancoRegister|Mux53~12_combout ;
wire \MULT1|bancoRegister|registers[12][10]~q ;
wire \MULT1|bancoRegister|Mux53~13_combout ;
wire \MULT1|bancoRegister|registers[4][10]~q ;
wire \MULT1|bancoRegister|registers[2][10]~q ;
wire \MULT1|bancoRegister|registers[6][10]~q ;
wire \MULT1|bancoRegister|Mux53~14_combout ;
wire \MULT1|bancoRegister|Mux53~15_combout ;
wire \MULT1|bancoRegister|Mux53~16_combout ;
wire \MULT1|bancoRegister|Mux53~19_combout ;
wire \MULT1|bancoRegister|Mux53~20_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \MULT1|wEntrada2ULA[3]~79_combout ;
wire \MULT1|wEntrada2ULA[3]~81_combout ;
wire \MULT1|ula|Add0~6_combout ;
wire \MULT1|ula|Selector28~0_combout ;
wire \MULT1|ula|Add1~6_combout ;
wire \MULT1|ula|Selector28~1_combout ;
wire \MULT1|ula|Selector28~combout ;
wire \MULT1|wDadoEscritaReg[3]~6_combout ;
wire \MULT1|wDadoEscritaReg[3]~7_combout ;
wire \MULT1|bancoRegister|registers[14][3]~q ;
wire \MULT1|bancoRegister|registers[12][3]~q ;
wire \MULT1|bancoRegister|registers[8][3]~q ;
wire \MULT1|bancoRegister|registers[10][3]~q ;
wire \MULT1|bancoRegister|Mux60~10_combout ;
wire \MULT1|bancoRegister|Mux60~11_combout ;
wire \MULT1|bancoRegister|registers[15][3]~q ;
wire \MULT1|bancoRegister|registers[13][3]~q ;
wire \MULT1|bancoRegister|registers[11][3]~q ;
wire \MULT1|bancoRegister|registers[9][3]~q ;
wire \MULT1|bancoRegister|Mux60~17_combout ;
wire \MULT1|bancoRegister|Mux60~18_combout ;
wire \MULT1|bancoRegister|registers[2][3]~1_combout ;
wire \MULT1|bancoRegister|registers[2][3]~q ;
wire \MULT1|bancoRegister|registers[6][3]~feeder_combout ;
wire \MULT1|bancoRegister|registers[6][3]~q ;
wire \MULT1|bancoRegister|Mux60~14_combout ;
wire \MULT1|bancoRegister|registers[4][3]~q ;
wire \MULT1|bancoRegister|Mux60~15_combout ;
wire \MULT1|bancoRegister|registers[1][3]~q ;
wire \MULT1|bancoRegister|registers[5][3]~q ;
wire \MULT1|bancoRegister|Mux60~12_combout ;
wire \MULT1|bancoRegister|registers[3][3]~q ;
wire \MULT1|bancoRegister|registers[7][3]~feeder_combout ;
wire \MULT1|bancoRegister|registers[7][3]~q ;
wire \MULT1|bancoRegister|Mux60~13_combout ;
wire \MULT1|bancoRegister|Mux60~16_combout ;
wire \MULT1|bancoRegister|Mux60~19_combout ;
wire \MULT1|bancoRegister|registers[23][3]~q ;
wire \MULT1|bancoRegister|registers[22][3]~q ;
wire \MULT1|bancoRegister|Mux60~7_combout ;
wire \MULT1|bancoRegister|registers[31][3]~q ;
wire \MULT1|bancoRegister|registers[30][3]~q ;
wire \MULT1|bancoRegister|Mux60~8_combout ;
wire \MULT1|bancoRegister|registers[21][3]~feeder_combout ;
wire \MULT1|bancoRegister|registers[21][3]~q ;
wire \MULT1|bancoRegister|registers[20][3]~q ;
wire \MULT1|bancoRegister|Mux60~2_combout ;
wire \MULT1|bancoRegister|registers[28][3]~q ;
wire \MULT1|bancoRegister|registers[29][3]~feeder_combout ;
wire \MULT1|bancoRegister|registers[29][3]~q ;
wire \MULT1|bancoRegister|Mux60~3_combout ;
wire \MULT1|bancoRegister|registers[16][3]~q ;
wire \MULT1|bancoRegister|registers[24][3]~q ;
wire \MULT1|bancoRegister|Mux60~4_combout ;
wire \MULT1|bancoRegister|registers[25][3]~feeder_combout ;
wire \MULT1|bancoRegister|registers[25][3]~q ;
wire \MULT1|bancoRegister|registers[17][3]~feeder_combout ;
wire \MULT1|bancoRegister|registers[17][3]~q ;
wire \MULT1|bancoRegister|Mux60~5_combout ;
wire \MULT1|bancoRegister|Mux60~6_combout ;
wire \MULT1|bancoRegister|registers[18][3]~q ;
wire \MULT1|bancoRegister|registers[26][3]~q ;
wire \MULT1|bancoRegister|Mux60~0_combout ;
wire \MULT1|bancoRegister|registers[19][3]~q ;
wire \MULT1|bancoRegister|registers[27][3]~q ;
wire \MULT1|bancoRegister|Mux60~1_combout ;
wire \MULT1|bancoRegister|Mux60~9_combout ;
wire \MULT1|bancoRegister|Mux60~20_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \MULT1|wDadoEscritaReg[2]~4_combout ;
wire \MULT1|wDadoEscritaReg[2]~5_combout ;
wire \MULT1|bancoRegister|registers[11][2]~q ;
wire \MULT1|bancoRegister|Mux61~17_combout ;
wire \MULT1|bancoRegister|Mux61~18_combout ;
wire \MULT1|bancoRegister|Mux61~10_combout ;
wire \MULT1|bancoRegister|Mux61~11_combout ;
wire \MULT1|bancoRegister|Mux61~14_combout ;
wire \MULT1|bancoRegister|Mux61~15_combout ;
wire \MULT1|bancoRegister|Mux61~12_combout ;
wire \MULT1|bancoRegister|Mux61~13_combout ;
wire \MULT1|bancoRegister|Mux61~16_combout ;
wire \MULT1|bancoRegister|Mux61~19_combout ;
wire \MULT1|bancoRegister|Mux61~2_combout ;
wire \MULT1|bancoRegister|Mux61~3_combout ;
wire \MULT1|bancoRegister|Mux61~4_combout ;
wire \MULT1|bancoRegister|Mux61~5_combout ;
wire \MULT1|bancoRegister|Mux61~6_combout ;
wire \MULT1|bancoRegister|Mux61~0_combout ;
wire \MULT1|bancoRegister|Mux61~1_combout ;
wire \MULT1|bancoRegister|Mux61~7_combout ;
wire \MULT1|bancoRegister|Mux61~8_combout ;
wire \MULT1|bancoRegister|Mux61~9_combout ;
wire \MULT1|bancoRegister|Mux61~20_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \MULT1|bancoRegister|Decoder0~25_combout ;
wire \MULT1|bancoRegister|registers[8][22]~q ;
wire \MULT1|bancoRegister|registers[10][22]~q ;
wire \MULT1|bancoRegister|Mux9~10_combout ;
wire \MULT1|bancoRegister|registers[9][22]~q ;
wire \MULT1|bancoRegister|registers[11][22]~q ;
wire \MULT1|bancoRegister|Mux9~11_combout ;
wire \MULT1|bancoRegister|registers[15][22]~q ;
wire \MULT1|bancoRegister|registers[14][22]~feeder_combout ;
wire \MULT1|bancoRegister|registers[14][22]~q ;
wire \MULT1|bancoRegister|registers[12][22]~feeder_combout ;
wire \MULT1|bancoRegister|registers[12][22]~q ;
wire \MULT1|bancoRegister|registers[13][22]~q ;
wire \MULT1|bancoRegister|Mux9~17_combout ;
wire \MULT1|bancoRegister|Mux9~18_combout ;
wire \MULT1|bancoRegister|registers[3][22]~q ;
wire \MULT1|bancoRegister|Mux9~14_combout ;
wire \MULT1|bancoRegister|registers[2][22]~q ;
wire \MULT1|bancoRegister|Mux9~15_combout ;
wire \MULT1|bancoRegister|registers[6][22]~q ;
wire \MULT1|bancoRegister|registers[7][22]~q ;
wire \MULT1|bancoRegister|registers[4][22]~feeder_combout ;
wire \MULT1|bancoRegister|registers[4][22]~q ;
wire \MULT1|bancoRegister|registers[5][22]~q ;
wire \MULT1|bancoRegister|Mux9~12_combout ;
wire \MULT1|bancoRegister|Mux9~13_combout ;
wire \MULT1|bancoRegister|Mux9~16_combout ;
wire \MULT1|bancoRegister|Mux9~19_combout ;
wire \MULT1|bancoRegister|registers[29][22]~q ;
wire \MULT1|bancoRegister|registers[21][22]~q ;
wire \MULT1|bancoRegister|registers[17][22]~q ;
wire \MULT1|bancoRegister|Mux9~0_combout ;
wire \MULT1|bancoRegister|registers[25][22]~q ;
wire \MULT1|bancoRegister|Mux9~1_combout ;
wire \MULT1|bancoRegister|registers[31][22]~q ;
wire \MULT1|bancoRegister|registers[27][22]~q ;
wire \MULT1|bancoRegister|registers[19][22]~q ;
wire \MULT1|bancoRegister|registers[23][22]~q ;
wire \MULT1|bancoRegister|Mux9~7_combout ;
wire \MULT1|bancoRegister|Mux9~8_combout ;
wire \MULT1|bancoRegister|registers[30][22]~q ;
wire \MULT1|bancoRegister|registers[22][22]~q ;
wire \MULT1|bancoRegister|registers[26][22]~q ;
wire \MULT1|bancoRegister|registers[18][22]~q ;
wire \MULT1|bancoRegister|Mux9~2_combout ;
wire \MULT1|bancoRegister|Mux9~3_combout ;
wire \MULT1|bancoRegister|registers[28][22]~q ;
wire \MULT1|bancoRegister|registers[20][22]~q ;
wire \MULT1|bancoRegister|registers[24][22]~q ;
wire \MULT1|bancoRegister|registers[16][22]~q ;
wire \MULT1|bancoRegister|Mux9~4_combout ;
wire \MULT1|bancoRegister|Mux9~5_combout ;
wire \MULT1|bancoRegister|Mux9~6_combout ;
wire \MULT1|bancoRegister|Mux9~9_combout ;
wire \MULT1|bancoRegister|Mux9~20_combout ;
wire \MULT1|wEntrada1ULA[22]~54_combout ;
wire \MULT1|wEntrada1ULA[22]~55_combout ;
wire \MULT1|ula|Add0~44_combout ;
wire \MULT1|ula|Selector9~3_combout ;
wire \MULT1|ula|Add1~44_combout ;
wire \MULT1|ula|Selector9~2_combout ;
wire \MULT1|ula|Selector9~combout ;
wire \MULT1|wPCNext[22]~21_combout ;
wire \MULT1|wDadoEscritaReg[22]~44_combout ;
wire \MULT1|wDadoEscritaReg[22]~45_combout ;
wire \MULT1|bancoRegister|registers[1][22]~q ;
wire \MULT1|bancoRegister|Mux41~10_combout ;
wire \MULT1|bancoRegister|Mux41~11_combout ;
wire \MULT1|bancoRegister|Mux41~17_combout ;
wire \MULT1|bancoRegister|Mux41~18_combout ;
wire \MULT1|bancoRegister|Mux41~14_combout ;
wire \MULT1|bancoRegister|Mux41~15_combout ;
wire \MULT1|bancoRegister|Mux41~12_combout ;
wire \MULT1|bancoRegister|Mux41~13_combout ;
wire \MULT1|bancoRegister|Mux41~16_combout ;
wire \MULT1|bancoRegister|Mux41~19_combout ;
wire \MULT1|bancoRegister|Mux41~2_combout ;
wire \MULT1|bancoRegister|Mux41~3_combout ;
wire \MULT1|bancoRegister|Mux41~4_combout ;
wire \MULT1|bancoRegister|Mux41~5_combout ;
wire \MULT1|bancoRegister|Mux41~6_combout ;
wire \MULT1|bancoRegister|Mux41~7_combout ;
wire \MULT1|bancoRegister|Mux41~8_combout ;
wire \MULT1|bancoRegister|Mux41~0_combout ;
wire \MULT1|bancoRegister|Mux41~1_combout ;
wire \MULT1|bancoRegister|Mux41~9_combout ;
wire \MULT1|bancoRegister|Mux41~20_combout ;
wire \MULT1|bancoRegister|Mux42~0_combout ;
wire \MULT1|bancoRegister|Mux42~1_combout ;
wire \MULT1|bancoRegister|Mux42~7_combout ;
wire \MULT1|bancoRegister|Mux42~8_combout ;
wire \MULT1|bancoRegister|Mux42~2_combout ;
wire \MULT1|bancoRegister|Mux42~3_combout ;
wire \MULT1|bancoRegister|Mux42~4_combout ;
wire \MULT1|bancoRegister|Mux42~5_combout ;
wire \MULT1|bancoRegister|Mux42~6_combout ;
wire \MULT1|bancoRegister|Mux42~9_combout ;
wire \MULT1|bancoRegister|Mux42~17_combout ;
wire \MULT1|bancoRegister|Mux42~18_combout ;
wire \MULT1|bancoRegister|Mux42~14_combout ;
wire \MULT1|bancoRegister|Mux42~15_combout ;
wire \MULT1|bancoRegister|Mux42~12_combout ;
wire \MULT1|bancoRegister|Mux42~13_combout ;
wire \MULT1|bancoRegister|Mux42~16_combout ;
wire \MULT1|bancoRegister|Mux42~10_combout ;
wire \MULT1|bancoRegister|Mux42~11_combout ;
wire \MULT1|bancoRegister|Mux42~19_combout ;
wire \MULT1|bancoRegister|Mux42~20_combout ;
wire \MULT1|bancoRegister|Mux43~12_combout ;
wire \MULT1|bancoRegister|Mux43~13_combout ;
wire \MULT1|bancoRegister|Mux43~14_combout ;
wire \MULT1|bancoRegister|Mux43~15_combout ;
wire \MULT1|bancoRegister|Mux43~16_combout ;
wire \MULT1|bancoRegister|Mux43~10_combout ;
wire \MULT1|bancoRegister|Mux43~11_combout ;
wire \MULT1|bancoRegister|Mux43~17_combout ;
wire \MULT1|bancoRegister|Mux43~18_combout ;
wire \MULT1|bancoRegister|Mux43~19_combout ;
wire \MULT1|bancoRegister|Mux43~0_combout ;
wire \MULT1|bancoRegister|Mux43~1_combout ;
wire \MULT1|bancoRegister|Mux43~2_combout ;
wire \MULT1|bancoRegister|Mux43~3_combout ;
wire \MULT1|bancoRegister|Mux43~4_combout ;
wire \MULT1|bancoRegister|Mux43~5_combout ;
wire \MULT1|bancoRegister|Mux43~6_combout ;
wire \MULT1|bancoRegister|Mux43~7_combout ;
wire \MULT1|bancoRegister|Mux43~8_combout ;
wire \MULT1|bancoRegister|Mux43~9_combout ;
wire \MULT1|bancoRegister|Mux43~20_combout ;
wire \MULT1|bancoRegister|Mux44~14_combout ;
wire \MULT1|bancoRegister|Mux44~15_combout ;
wire \MULT1|bancoRegister|Mux44~12_combout ;
wire \MULT1|bancoRegister|Mux44~13_combout ;
wire \MULT1|bancoRegister|Mux44~16_combout ;
wire \MULT1|bancoRegister|Mux44~10_combout ;
wire \MULT1|bancoRegister|Mux44~11_combout ;
wire \MULT1|bancoRegister|Mux44~17_combout ;
wire \MULT1|bancoRegister|Mux44~18_combout ;
wire \MULT1|bancoRegister|Mux44~19_combout ;
wire \MULT1|bancoRegister|Mux44~7_combout ;
wire \MULT1|bancoRegister|Mux44~8_combout ;
wire \MULT1|bancoRegister|Mux44~4_combout ;
wire \MULT1|bancoRegister|Mux44~5_combout ;
wire \MULT1|bancoRegister|Mux44~2_combout ;
wire \MULT1|bancoRegister|Mux44~3_combout ;
wire \MULT1|bancoRegister|Mux44~6_combout ;
wire \MULT1|bancoRegister|Mux44~0_combout ;
wire \MULT1|bancoRegister|Mux44~1_combout ;
wire \MULT1|bancoRegister|Mux44~9_combout ;
wire \MULT1|bancoRegister|Mux44~20_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ;
wire \MULT1|bancoRegister|Mux62~2_combout ;
wire \MULT1|bancoRegister|Mux62~3_combout ;
wire \MULT1|bancoRegister|Mux62~4_combout ;
wire \MULT1|bancoRegister|Mux62~5_combout ;
wire \MULT1|bancoRegister|Mux62~6_combout ;
wire \MULT1|bancoRegister|Mux62~7_combout ;
wire \MULT1|bancoRegister|Mux62~8_combout ;
wire \MULT1|bancoRegister|Mux62~0_combout ;
wire \MULT1|bancoRegister|Mux62~1_combout ;
wire \MULT1|bancoRegister|Mux62~9_combout ;
wire \MULT1|bancoRegister|Mux62~12_combout ;
wire \MULT1|bancoRegister|Mux62~13_combout ;
wire \MULT1|bancoRegister|Mux62~14_combout ;
wire \MULT1|bancoRegister|Mux62~15_combout ;
wire \MULT1|bancoRegister|Mux62~16_combout ;
wire \MULT1|bancoRegister|Mux62~17_combout ;
wire \MULT1|bancoRegister|Mux62~18_combout ;
wire \MULT1|bancoRegister|Mux62~10_combout ;
wire \MULT1|bancoRegister|Mux62~11_combout ;
wire \MULT1|bancoRegister|Mux62~19_combout ;
wire \MULT1|bancoRegister|Mux62~20_combout ;
wire \MULT1|imGerador|Selector8~2_combout ;
wire \MULT1|imGerador|Selector8~3_combout ;
wire \MULT1|wEntrada2ULA[11]~64_combout ;
wire \MULT1|wEntrada2ULA[11]~65_combout ;
wire \MULT1|wEntrada2ULA[11]~63_combout ;
wire \MULT1|wEntrada2ULA[11]~66_combout ;
wire \MULT1|ula|Add1~22_combout ;
wire \MULT1|ula|Add0~22_combout ;
wire \MULT1|ula|Selector20~3_combout ;
wire \MULT1|ula|Selector20~2_combout ;
wire \MULT1|ula|Selector20~combout ;
wire \MULT1|wEndereco[11]~9_combout ;
wire \MULT1|bancoRegister|Mux21~0_combout ;
wire \MULT1|bancoRegister|Mux21~1_combout ;
wire \MULT1|bancoRegister|Mux21~7_combout ;
wire \MULT1|bancoRegister|Mux21~8_combout ;
wire \MULT1|bancoRegister|Mux21~4_combout ;
wire \MULT1|bancoRegister|Mux21~5_combout ;
wire \MULT1|bancoRegister|Mux21~2_combout ;
wire \MULT1|bancoRegister|Mux21~3_combout ;
wire \MULT1|bancoRegister|Mux21~6_combout ;
wire \MULT1|bancoRegister|Mux21~9_combout ;
wire \MULT1|bancoRegister|Mux21~10_combout ;
wire \MULT1|bancoRegister|Mux21~11_combout ;
wire \MULT1|bancoRegister|Mux21~12_combout ;
wire \MULT1|bancoRegister|Mux21~13_combout ;
wire \MULT1|bancoRegister|Mux21~14_combout ;
wire \MULT1|bancoRegister|Mux21~15_combout ;
wire \MULT1|bancoRegister|Mux21~16_combout ;
wire \MULT1|bancoRegister|Mux21~17_combout ;
wire \MULT1|bancoRegister|Mux21~18_combout ;
wire \MULT1|bancoRegister|Mux21~19_combout ;
wire \MULT1|bancoRegister|Mux21~20_combout ;
wire \MULT1|wEntrada1ULA[10]~78_combout ;
wire \MULT1|wEntrada1ULA[10]~79_combout ;
wire \MULT1|ula|Add0~20_combout ;
wire \MULT1|ula|Selector21~3_combout ;
wire \MULT1|ula|Add1~20_combout ;
wire \MULT1|ula|Selector21~2_combout ;
wire \MULT1|ula|Selector21~combout ;
wire \MULT1|wEndereco[10]~8_combout ;
wire \MULT1|aluControl|Equal3~2_combout ;
wire \MULT1|aluControl|Mux1~0_combout ;
wire \MULT1|ula|Selector30~3_combout ;
wire \MULT1|ula|Add1~16_combout ;
wire \MULT1|ula|Add0~16_combout ;
wire \MULT1|ula|Selector23~0_combout ;
wire \MULT1|ula|Selector23~1_combout ;
wire \MULT1|ula|Selector23~combout ;
wire \MULT1|wEndereco[8]~6_combout ;
wire \MULT1|aluControl|WideOr0~7_combout ;
wire \MULT1|aluControl|WideOr0~6_combout ;
wire \MULT1|ula|Add0~18_combout ;
wire \MULT1|ula|Selector22~0_combout ;
wire \MULT1|ula|Add1~18_combout ;
wire \MULT1|ula|Selector22~1_combout ;
wire \MULT1|ula|Selector22~combout ;
wire \MULT1|wDadoEscritaReg[9]~18_combout ;
wire \MULT1|wDadoEscritaReg[9]~19_combout ;
wire \MULT1|bancoRegister|registers[27][9]~q ;
wire \MULT1|bancoRegister|Mux54~0_combout ;
wire \MULT1|bancoRegister|Mux54~1_combout ;
wire \MULT1|bancoRegister|Mux54~7_combout ;
wire \MULT1|bancoRegister|Mux54~8_combout ;
wire \MULT1|bancoRegister|Mux54~2_combout ;
wire \MULT1|bancoRegister|Mux54~3_combout ;
wire \MULT1|bancoRegister|Mux54~4_combout ;
wire \MULT1|bancoRegister|Mux54~5_combout ;
wire \MULT1|bancoRegister|Mux54~6_combout ;
wire \MULT1|bancoRegister|Mux54~9_combout ;
wire \MULT1|bancoRegister|Mux54~17_combout ;
wire \MULT1|bancoRegister|Mux54~18_combout ;
wire \MULT1|bancoRegister|Mux54~10_combout ;
wire \MULT1|bancoRegister|Mux54~11_combout ;
wire \MULT1|bancoRegister|Mux54~14_combout ;
wire \MULT1|bancoRegister|Mux54~15_combout ;
wire \MULT1|bancoRegister|Mux54~12_combout ;
wire \MULT1|bancoRegister|Mux54~13_combout ;
wire \MULT1|bancoRegister|Mux54~16_combout ;
wire \MULT1|bancoRegister|Mux54~19_combout ;
wire \MULT1|bancoRegister|Mux54~20_combout ;
wire \MULT1|bancoRegister|Mux3~10_combout ;
wire \MULT1|bancoRegister|Mux3~11_combout ;
wire \MULT1|bancoRegister|Mux3~14_combout ;
wire \MULT1|bancoRegister|Mux3~15_combout ;
wire \MULT1|bancoRegister|Mux3~12_combout ;
wire \MULT1|bancoRegister|Mux3~13_combout ;
wire \MULT1|bancoRegister|Mux3~16_combout ;
wire \MULT1|bancoRegister|Mux3~17_combout ;
wire \MULT1|bancoRegister|Mux3~18_combout ;
wire \MULT1|bancoRegister|Mux3~19_combout ;
wire \MULT1|bancoRegister|Mux3~2_combout ;
wire \MULT1|bancoRegister|Mux3~3_combout ;
wire \MULT1|bancoRegister|Mux3~4_combout ;
wire \MULT1|bancoRegister|Mux3~5_combout ;
wire \MULT1|bancoRegister|Mux3~6_combout ;
wire \MULT1|bancoRegister|Mux3~7_combout ;
wire \MULT1|bancoRegister|Mux3~8_combout ;
wire \MULT1|bancoRegister|Mux3~0_combout ;
wire \MULT1|bancoRegister|Mux3~1_combout ;
wire \MULT1|bancoRegister|Mux3~9_combout ;
wire \MULT1|bancoRegister|Mux3~20_combout ;
wire \MULT1|wEntrada1ULA[28]~42_combout ;
wire \MULT1|wEntrada1ULA[28]~43_combout ;
wire \MULT1|ula|Add0~56_combout ;
wire \MULT1|ula|Selector3~3_combout ;
wire \MULT1|ula|Add1~56_combout ;
wire \MULT1|ula|Selector3~2_combout ;
wire \MULT1|ula|Selector3~combout ;
wire \MULT1|comb~0_combout ;
wire \MULT1|wDadoEscritaReg[27]~54_combout ;
wire \MULT1|wDadoEscritaReg[27]~55_combout ;
wire \MULT1|bancoRegister|registers[27][27]~q ;
wire \MULT1|bancoRegister|Mux36~0_combout ;
wire \MULT1|bancoRegister|Mux36~1_combout ;
wire \MULT1|bancoRegister|Mux36~7_combout ;
wire \MULT1|bancoRegister|Mux36~8_combout ;
wire \MULT1|bancoRegister|Mux36~2_combout ;
wire \MULT1|bancoRegister|Mux36~3_combout ;
wire \MULT1|bancoRegister|Mux36~4_combout ;
wire \MULT1|bancoRegister|Mux36~5_combout ;
wire \MULT1|bancoRegister|Mux36~6_combout ;
wire \MULT1|bancoRegister|Mux36~9_combout ;
wire \MULT1|bancoRegister|Mux36~10_combout ;
wire \MULT1|bancoRegister|Mux36~11_combout ;
wire \MULT1|bancoRegister|Mux36~12_combout ;
wire \MULT1|bancoRegister|Mux36~13_combout ;
wire \MULT1|bancoRegister|Mux36~14_combout ;
wire \MULT1|bancoRegister|Mux36~15_combout ;
wire \MULT1|bancoRegister|Mux36~16_combout ;
wire \MULT1|bancoRegister|Mux36~17_combout ;
wire \MULT1|bancoRegister|Mux36~18_combout ;
wire \MULT1|bancoRegister|Mux36~19_combout ;
wire \MULT1|bancoRegister|Mux36~20_combout ;
wire \MULT1|aluControl|Equal2~0_combout ;
wire \MULT1|aluControl|Equal2~1_combout ;
wire \MULT1|aluControl|Equal2~2_combout ;
wire \MULT1|aluControl|Equal2~3_combout ;
wire \MULT1|aluControl|Mux0~0_combout ;
wire \MULT1|aluControl|Mux0~1_combout ;
wire \MULT1|aluControl|Mux2~0_combout ;
wire \MULT1|ula|Selector30~2_combout ;
wire \MULT1|ula|Add0~14_combout ;
wire \MULT1|ula|Selector24~0_combout ;
wire \MULT1|ula|Add1~14_combout ;
wire \MULT1|ula|Selector24~1_combout ;
wire \MULT1|ula|Selector24~combout ;
wire \MULT1|wEndereco[7]~5_combout ;
wire \MULT1|bancoRegister|Mux45~7_combout ;
wire \MULT1|bancoRegister|Mux45~8_combout ;
wire \MULT1|bancoRegister|Mux45~4_combout ;
wire \MULT1|bancoRegister|Mux45~5_combout ;
wire \MULT1|bancoRegister|Mux45~2_combout ;
wire \MULT1|bancoRegister|Mux45~3_combout ;
wire \MULT1|bancoRegister|Mux45~6_combout ;
wire \MULT1|bancoRegister|Mux45~0_combout ;
wire \MULT1|bancoRegister|Mux45~1_combout ;
wire \MULT1|bancoRegister|Mux45~9_combout ;
wire \MULT1|bancoRegister|Mux45~12_combout ;
wire \MULT1|bancoRegister|Mux45~13_combout ;
wire \MULT1|bancoRegister|Mux45~14_combout ;
wire \MULT1|bancoRegister|Mux45~15_combout ;
wire \MULT1|bancoRegister|Mux45~16_combout ;
wire \MULT1|bancoRegister|Mux45~10_combout ;
wire \MULT1|bancoRegister|Mux45~11_combout ;
wire \MULT1|bancoRegister|Mux45~17_combout ;
wire \MULT1|bancoRegister|Mux45~18_combout ;
wire \MULT1|bancoRegister|Mux45~19_combout ;
wire \MULT1|bancoRegister|Mux45~20_combout ;
wire \MULT1|bancoRegister|Mux28~17_combout ;
wire \MULT1|bancoRegister|Mux28~18_combout ;
wire \MULT1|bancoRegister|Mux28~14_combout ;
wire \MULT1|bancoRegister|Mux28~15_combout ;
wire \MULT1|bancoRegister|Mux28~12_combout ;
wire \MULT1|bancoRegister|Mux28~13_combout ;
wire \MULT1|bancoRegister|Mux28~16_combout ;
wire \MULT1|bancoRegister|Mux28~10_combout ;
wire \MULT1|bancoRegister|Mux28~11_combout ;
wire \MULT1|bancoRegister|Mux28~19_combout ;
wire \MULT1|bancoRegister|Mux28~0_combout ;
wire \MULT1|bancoRegister|Mux28~1_combout ;
wire \MULT1|bancoRegister|Mux28~4_combout ;
wire \MULT1|bancoRegister|Mux28~5_combout ;
wire \MULT1|bancoRegister|Mux28~2_combout ;
wire \MULT1|bancoRegister|Mux28~3_combout ;
wire \MULT1|bancoRegister|Mux28~6_combout ;
wire \MULT1|bancoRegister|Mux28~7_combout ;
wire \MULT1|bancoRegister|Mux28~8_combout ;
wire \MULT1|bancoRegister|Mux28~9_combout ;
wire \MULT1|bancoRegister|Mux28~20_combout ;
wire \MULT1|always0~14_combout ;
wire \MULT1|always0~10_combout ;
wire \MULT1|always0~11_combout ;
wire \MULT1|always0~6_combout ;
wire \MULT1|always0~8_combout ;
wire \MULT1|always0~7_combout ;
wire \MULT1|always0~5_combout ;
wire \MULT1|always0~9_combout ;
wire \MULT1|always0~12_combout ;
wire \MULT1|always0~3_combout ;
wire \MULT1|always0~1_combout ;
wire \MULT1|always0~0_combout ;
wire \MULT1|always0~2_combout ;
wire \MULT1|always0~4_combout ;
wire \MULT1|always0~13_combout ;
wire \MULT1|always0~15_combout ;
wire \MULT1|always0~16_combout ;
wire \MULT1|bancoRegister|Mux25~10_combout ;
wire \MULT1|bancoRegister|Mux25~11_combout ;
wire \MULT1|bancoRegister|Mux25~12_combout ;
wire \MULT1|bancoRegister|Mux25~13_combout ;
wire \MULT1|bancoRegister|Mux25~14_combout ;
wire \MULT1|bancoRegister|Mux25~15_combout ;
wire \MULT1|bancoRegister|Mux25~16_combout ;
wire \MULT1|bancoRegister|Mux25~17_combout ;
wire \MULT1|bancoRegister|Mux25~18_combout ;
wire \MULT1|bancoRegister|Mux25~19_combout ;
wire \MULT1|bancoRegister|Mux25~7_combout ;
wire \MULT1|bancoRegister|Mux25~8_combout ;
wire \MULT1|bancoRegister|Mux25~4_combout ;
wire \MULT1|bancoRegister|Mux25~5_combout ;
wire \MULT1|bancoRegister|Mux25~2_combout ;
wire \MULT1|bancoRegister|Mux25~3_combout ;
wire \MULT1|bancoRegister|Mux25~6_combout ;
wire \MULT1|bancoRegister|Mux25~0_combout ;
wire \MULT1|bancoRegister|Mux25~1_combout ;
wire \MULT1|bancoRegister|Mux25~9_combout ;
wire \MULT1|bancoRegister|Mux25~20_combout ;
wire \MULT1|always0~17_combout ;
wire \MULT1|always0~18_combout ;
wire \MULT1|always0~20_combout ;
wire \MULT1|always0~19_combout ;
wire \MULT1|always0~21_combout ;
wire \MULT1|always0~32_combout ;
wire \MULT1|always0~24_combout ;
wire \MULT1|always0~25_combout ;
wire \MULT1|always0~26_combout ;
wire \MULT1|always0~27_combout ;
wire \MULT1|always0~28_combout ;
wire \MULT1|always0~29_combout ;
wire \MULT1|always0~23_combout ;
wire \MULT1|always0~30_combout ;
wire \MULT1|always0~31_combout ;
wire \MULT1|always0~33_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_JALR1~q ;
wire \MULT1|always0~22_combout ;
wire \MULT1|always0~34_combout ;
wire \MULT1|wEntrada1ULA[6]~86_combout ;
wire \MULT1|wEntrada1ULA[6]~87_combout ;
wire \MULT1|ula|Add1~12_combout ;
wire \MULT1|ula|Add0~12_combout ;
wire \MULT1|ula|Selector25~0_combout ;
wire \MULT1|ula|Selector25~1_combout ;
wire \MULT1|ula|Selector25~combout ;
wire \MULT1|wEndereco[6]~4_combout ;
wire \MULT1|controle_multiciclo|nx_state.ST_LWSW~0_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_LWSW~q ;
wire \MULT1|controle_multiciclo|nx_state.ST_SW~0_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_SW~q ;
wire \MULT1|controle_multiciclo|pr_state.ST_SW1~q ;
wire \MULT1|wEndereco[5]~3_combout ;
wire \MULT1|imGerador|WideOr0~3_combout ;
wire \MULT1|controle_multiciclo|Equal1~1_combout ;
wire \MULT1|controle_multiciclo|nx_state.ST_LW~0_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_LW~q ;
wire \MULT1|controle_multiciclo|WideOr0~1_combout ;
wire \MULT1|wEndereco[4]~2_combout ;
wire \MULT1|Equal0~7_combout ;
wire \MULT1|controle_multiciclo|nx_state.ST_JAL~0_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_JAL~q ;
wire \MULT1|controle_multiciclo|WideOr8~combout ;
wire \MULT1|wPCNext[3]~2_combout ;
wire \MULT1|wEndereco[3]~1_combout ;
wire \MULT1|controle_multiciclo|nx_state.ST_ADDI~0_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_ADDI~q ;
wire \MULT1|wEntrada1ULA[0]~32_combout ;
wire \MULT1|Equal5~0_combout ;
wire \MULT1|wEntrada2ULA[2]~84_combout ;
wire \MULT1|wEntrada2ULA[2]~82_combout ;
wire \MULT1|wEntrada2ULA[2]~83_combout ;
wire \MULT1|wEntrada2ULA[2]~85_combout ;
wire \MULT1|ula|Add0~4_combout ;
wire \MULT1|ula|Selector29~0_combout ;
wire \MULT1|ula|Add1~4_combout ;
wire \MULT1|ula|Selector29~1_combout ;
wire \MULT1|ula|Selector29~combout ;
wire \MULT1|wPCNext[2]~1_combout ;
wire \MULT1|wEndereco[2]~0_combout ;
wire \MULT1|Equal0~4_combout ;
wire \MULT1|controle_multiciclo|nx_state.ST_JALR~0_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_JALR~q ;
wire \MULT1|wDadoEscritaReg[0]~0_combout ;
wire \MULT1|wDadoEscritaReg[0]~1_combout ;
wire \MULT1|bancoRegister|registers[27][0]~q ;
wire \MULT1|bancoRegister|Mux63~0_combout ;
wire \MULT1|bancoRegister|Mux63~1_combout ;
wire \MULT1|bancoRegister|Mux63~4_combout ;
wire \MULT1|bancoRegister|Mux63~5_combout ;
wire \MULT1|bancoRegister|Mux63~2_combout ;
wire \MULT1|bancoRegister|Mux63~3_combout ;
wire \MULT1|bancoRegister|Mux63~6_combout ;
wire \MULT1|bancoRegister|Mux63~7_combout ;
wire \MULT1|bancoRegister|Mux63~8_combout ;
wire \MULT1|bancoRegister|Mux63~9_combout ;
wire \MULT1|bancoRegister|Mux63~10_combout ;
wire \MULT1|bancoRegister|Mux63~11_combout ;
wire \MULT1|bancoRegister|Mux63~17_combout ;
wire \MULT1|bancoRegister|Mux63~18_combout ;
wire \MULT1|bancoRegister|Mux63~14_combout ;
wire \MULT1|bancoRegister|Mux63~15_combout ;
wire \MULT1|bancoRegister|Mux63~12_combout ;
wire \MULT1|bancoRegister|Mux63~13_combout ;
wire \MULT1|bancoRegister|Mux63~16_combout ;
wire \MULT1|bancoRegister|Mux63~19_combout ;
wire \MULT1|bancoRegister|Mux63~20_combout ;
wire \MULT1|controle_multiciclo|Selector0~2_combout ;
wire \MULT1|controle_multiciclo|WideOr4~0_combout ;
wire \MULT1|controle_multiciclo|Selector0~0_combout ;
wire \MULT1|controle_multiciclo|WideOr3~0_combout ;
wire \MULT1|controle_multiciclo|Selector0~1_combout ;
wire \MULT1|controle_multiciclo|Selector0~3_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_FETCH~q ;
wire \MULT1|controle_multiciclo|pr_state.ST_FETCH1~0_combout ;
wire \MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ;
wire \MULT1|InstReg[31]~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ;
wire \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \MULT1|controle_multiciclo|Equal1~0_combout ;
wire \MULT1|wEntrada2ULA[0]~27_combout ;
wire \MULT1|wEntrada2ULA[0]~26_combout ;
wire \MULT1|wEntrada2ULA[0]~28_combout ;
wire \MULT1|wEntrada2ULA[0]~29_combout ;
wire \MULT1|ula|Add0~0_combout ;
wire \MULT1|ula|LessThan0~1_cout ;
wire \MULT1|ula|LessThan0~3_cout ;
wire \MULT1|ula|LessThan0~5_cout ;
wire \MULT1|ula|LessThan0~7_cout ;
wire \MULT1|ula|LessThan0~9_cout ;
wire \MULT1|ula|LessThan0~11_cout ;
wire \MULT1|ula|LessThan0~13_cout ;
wire \MULT1|ula|LessThan0~15_cout ;
wire \MULT1|ula|LessThan0~17_cout ;
wire \MULT1|ula|LessThan0~19_cout ;
wire \MULT1|ula|LessThan0~21_cout ;
wire \MULT1|ula|LessThan0~23_cout ;
wire \MULT1|ula|LessThan0~25_cout ;
wire \MULT1|ula|LessThan0~27_cout ;
wire \MULT1|ula|LessThan0~29_cout ;
wire \MULT1|ula|LessThan0~31_cout ;
wire \MULT1|ula|LessThan0~33_cout ;
wire \MULT1|ula|LessThan0~35_cout ;
wire \MULT1|ula|LessThan0~37_cout ;
wire \MULT1|ula|LessThan0~39_cout ;
wire \MULT1|ula|LessThan0~41_cout ;
wire \MULT1|ula|LessThan0~43_cout ;
wire \MULT1|ula|LessThan0~45_cout ;
wire \MULT1|ula|LessThan0~47_cout ;
wire \MULT1|ula|LessThan0~49_cout ;
wire \MULT1|ula|LessThan0~51_cout ;
wire \MULT1|ula|LessThan0~53_cout ;
wire \MULT1|ula|LessThan0~55_cout ;
wire \MULT1|ula|LessThan0~57_cout ;
wire \MULT1|ula|LessThan0~59_cout ;
wire \MULT1|ula|LessThan0~61_cout ;
wire \MULT1|ula|LessThan0~62_combout ;
wire \MULT1|ula|Add1~0_combout ;
wire \MULT1|ula|Selector31~0_combout ;
wire \MULT1|ula|Selector31~1_combout ;
wire \MULT1|ula|Selector31~2_combout ;
wire \MULT1|Equal0~8_combout ;
wire \MULT1|PC~0_combout ;
wire \Regin[1]~input_o ;
wire \Regin[0]~input_o ;
wire \MULT1|bancoRegister|Mux95~17_combout ;
wire \MULT1|bancoRegister|Mux95~18_combout ;
wire \Regin[3]~input_o ;
wire \MULT1|bancoRegister|Mux95~10_combout ;
wire \MULT1|bancoRegister|Mux95~11_combout ;
wire \Regin[2]~input_o ;
wire \MULT1|bancoRegister|Mux95~14_combout ;
wire \MULT1|bancoRegister|Mux95~15_combout ;
wire \MULT1|bancoRegister|Mux95~12_combout ;
wire \MULT1|bancoRegister|Mux95~13_combout ;
wire \MULT1|bancoRegister|Mux95~16_combout ;
wire \MULT1|bancoRegister|Mux95~19_combout ;
wire \MULT1|bancoRegister|Mux95~7_combout ;
wire \MULT1|bancoRegister|Mux95~8_combout ;
wire \MULT1|bancoRegister|Mux95~2_combout ;
wire \MULT1|bancoRegister|Mux95~3_combout ;
wire \MULT1|bancoRegister|Mux95~4_combout ;
wire \MULT1|bancoRegister|Mux95~5_combout ;
wire \MULT1|bancoRegister|Mux95~6_combout ;
wire \MULT1|bancoRegister|Mux95~0_combout ;
wire \MULT1|bancoRegister|Mux95~1_combout ;
wire \MULT1|bancoRegister|Mux95~9_combout ;
wire \Regin[4]~input_o ;
wire \MULT1|bancoRegister|Mux95~20_combout ;
wire \MULT1|bancoRegister|Mux94~4_combout ;
wire \MULT1|bancoRegister|Mux94~5_combout ;
wire \MULT1|bancoRegister|Mux94~2_combout ;
wire \MULT1|bancoRegister|Mux94~3_combout ;
wire \MULT1|bancoRegister|Mux94~6_combout ;
wire \MULT1|bancoRegister|Mux94~0_combout ;
wire \MULT1|bancoRegister|Mux94~1_combout ;
wire \MULT1|bancoRegister|Mux94~7_combout ;
wire \MULT1|bancoRegister|Mux94~8_combout ;
wire \MULT1|bancoRegister|Mux94~9_combout ;
wire \MULT1|bancoRegister|Mux94~10_combout ;
wire \MULT1|bancoRegister|Mux94~11_combout ;
wire \MULT1|bancoRegister|Mux94~17_combout ;
wire \MULT1|bancoRegister|Mux94~18_combout ;
wire \MULT1|bancoRegister|Mux94~12_combout ;
wire \MULT1|bancoRegister|Mux94~13_combout ;
wire \MULT1|bancoRegister|Mux94~14_combout ;
wire \MULT1|bancoRegister|Mux94~15_combout ;
wire \MULT1|bancoRegister|Mux94~16_combout ;
wire \MULT1|bancoRegister|Mux94~19_combout ;
wire \MULT1|bancoRegister|Mux94~20_combout ;
wire \MULT1|bancoRegister|Mux93~4_combout ;
wire \MULT1|bancoRegister|Mux93~5_combout ;
wire \MULT1|bancoRegister|Mux93~2_combout ;
wire \MULT1|bancoRegister|Mux93~3_combout ;
wire \MULT1|bancoRegister|Mux93~6_combout ;
wire \MULT1|bancoRegister|Mux93~7_combout ;
wire \MULT1|bancoRegister|Mux93~8_combout ;
wire \MULT1|bancoRegister|Mux93~0_combout ;
wire \MULT1|bancoRegister|Mux93~1_combout ;
wire \MULT1|bancoRegister|Mux93~9_combout ;
wire \MULT1|bancoRegister|Mux93~17_combout ;
wire \MULT1|bancoRegister|Mux93~18_combout ;
wire \MULT1|bancoRegister|Mux93~10_combout ;
wire \MULT1|bancoRegister|Mux93~11_combout ;
wire \MULT1|bancoRegister|Mux93~14_combout ;
wire \MULT1|bancoRegister|Mux93~15_combout ;
wire \MULT1|bancoRegister|Mux93~12_combout ;
wire \MULT1|bancoRegister|Mux93~13_combout ;
wire \MULT1|bancoRegister|Mux93~16_combout ;
wire \MULT1|bancoRegister|Mux93~19_combout ;
wire \MULT1|bancoRegister|Mux93~20_combout ;
wire \MULT1|bancoRegister|Mux92~12_combout ;
wire \MULT1|bancoRegister|Mux92~13_combout ;
wire \MULT1|bancoRegister|Mux92~14_combout ;
wire \MULT1|bancoRegister|Mux92~15_combout ;
wire \MULT1|bancoRegister|Mux92~16_combout ;
wire \MULT1|bancoRegister|Mux92~17_combout ;
wire \MULT1|bancoRegister|Mux92~18_combout ;
wire \MULT1|bancoRegister|Mux92~10_combout ;
wire \MULT1|bancoRegister|Mux92~11_combout ;
wire \MULT1|bancoRegister|Mux92~19_combout ;
wire \MULT1|bancoRegister|Mux92~7_combout ;
wire \MULT1|bancoRegister|Mux92~8_combout ;
wire \MULT1|bancoRegister|Mux92~4_combout ;
wire \MULT1|bancoRegister|Mux92~5_combout ;
wire \MULT1|bancoRegister|Mux92~2_combout ;
wire \MULT1|bancoRegister|Mux92~3_combout ;
wire \MULT1|bancoRegister|Mux92~6_combout ;
wire \MULT1|bancoRegister|Mux92~0_combout ;
wire \MULT1|bancoRegister|Mux92~1_combout ;
wire \MULT1|bancoRegister|Mux92~9_combout ;
wire \MULT1|bancoRegister|Mux92~20_combout ;
wire \MULT1|bancoRegister|Mux91~10_combout ;
wire \MULT1|bancoRegister|Mux91~11_combout ;
wire \MULT1|bancoRegister|Mux91~12_combout ;
wire \MULT1|bancoRegister|Mux91~13_combout ;
wire \MULT1|bancoRegister|Mux91~14_combout ;
wire \MULT1|bancoRegister|Mux91~15_combout ;
wire \MULT1|bancoRegister|Mux91~16_combout ;
wire \MULT1|bancoRegister|Mux91~17_combout ;
wire \MULT1|bancoRegister|Mux91~18_combout ;
wire \MULT1|bancoRegister|Mux91~19_combout ;
wire \MULT1|bancoRegister|Mux91~4_combout ;
wire \MULT1|bancoRegister|Mux91~5_combout ;
wire \MULT1|bancoRegister|Mux91~2_combout ;
wire \MULT1|bancoRegister|Mux91~3_combout ;
wire \MULT1|bancoRegister|Mux91~6_combout ;
wire \MULT1|bancoRegister|Mux91~0_combout ;
wire \MULT1|bancoRegister|Mux91~1_combout ;
wire \MULT1|bancoRegister|Mux91~7_combout ;
wire \MULT1|bancoRegister|Mux91~8_combout ;
wire \MULT1|bancoRegister|Mux91~9_combout ;
wire \MULT1|bancoRegister|Mux91~20_combout ;
wire \MULT1|bancoRegister|Mux90~17_combout ;
wire \MULT1|bancoRegister|Mux90~18_combout ;
wire \MULT1|bancoRegister|Mux90~12_combout ;
wire \MULT1|bancoRegister|Mux90~13_combout ;
wire \MULT1|bancoRegister|Mux90~14_combout ;
wire \MULT1|bancoRegister|Mux90~15_combout ;
wire \MULT1|bancoRegister|Mux90~16_combout ;
wire \MULT1|bancoRegister|Mux90~10_combout ;
wire \MULT1|bancoRegister|Mux90~11_combout ;
wire \MULT1|bancoRegister|Mux90~19_combout ;
wire \MULT1|bancoRegister|Mux90~2_combout ;
wire \MULT1|bancoRegister|Mux90~3_combout ;
wire \MULT1|bancoRegister|Mux90~4_combout ;
wire \MULT1|bancoRegister|Mux90~5_combout ;
wire \MULT1|bancoRegister|Mux90~6_combout ;
wire \MULT1|bancoRegister|Mux90~7_combout ;
wire \MULT1|bancoRegister|Mux90~8_combout ;
wire \MULT1|bancoRegister|Mux90~0_combout ;
wire \MULT1|bancoRegister|Mux90~1_combout ;
wire \MULT1|bancoRegister|Mux90~9_combout ;
wire \MULT1|bancoRegister|Mux90~20_combout ;
wire \MULT1|bancoRegister|Mux89~10_combout ;
wire \MULT1|bancoRegister|Mux89~11_combout ;
wire \MULT1|bancoRegister|Mux89~12_combout ;
wire \MULT1|bancoRegister|Mux89~13_combout ;
wire \MULT1|bancoRegister|Mux89~14_combout ;
wire \MULT1|bancoRegister|Mux89~15_combout ;
wire \MULT1|bancoRegister|Mux89~16_combout ;
wire \MULT1|bancoRegister|Mux89~17_combout ;
wire \MULT1|bancoRegister|Mux89~18_combout ;
wire \MULT1|bancoRegister|Mux89~19_combout ;
wire \MULT1|bancoRegister|Mux89~7_combout ;
wire \MULT1|bancoRegister|Mux89~8_combout ;
wire \MULT1|bancoRegister|Mux89~2_combout ;
wire \MULT1|bancoRegister|Mux89~3_combout ;
wire \MULT1|bancoRegister|Mux89~4_combout ;
wire \MULT1|bancoRegister|Mux89~5_combout ;
wire \MULT1|bancoRegister|Mux89~6_combout ;
wire \MULT1|bancoRegister|Mux89~0_combout ;
wire \MULT1|bancoRegister|Mux89~1_combout ;
wire \MULT1|bancoRegister|Mux89~9_combout ;
wire \MULT1|bancoRegister|Mux89~20_combout ;
wire \MULT1|bancoRegister|Mux88~7_combout ;
wire \MULT1|bancoRegister|Mux88~8_combout ;
wire \MULT1|bancoRegister|Mux88~2_combout ;
wire \MULT1|bancoRegister|Mux88~3_combout ;
wire \MULT1|bancoRegister|Mux88~4_combout ;
wire \MULT1|bancoRegister|Mux88~5_combout ;
wire \MULT1|bancoRegister|Mux88~6_combout ;
wire \MULT1|bancoRegister|Mux88~0_combout ;
wire \MULT1|bancoRegister|Mux88~1_combout ;
wire \MULT1|bancoRegister|Mux88~9_combout ;
wire \MULT1|bancoRegister|Mux88~17_combout ;
wire \MULT1|bancoRegister|Mux88~18_combout ;
wire \MULT1|bancoRegister|Mux88~14_combout ;
wire \MULT1|bancoRegister|Mux88~15_combout ;
wire \MULT1|bancoRegister|Mux88~12_combout ;
wire \MULT1|bancoRegister|Mux88~13_combout ;
wire \MULT1|bancoRegister|Mux88~16_combout ;
wire \MULT1|bancoRegister|Mux88~10_combout ;
wire \MULT1|bancoRegister|Mux88~11_combout ;
wire \MULT1|bancoRegister|Mux88~19_combout ;
wire \MULT1|bancoRegister|Mux88~20_combout ;
wire \MULT1|bancoRegister|Mux87~0_combout ;
wire \MULT1|bancoRegister|Mux87~1_combout ;
wire \MULT1|bancoRegister|Mux87~4_combout ;
wire \MULT1|bancoRegister|Mux87~5_combout ;
wire \MULT1|bancoRegister|Mux87~2_combout ;
wire \MULT1|bancoRegister|Mux87~3_combout ;
wire \MULT1|bancoRegister|Mux87~6_combout ;
wire \MULT1|bancoRegister|Mux87~7_combout ;
wire \MULT1|bancoRegister|Mux87~8_combout ;
wire \MULT1|bancoRegister|Mux87~9_combout ;
wire \MULT1|bancoRegister|Mux87~17_combout ;
wire \MULT1|bancoRegister|Mux87~18_combout ;
wire \MULT1|bancoRegister|Mux87~10_combout ;
wire \MULT1|bancoRegister|Mux87~11_combout ;
wire \MULT1|bancoRegister|Mux87~14_combout ;
wire \MULT1|bancoRegister|Mux87~15_combout ;
wire \MULT1|bancoRegister|Mux87~12_combout ;
wire \MULT1|bancoRegister|Mux87~13_combout ;
wire \MULT1|bancoRegister|Mux87~16_combout ;
wire \MULT1|bancoRegister|Mux87~19_combout ;
wire \MULT1|bancoRegister|Mux87~20_combout ;
wire \MULT1|bancoRegister|Mux86~0_combout ;
wire \MULT1|bancoRegister|Mux86~1_combout ;
wire \MULT1|bancoRegister|Mux86~2_combout ;
wire \MULT1|bancoRegister|Mux86~3_combout ;
wire \MULT1|bancoRegister|Mux86~4_combout ;
wire \MULT1|bancoRegister|Mux86~5_combout ;
wire \MULT1|bancoRegister|Mux86~6_combout ;
wire \MULT1|bancoRegister|Mux86~7_combout ;
wire \MULT1|bancoRegister|Mux86~8_combout ;
wire \MULT1|bancoRegister|Mux86~9_combout ;
wire \MULT1|bancoRegister|Mux86~12_combout ;
wire \MULT1|bancoRegister|Mux86~13_combout ;
wire \MULT1|bancoRegister|Mux86~14_combout ;
wire \MULT1|bancoRegister|Mux86~15_combout ;
wire \MULT1|bancoRegister|Mux86~16_combout ;
wire \MULT1|bancoRegister|Mux86~17_combout ;
wire \MULT1|bancoRegister|Mux86~18_combout ;
wire \MULT1|bancoRegister|Mux86~10_combout ;
wire \MULT1|bancoRegister|Mux86~11_combout ;
wire \MULT1|bancoRegister|Mux86~19_combout ;
wire \MULT1|bancoRegister|Mux86~20_combout ;
wire \MULT1|bancoRegister|Mux85~17_combout ;
wire \MULT1|bancoRegister|Mux85~18_combout ;
wire \MULT1|bancoRegister|Mux85~10_combout ;
wire \MULT1|bancoRegister|Mux85~11_combout ;
wire \MULT1|bancoRegister|Mux85~12_combout ;
wire \MULT1|bancoRegister|Mux85~13_combout ;
wire \MULT1|bancoRegister|Mux85~14_combout ;
wire \MULT1|bancoRegister|Mux85~15_combout ;
wire \MULT1|bancoRegister|Mux85~16_combout ;
wire \MULT1|bancoRegister|Mux85~19_combout ;
wire \MULT1|bancoRegister|Mux85~7_combout ;
wire \MULT1|bancoRegister|Mux85~8_combout ;
wire \MULT1|bancoRegister|Mux85~4_combout ;
wire \MULT1|bancoRegister|Mux85~5_combout ;
wire \MULT1|bancoRegister|Mux85~2_combout ;
wire \MULT1|bancoRegister|Mux85~3_combout ;
wire \MULT1|bancoRegister|Mux85~6_combout ;
wire \MULT1|bancoRegister|Mux85~0_combout ;
wire \MULT1|bancoRegister|Mux85~1_combout ;
wire \MULT1|bancoRegister|Mux85~9_combout ;
wire \MULT1|bancoRegister|Mux85~20_combout ;
wire \MULT1|bancoRegister|Mux84~17_combout ;
wire \MULT1|bancoRegister|Mux84~18_combout ;
wire \MULT1|bancoRegister|Mux84~10_combout ;
wire \MULT1|bancoRegister|Mux84~11_combout ;
wire \MULT1|bancoRegister|Mux84~12_combout ;
wire \MULT1|bancoRegister|Mux84~13_combout ;
wire \MULT1|bancoRegister|Mux84~14_combout ;
wire \MULT1|bancoRegister|Mux84~15_combout ;
wire \MULT1|bancoRegister|Mux84~16_combout ;
wire \MULT1|bancoRegister|Mux84~19_combout ;
wire \MULT1|bancoRegister|Mux84~4_combout ;
wire \MULT1|bancoRegister|Mux84~5_combout ;
wire \MULT1|bancoRegister|Mux84~2_combout ;
wire \MULT1|bancoRegister|Mux84~3_combout ;
wire \MULT1|bancoRegister|Mux84~6_combout ;
wire \MULT1|bancoRegister|Mux84~7_combout ;
wire \MULT1|bancoRegister|Mux84~8_combout ;
wire \MULT1|bancoRegister|Mux84~0_combout ;
wire \MULT1|bancoRegister|Mux84~1_combout ;
wire \MULT1|bancoRegister|Mux84~9_combout ;
wire \MULT1|bancoRegister|Mux84~20_combout ;
wire \MULT1|bancoRegister|Mux83~0_combout ;
wire \MULT1|bancoRegister|Mux83~1_combout ;
wire \MULT1|bancoRegister|Mux83~7_combout ;
wire \MULT1|bancoRegister|Mux83~8_combout ;
wire \MULT1|bancoRegister|Mux83~4_combout ;
wire \MULT1|bancoRegister|Mux83~5_combout ;
wire \MULT1|bancoRegister|Mux83~2_combout ;
wire \MULT1|bancoRegister|Mux83~3_combout ;
wire \MULT1|bancoRegister|Mux83~6_combout ;
wire \MULT1|bancoRegister|Mux83~9_combout ;
wire \MULT1|bancoRegister|Mux83~17_combout ;
wire \MULT1|bancoRegister|Mux83~18_combout ;
wire \MULT1|bancoRegister|Mux83~10_combout ;
wire \MULT1|bancoRegister|Mux83~11_combout ;
wire \MULT1|bancoRegister|Mux83~12_combout ;
wire \MULT1|bancoRegister|Mux83~13_combout ;
wire \MULT1|bancoRegister|Mux83~14_combout ;
wire \MULT1|bancoRegister|Mux83~15_combout ;
wire \MULT1|bancoRegister|Mux83~16_combout ;
wire \MULT1|bancoRegister|Mux83~19_combout ;
wire \MULT1|bancoRegister|Mux83~20_combout ;
wire \MULT1|bancoRegister|Mux82~10_combout ;
wire \MULT1|bancoRegister|Mux82~11_combout ;
wire \MULT1|bancoRegister|Mux82~17_combout ;
wire \MULT1|bancoRegister|Mux82~18_combout ;
wire \MULT1|bancoRegister|Mux82~12_combout ;
wire \MULT1|bancoRegister|Mux82~13_combout ;
wire \MULT1|bancoRegister|Mux82~14_combout ;
wire \MULT1|bancoRegister|Mux82~15_combout ;
wire \MULT1|bancoRegister|Mux82~16_combout ;
wire \MULT1|bancoRegister|Mux82~19_combout ;
wire \MULT1|bancoRegister|Mux82~0_combout ;
wire \MULT1|bancoRegister|Mux82~1_combout ;
wire \MULT1|bancoRegister|Mux82~2_combout ;
wire \MULT1|bancoRegister|Mux82~3_combout ;
wire \MULT1|bancoRegister|Mux82~4_combout ;
wire \MULT1|bancoRegister|Mux82~5_combout ;
wire \MULT1|bancoRegister|Mux82~6_combout ;
wire \MULT1|bancoRegister|Mux82~7_combout ;
wire \MULT1|bancoRegister|Mux82~8_combout ;
wire \MULT1|bancoRegister|Mux82~9_combout ;
wire \MULT1|bancoRegister|Mux82~20_combout ;
wire \MULT1|bancoRegister|Mux81~7_combout ;
wire \MULT1|bancoRegister|Mux81~8_combout ;
wire \MULT1|bancoRegister|Mux81~0_combout ;
wire \MULT1|bancoRegister|Mux81~1_combout ;
wire \MULT1|bancoRegister|Mux81~4_combout ;
wire \MULT1|bancoRegister|Mux81~5_combout ;
wire \MULT1|bancoRegister|Mux81~2_combout ;
wire \MULT1|bancoRegister|Mux81~3_combout ;
wire \MULT1|bancoRegister|Mux81~6_combout ;
wire \MULT1|bancoRegister|Mux81~9_combout ;
wire \MULT1|bancoRegister|Mux81~17_combout ;
wire \MULT1|bancoRegister|Mux81~18_combout ;
wire \MULT1|bancoRegister|Mux81~10_combout ;
wire \MULT1|bancoRegister|Mux81~11_combout ;
wire \MULT1|bancoRegister|Mux81~12_combout ;
wire \MULT1|bancoRegister|Mux81~13_combout ;
wire \MULT1|bancoRegister|Mux81~14_combout ;
wire \MULT1|bancoRegister|Mux81~15_combout ;
wire \MULT1|bancoRegister|Mux81~16_combout ;
wire \MULT1|bancoRegister|Mux81~19_combout ;
wire \MULT1|bancoRegister|Mux81~20_combout ;
wire \MULT1|bancoRegister|Mux80~17_combout ;
wire \MULT1|bancoRegister|Mux80~18_combout ;
wire \MULT1|bancoRegister|Mux80~12_combout ;
wire \MULT1|bancoRegister|Mux80~13_combout ;
wire \MULT1|bancoRegister|Mux80~14_combout ;
wire \MULT1|bancoRegister|Mux80~15_combout ;
wire \MULT1|bancoRegister|Mux80~16_combout ;
wire \MULT1|bancoRegister|Mux80~10_combout ;
wire \MULT1|bancoRegister|Mux80~11_combout ;
wire \MULT1|bancoRegister|Mux80~19_combout ;
wire \MULT1|bancoRegister|Mux80~7_combout ;
wire \MULT1|bancoRegister|Mux80~8_combout ;
wire \MULT1|bancoRegister|Mux80~4_combout ;
wire \MULT1|bancoRegister|Mux80~5_combout ;
wire \MULT1|bancoRegister|Mux80~2_combout ;
wire \MULT1|bancoRegister|Mux80~3_combout ;
wire \MULT1|bancoRegister|Mux80~6_combout ;
wire \MULT1|bancoRegister|Mux80~0_combout ;
wire \MULT1|bancoRegister|Mux80~1_combout ;
wire \MULT1|bancoRegister|Mux80~9_combout ;
wire \MULT1|bancoRegister|Mux80~20_combout ;
wire \MULT1|bancoRegister|Mux79~12_combout ;
wire \MULT1|bancoRegister|Mux79~13_combout ;
wire \MULT1|bancoRegister|Mux79~14_combout ;
wire \MULT1|bancoRegister|Mux79~15_combout ;
wire \MULT1|bancoRegister|Mux79~16_combout ;
wire \MULT1|bancoRegister|Mux79~10_combout ;
wire \MULT1|bancoRegister|Mux79~11_combout ;
wire \MULT1|bancoRegister|Mux79~17_combout ;
wire \MULT1|bancoRegister|Mux79~18_combout ;
wire \MULT1|bancoRegister|Mux79~19_combout ;
wire \MULT1|bancoRegister|Mux79~7_combout ;
wire \MULT1|bancoRegister|Mux79~8_combout ;
wire \MULT1|bancoRegister|Mux79~2_combout ;
wire \MULT1|bancoRegister|Mux79~3_combout ;
wire \MULT1|bancoRegister|Mux79~4_combout ;
wire \MULT1|bancoRegister|Mux79~5_combout ;
wire \MULT1|bancoRegister|Mux79~6_combout ;
wire \MULT1|bancoRegister|Mux79~0_combout ;
wire \MULT1|bancoRegister|Mux79~1_combout ;
wire \MULT1|bancoRegister|Mux79~9_combout ;
wire \MULT1|bancoRegister|Mux79~20_combout ;
wire \MULT1|bancoRegister|Mux78~17_combout ;
wire \MULT1|bancoRegister|Mux78~18_combout ;
wire \MULT1|bancoRegister|Mux78~10_combout ;
wire \MULT1|bancoRegister|Mux78~11_combout ;
wire \MULT1|bancoRegister|Mux78~14_combout ;
wire \MULT1|bancoRegister|Mux78~15_combout ;
wire \MULT1|bancoRegister|Mux78~12_combout ;
wire \MULT1|bancoRegister|Mux78~13_combout ;
wire \MULT1|bancoRegister|Mux78~16_combout ;
wire \MULT1|bancoRegister|Mux78~19_combout ;
wire \MULT1|bancoRegister|Mux78~0_combout ;
wire \MULT1|bancoRegister|Mux78~1_combout ;
wire \MULT1|bancoRegister|Mux78~2_combout ;
wire \MULT1|bancoRegister|Mux78~3_combout ;
wire \MULT1|bancoRegister|Mux78~4_combout ;
wire \MULT1|bancoRegister|Mux78~5_combout ;
wire \MULT1|bancoRegister|Mux78~6_combout ;
wire \MULT1|bancoRegister|Mux78~7_combout ;
wire \MULT1|bancoRegister|Mux78~8_combout ;
wire \MULT1|bancoRegister|Mux78~9_combout ;
wire \MULT1|bancoRegister|Mux78~20_combout ;
wire \MULT1|bancoRegister|Mux77~14_combout ;
wire \MULT1|bancoRegister|Mux77~15_combout ;
wire \MULT1|bancoRegister|Mux77~12_combout ;
wire \MULT1|bancoRegister|Mux77~13_combout ;
wire \MULT1|bancoRegister|Mux77~16_combout ;
wire \MULT1|bancoRegister|Mux77~10_combout ;
wire \MULT1|bancoRegister|Mux77~11_combout ;
wire \MULT1|bancoRegister|Mux77~17_combout ;
wire \MULT1|bancoRegister|Mux77~18_combout ;
wire \MULT1|bancoRegister|Mux77~19_combout ;
wire \MULT1|bancoRegister|Mux77~4_combout ;
wire \MULT1|bancoRegister|Mux77~5_combout ;
wire \MULT1|bancoRegister|Mux77~2_combout ;
wire \MULT1|bancoRegister|Mux77~3_combout ;
wire \MULT1|bancoRegister|Mux77~6_combout ;
wire \MULT1|bancoRegister|Mux77~0_combout ;
wire \MULT1|bancoRegister|Mux77~1_combout ;
wire \MULT1|bancoRegister|Mux77~7_combout ;
wire \MULT1|bancoRegister|Mux77~8_combout ;
wire \MULT1|bancoRegister|Mux77~9_combout ;
wire \MULT1|bancoRegister|Mux77~20_combout ;
wire \MULT1|bancoRegister|Mux76~14_combout ;
wire \MULT1|bancoRegister|Mux76~15_combout ;
wire \MULT1|bancoRegister|Mux76~12_combout ;
wire \MULT1|bancoRegister|Mux76~13_combout ;
wire \MULT1|bancoRegister|Mux76~16_combout ;
wire \MULT1|bancoRegister|Mux76~17_combout ;
wire \MULT1|bancoRegister|Mux76~18_combout ;
wire \MULT1|bancoRegister|Mux76~10_combout ;
wire \MULT1|bancoRegister|Mux76~11_combout ;
wire \MULT1|bancoRegister|Mux76~19_combout ;
wire \MULT1|bancoRegister|Mux76~0_combout ;
wire \MULT1|bancoRegister|Mux76~1_combout ;
wire \MULT1|bancoRegister|Mux76~4_combout ;
wire \MULT1|bancoRegister|Mux76~5_combout ;
wire \MULT1|bancoRegister|Mux76~2_combout ;
wire \MULT1|bancoRegister|Mux76~3_combout ;
wire \MULT1|bancoRegister|Mux76~6_combout ;
wire \MULT1|bancoRegister|Mux76~7_combout ;
wire \MULT1|bancoRegister|Mux76~8_combout ;
wire \MULT1|bancoRegister|Mux76~9_combout ;
wire \MULT1|bancoRegister|Mux76~20_combout ;
wire \MULT1|bancoRegister|Mux75~10_combout ;
wire \MULT1|bancoRegister|Mux75~11_combout ;
wire \MULT1|bancoRegister|Mux75~17_combout ;
wire \MULT1|bancoRegister|Mux75~18_combout ;
wire \MULT1|bancoRegister|Mux75~12_combout ;
wire \MULT1|bancoRegister|Mux75~13_combout ;
wire \MULT1|bancoRegister|Mux75~14_combout ;
wire \MULT1|bancoRegister|Mux75~15_combout ;
wire \MULT1|bancoRegister|Mux75~16_combout ;
wire \MULT1|bancoRegister|Mux75~19_combout ;
wire \MULT1|bancoRegister|Mux75~7_combout ;
wire \MULT1|bancoRegister|Mux75~8_combout ;
wire \MULT1|bancoRegister|Mux75~0_combout ;
wire \MULT1|bancoRegister|Mux75~1_combout ;
wire \MULT1|bancoRegister|Mux75~4_combout ;
wire \MULT1|bancoRegister|Mux75~5_combout ;
wire \MULT1|bancoRegister|Mux75~2_combout ;
wire \MULT1|bancoRegister|Mux75~3_combout ;
wire \MULT1|bancoRegister|Mux75~6_combout ;
wire \MULT1|bancoRegister|Mux75~9_combout ;
wire \MULT1|bancoRegister|Mux75~20_combout ;
wire \MULT1|bancoRegister|Mux74~7_combout ;
wire \MULT1|bancoRegister|Mux74~8_combout ;
wire \MULT1|bancoRegister|Mux74~4_combout ;
wire \MULT1|bancoRegister|Mux74~5_combout ;
wire \MULT1|bancoRegister|Mux74~2_combout ;
wire \MULT1|bancoRegister|Mux74~3_combout ;
wire \MULT1|bancoRegister|Mux74~6_combout ;
wire \MULT1|bancoRegister|Mux74~0_combout ;
wire \MULT1|bancoRegister|Mux74~1_combout ;
wire \MULT1|bancoRegister|Mux74~9_combout ;
wire \MULT1|bancoRegister|Mux74~14_combout ;
wire \MULT1|bancoRegister|Mux74~15_combout ;
wire \MULT1|bancoRegister|Mux74~12_combout ;
wire \MULT1|bancoRegister|Mux74~13_combout ;
wire \MULT1|bancoRegister|Mux74~16_combout ;
wire \MULT1|bancoRegister|Mux74~10_combout ;
wire \MULT1|bancoRegister|Mux74~11_combout ;
wire \MULT1|bancoRegister|Mux74~17_combout ;
wire \MULT1|bancoRegister|Mux74~18_combout ;
wire \MULT1|bancoRegister|Mux74~19_combout ;
wire \MULT1|bancoRegister|Mux74~20_combout ;
wire \MULT1|bancoRegister|Mux73~12_combout ;
wire \MULT1|bancoRegister|Mux73~13_combout ;
wire \MULT1|bancoRegister|Mux73~14_combout ;
wire \MULT1|bancoRegister|Mux73~15_combout ;
wire \MULT1|bancoRegister|Mux73~16_combout ;
wire \MULT1|bancoRegister|Mux73~10_combout ;
wire \MULT1|bancoRegister|Mux73~11_combout ;
wire \MULT1|bancoRegister|Mux73~17_combout ;
wire \MULT1|bancoRegister|Mux73~18_combout ;
wire \MULT1|bancoRegister|Mux73~19_combout ;
wire \MULT1|bancoRegister|Mux73~0_combout ;
wire \MULT1|bancoRegister|Mux73~1_combout ;
wire \MULT1|bancoRegister|Mux73~2_combout ;
wire \MULT1|bancoRegister|Mux73~3_combout ;
wire \MULT1|bancoRegister|Mux73~4_combout ;
wire \MULT1|bancoRegister|Mux73~5_combout ;
wire \MULT1|bancoRegister|Mux73~6_combout ;
wire \MULT1|bancoRegister|Mux73~7_combout ;
wire \MULT1|bancoRegister|Mux73~8_combout ;
wire \MULT1|bancoRegister|Mux73~9_combout ;
wire \MULT1|bancoRegister|Mux73~20_combout ;
wire \MULT1|bancoRegister|Mux72~17_combout ;
wire \MULT1|bancoRegister|Mux72~18_combout ;
wire \MULT1|bancoRegister|Mux72~14_combout ;
wire \MULT1|bancoRegister|Mux72~15_combout ;
wire \MULT1|bancoRegister|Mux72~12_combout ;
wire \MULT1|bancoRegister|Mux72~13_combout ;
wire \MULT1|bancoRegister|Mux72~16_combout ;
wire \MULT1|bancoRegister|Mux72~10_combout ;
wire \MULT1|bancoRegister|Mux72~11_combout ;
wire \MULT1|bancoRegister|Mux72~19_combout ;
wire \MULT1|bancoRegister|Mux72~7_combout ;
wire \MULT1|bancoRegister|Mux72~8_combout ;
wire \MULT1|bancoRegister|Mux72~0_combout ;
wire \MULT1|bancoRegister|Mux72~1_combout ;
wire \MULT1|bancoRegister|Mux72~2_combout ;
wire \MULT1|bancoRegister|Mux72~3_combout ;
wire \MULT1|bancoRegister|Mux72~4_combout ;
wire \MULT1|bancoRegister|Mux72~5_combout ;
wire \MULT1|bancoRegister|Mux72~6_combout ;
wire \MULT1|bancoRegister|Mux72~9_combout ;
wire \MULT1|bancoRegister|Mux72~20_combout ;
wire \MULT1|bancoRegister|Mux71~12_combout ;
wire \MULT1|bancoRegister|Mux71~13_combout ;
wire \MULT1|bancoRegister|Mux71~14_combout ;
wire \MULT1|bancoRegister|Mux71~15_combout ;
wire \MULT1|bancoRegister|Mux71~16_combout ;
wire \MULT1|bancoRegister|Mux71~17_combout ;
wire \MULT1|bancoRegister|Mux71~18_combout ;
wire \MULT1|bancoRegister|Mux71~10_combout ;
wire \MULT1|bancoRegister|Mux71~11_combout ;
wire \MULT1|bancoRegister|Mux71~19_combout ;
wire \MULT1|bancoRegister|Mux71~4_combout ;
wire \MULT1|bancoRegister|Mux71~5_combout ;
wire \MULT1|bancoRegister|Mux71~2_combout ;
wire \MULT1|bancoRegister|Mux71~3_combout ;
wire \MULT1|bancoRegister|Mux71~6_combout ;
wire \MULT1|bancoRegister|Mux71~0_combout ;
wire \MULT1|bancoRegister|Mux71~1_combout ;
wire \MULT1|bancoRegister|Mux71~7_combout ;
wire \MULT1|bancoRegister|Mux71~8_combout ;
wire \MULT1|bancoRegister|Mux71~9_combout ;
wire \MULT1|bancoRegister|Mux71~20_combout ;
wire \MULT1|bancoRegister|Mux70~10_combout ;
wire \MULT1|bancoRegister|Mux70~11_combout ;
wire \MULT1|bancoRegister|Mux70~17_combout ;
wire \MULT1|bancoRegister|Mux70~18_combout ;
wire \MULT1|bancoRegister|Mux70~14_combout ;
wire \MULT1|bancoRegister|Mux70~15_combout ;
wire \MULT1|bancoRegister|Mux70~12_combout ;
wire \MULT1|bancoRegister|Mux70~13_combout ;
wire \MULT1|bancoRegister|Mux70~16_combout ;
wire \MULT1|bancoRegister|Mux70~19_combout ;
wire \MULT1|bancoRegister|Mux70~0_combout ;
wire \MULT1|bancoRegister|Mux70~1_combout ;
wire \MULT1|bancoRegister|Mux70~7_combout ;
wire \MULT1|bancoRegister|Mux70~8_combout ;
wire \MULT1|bancoRegister|Mux70~2_combout ;
wire \MULT1|bancoRegister|Mux70~3_combout ;
wire \MULT1|bancoRegister|Mux70~4_combout ;
wire \MULT1|bancoRegister|Mux70~5_combout ;
wire \MULT1|bancoRegister|Mux70~6_combout ;
wire \MULT1|bancoRegister|Mux70~9_combout ;
wire \MULT1|bancoRegister|Mux70~20_combout ;
wire \MULT1|bancoRegister|Mux69~0_combout ;
wire \MULT1|bancoRegister|Mux69~1_combout ;
wire \MULT1|bancoRegister|Mux69~7_combout ;
wire \MULT1|bancoRegister|Mux69~8_combout ;
wire \MULT1|bancoRegister|Mux69~2_combout ;
wire \MULT1|bancoRegister|Mux69~3_combout ;
wire \MULT1|bancoRegister|Mux69~4_combout ;
wire \MULT1|bancoRegister|Mux69~5_combout ;
wire \MULT1|bancoRegister|Mux69~6_combout ;
wire \MULT1|bancoRegister|Mux69~9_combout ;
wire \MULT1|bancoRegister|Mux69~17_combout ;
wire \MULT1|bancoRegister|Mux69~18_combout ;
wire \MULT1|bancoRegister|Mux69~10_combout ;
wire \MULT1|bancoRegister|Mux69~11_combout ;
wire \MULT1|bancoRegister|Mux69~12_combout ;
wire \MULT1|bancoRegister|Mux69~13_combout ;
wire \MULT1|bancoRegister|Mux69~14_combout ;
wire \MULT1|bancoRegister|Mux69~15_combout ;
wire \MULT1|bancoRegister|Mux69~16_combout ;
wire \MULT1|bancoRegister|Mux69~19_combout ;
wire \MULT1|bancoRegister|Mux69~20_combout ;
wire \MULT1|bancoRegister|Mux68~0_combout ;
wire \MULT1|bancoRegister|Mux68~1_combout ;
wire \MULT1|bancoRegister|Mux68~7_combout ;
wire \MULT1|bancoRegister|Mux68~8_combout ;
wire \MULT1|bancoRegister|Mux68~4_combout ;
wire \MULT1|bancoRegister|Mux68~5_combout ;
wire \MULT1|bancoRegister|Mux68~2_combout ;
wire \MULT1|bancoRegister|Mux68~3_combout ;
wire \MULT1|bancoRegister|Mux68~6_combout ;
wire \MULT1|bancoRegister|Mux68~9_combout ;
wire \MULT1|bancoRegister|Mux68~10_combout ;
wire \MULT1|bancoRegister|Mux68~11_combout ;
wire \MULT1|bancoRegister|Mux68~17_combout ;
wire \MULT1|bancoRegister|Mux68~18_combout ;
wire \MULT1|bancoRegister|Mux68~12_combout ;
wire \MULT1|bancoRegister|Mux68~13_combout ;
wire \MULT1|bancoRegister|Mux68~14_combout ;
wire \MULT1|bancoRegister|Mux68~15_combout ;
wire \MULT1|bancoRegister|Mux68~16_combout ;
wire \MULT1|bancoRegister|Mux68~19_combout ;
wire \MULT1|bancoRegister|Mux68~20_combout ;
wire \MULT1|bancoRegister|Mux67~14_combout ;
wire \MULT1|bancoRegister|Mux67~15_combout ;
wire \MULT1|bancoRegister|Mux67~12_combout ;
wire \MULT1|bancoRegister|Mux67~13_combout ;
wire \MULT1|bancoRegister|Mux67~16_combout ;
wire \MULT1|bancoRegister|Mux67~17_combout ;
wire \MULT1|bancoRegister|Mux67~18_combout ;
wire \MULT1|bancoRegister|Mux67~10_combout ;
wire \MULT1|bancoRegister|Mux67~11_combout ;
wire \MULT1|bancoRegister|Mux67~19_combout ;
wire \MULT1|bancoRegister|Mux67~7_combout ;
wire \MULT1|bancoRegister|Mux67~8_combout ;
wire \MULT1|bancoRegister|Mux67~4_combout ;
wire \MULT1|bancoRegister|Mux67~5_combout ;
wire \MULT1|bancoRegister|Mux67~2_combout ;
wire \MULT1|bancoRegister|Mux67~3_combout ;
wire \MULT1|bancoRegister|Mux67~6_combout ;
wire \MULT1|bancoRegister|Mux67~0_combout ;
wire \MULT1|bancoRegister|Mux67~1_combout ;
wire \MULT1|bancoRegister|Mux67~9_combout ;
wire \MULT1|bancoRegister|Mux67~20_combout ;
wire \MULT1|bancoRegister|Mux66~0_combout ;
wire \MULT1|bancoRegister|Mux66~1_combout ;
wire \MULT1|bancoRegister|Mux66~7_combout ;
wire \MULT1|bancoRegister|Mux66~8_combout ;
wire \MULT1|bancoRegister|Mux66~2_combout ;
wire \MULT1|bancoRegister|Mux66~3_combout ;
wire \MULT1|bancoRegister|Mux66~4_combout ;
wire \MULT1|bancoRegister|Mux66~5_combout ;
wire \MULT1|bancoRegister|Mux66~6_combout ;
wire \MULT1|bancoRegister|Mux66~9_combout ;
wire \MULT1|bancoRegister|Mux66~12_combout ;
wire \MULT1|bancoRegister|Mux66~13_combout ;
wire \MULT1|bancoRegister|Mux66~14_combout ;
wire \MULT1|bancoRegister|Mux66~15_combout ;
wire \MULT1|bancoRegister|Mux66~16_combout ;
wire \MULT1|bancoRegister|Mux66~10_combout ;
wire \MULT1|bancoRegister|Mux66~11_combout ;
wire \MULT1|bancoRegister|Mux66~17_combout ;
wire \MULT1|bancoRegister|Mux66~18_combout ;
wire \MULT1|bancoRegister|Mux66~19_combout ;
wire \MULT1|bancoRegister|Mux66~20_combout ;
wire \MULT1|bancoRegister|Mux65~12_combout ;
wire \MULT1|bancoRegister|Mux65~13_combout ;
wire \MULT1|bancoRegister|Mux65~14_combout ;
wire \MULT1|bancoRegister|Mux65~15_combout ;
wire \MULT1|bancoRegister|Mux65~16_combout ;
wire \MULT1|bancoRegister|Mux65~17_combout ;
wire \MULT1|bancoRegister|Mux65~18_combout ;
wire \MULT1|bancoRegister|Mux65~10_combout ;
wire \MULT1|bancoRegister|Mux65~11_combout ;
wire \MULT1|bancoRegister|Mux65~19_combout ;
wire \MULT1|bancoRegister|Mux65~2_combout ;
wire \MULT1|bancoRegister|Mux65~3_combout ;
wire \MULT1|bancoRegister|Mux65~4_combout ;
wire \MULT1|bancoRegister|Mux65~5_combout ;
wire \MULT1|bancoRegister|Mux65~6_combout ;
wire \MULT1|bancoRegister|Mux65~0_combout ;
wire \MULT1|bancoRegister|Mux65~1_combout ;
wire \MULT1|bancoRegister|Mux65~7_combout ;
wire \MULT1|bancoRegister|Mux65~8_combout ;
wire \MULT1|bancoRegister|Mux65~9_combout ;
wire \MULT1|bancoRegister|Mux65~20_combout ;
wire \MULT1|bancoRegister|Mux64~0_combout ;
wire \MULT1|bancoRegister|Mux64~1_combout ;
wire \MULT1|bancoRegister|Mux64~7_combout ;
wire \MULT1|bancoRegister|Mux64~8_combout ;
wire \MULT1|bancoRegister|Mux64~4_combout ;
wire \MULT1|bancoRegister|Mux64~5_combout ;
wire \MULT1|bancoRegister|Mux64~2_combout ;
wire \MULT1|bancoRegister|Mux64~3_combout ;
wire \MULT1|bancoRegister|Mux64~6_combout ;
wire \MULT1|bancoRegister|Mux64~9_combout ;
wire \MULT1|bancoRegister|Mux64~17_combout ;
wire \MULT1|bancoRegister|Mux64~18_combout ;
wire \MULT1|bancoRegister|Mux64~12_combout ;
wire \MULT1|bancoRegister|Mux64~13_combout ;
wire \MULT1|bancoRegister|Mux64~14_combout ;
wire \MULT1|bancoRegister|Mux64~15_combout ;
wire \MULT1|bancoRegister|Mux64~16_combout ;
wire \MULT1|bancoRegister|Mux64~10_combout ;
wire \MULT1|bancoRegister|Mux64~11_combout ;
wire \MULT1|bancoRegister|Mux64~19_combout ;
wire \MULT1|bancoRegister|Mux64~20_combout ;
wire \MULT1|controle_multiciclo|WideOr3~combout ;
wire \MULT1|controle_multiciclo|WideOr1~0_combout ;
wire \MULT1|controle_multiciclo|WideOr2~0_combout ;
wire \MULT1|controle_multiciclo|WideOr2~combout ;
wire \MULT1|controle_multiciclo|WideOr1~combout ;
wire \MULT1|controle_multiciclo|WideOr0~combout ;
wire \MULT1|oAdress[0]~0_combout ;
wire \MULT1|oAdress[1]~1_combout ;
wire \MULT1|oAdress[12]~2_combout ;
wire \MULT1|oAdress[13]~3_combout ;
wire \MULT1|oAdress[14]~4_combout ;
wire \MULT1|oAdress[15]~5_combout ;
wire \MULT1|oAdress[16]~6_combout ;
wire \MULT1|oAdress[17]~7_combout ;
wire \MULT1|oAdress[18]~8_combout ;
wire \MULT1|oAdress[19]~9_combout ;
wire \MULT1|oAdress[20]~10_combout ;
wire \MULT1|oAdress[21]~11_combout ;
wire \MULT1|oAdress[22]~12_combout ;
wire \MULT1|oAdress[23]~13_combout ;
wire \MULT1|oAdress[24]~14_combout ;
wire \MULT1|oAdress[25]~15_combout ;
wire \MULT1|oAdress[26]~16_combout ;
wire \MULT1|oAdress[27]~17_combout ;
wire \MULT1|oAdress[28]~18_combout ;
wire \MULT1|oAdress[29]~19_combout ;
wire \MULT1|oAdress[30]~20_combout ;
wire \MULT1|oAdress[31]~21_combout ;
wire \altera_internal_jtag~TDO ;
wire [9:0] \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [31:0] \MULT1|InstReg ;
wire [4:0] \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [31:0] \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [31:0] \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [31:0] \MULT1|MemReg ;
wire [9:0] \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [4:0] \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [31:0] \MULT1|PC ;
wire [31:0] \MULT1|PCBack ;
wire [31:0] \MULT1|SaidaULA ;
wire [31:0] \MULT1|A ;
wire [31:0] \MULT1|B ;
wire [6:0] \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [31:0] \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [6:0] \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [31:0] \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [31:0] \MULT1|wEntrada2ULA ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [5:0] \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [5:0] \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [30:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [8:0] \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [8:0] \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [8:0] \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [8:0] \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [8:0] \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [8:0] \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [8:0] \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [8:0] \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;
wire [8:0] \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [8:0] \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [8:0] \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [8:0] \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [8:0] \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ;
wire [8:0] \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ;
wire [8:0] \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ;
wire [8:0] \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ;

assign \MULT1|InstReg [0] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \MULT1|InstReg [1] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \MULT1|InstReg [2] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \MULT1|InstReg [3] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \MULT1|InstReg [4] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \MULT1|InstReg [5] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \MULT1|InstReg [6] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \MULT1|InstReg [7] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \MULT1|InstReg [8] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];

assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];

assign \MULT1|InstReg [9] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];
assign \MULT1|InstReg [10] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [1];
assign \MULT1|InstReg [11] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [2];
assign \MULT1|InstReg [12] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [3];
assign \MULT1|InstReg [13] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [4];
assign \MULT1|InstReg [14] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [5];
assign \MULT1|InstReg [15] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [6];
assign \MULT1|InstReg [16] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [7];
assign \MULT1|InstReg [17] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [8];

assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [1];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [2];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [3];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [4];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [5];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [6];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [7];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [8];

assign \MULT1|InstReg [18] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];
assign \MULT1|InstReg [19] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [1];
assign \MULT1|InstReg [20] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [2];
assign \MULT1|InstReg [21] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [3];
assign \MULT1|InstReg [22] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [4];
assign \MULT1|InstReg [23] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [5];
assign \MULT1|InstReg [24] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [6];
assign \MULT1|InstReg [25] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [7];
assign \MULT1|InstReg [26] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [8];

assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [1];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [2];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [3];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [4];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [5];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [6];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [7];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [8];

assign \MULT1|InstReg [27] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];
assign \MULT1|InstReg [28] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [1];
assign \MULT1|InstReg [29] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [2];
assign \MULT1|InstReg [30] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [3];
assign \MULT1|InstReg [31] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [4];

assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [1];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [2];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [3];
assign \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [4];

assign \MULT1|MemReg [0] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \MULT1|MemReg [1] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \MULT1|MemReg [2] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \MULT1|MemReg [3] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];
assign \MULT1|MemReg [4] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [4];
assign \MULT1|MemReg [5] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [5];
assign \MULT1|MemReg [6] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [6];
assign \MULT1|MemReg [7] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [7];
assign \MULT1|MemReg [8] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [8];

assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [4];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [5];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [6];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [7];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [8];

assign \MULT1|MemReg [9] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];
assign \MULT1|MemReg [10] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [1];
assign \MULT1|MemReg [11] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [2];
assign \MULT1|MemReg [12] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [3];
assign \MULT1|MemReg [13] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [4];
assign \MULT1|MemReg [14] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [5];
assign \MULT1|MemReg [15] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [6];
assign \MULT1|MemReg [16] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [7];
assign \MULT1|MemReg [17] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [8];

assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [1];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [2];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [3];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [4];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [5];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [6];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [16] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [7];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [17] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [8];

assign \MULT1|MemReg [18] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [0];
assign \MULT1|MemReg [19] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [1];
assign \MULT1|MemReg [20] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [2];
assign \MULT1|MemReg [21] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [3];
assign \MULT1|MemReg [22] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [4];
assign \MULT1|MemReg [23] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [5];
assign \MULT1|MemReg [24] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [6];
assign \MULT1|MemReg [25] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [7];
assign \MULT1|MemReg [26] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus [8];

assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [18] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [0];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [19] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [1];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [20] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [2];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [21] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [3];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [22] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [4];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [23] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [5];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [24] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [6];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [25] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [7];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [26] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus [8];

assign \MULT1|MemReg [27] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [0];
assign \MULT1|MemReg [28] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [1];
assign \MULT1|MemReg [29] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [2];
assign \MULT1|MemReg [30] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [3];
assign \MULT1|MemReg [31] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus [4];

assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [27] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [0];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [28] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [1];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [29] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [2];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [30] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [3];
assign \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [31] = \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus [4];

// Location: FF_X60_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][6]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .lut_mask = 16'hCACA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][6]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .lut_mask = 16'hACAC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \ClockDIV~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ClockDIV),
	.obar());
// synopsys translate_off
defparam \ClockDIV~output .bus_hold = "false";
defparam \ClockDIV~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \PC[0]~output (
	.i(\MULT1|PC [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[0]),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \PC[1]~output (
	.i(\MULT1|PC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[1]),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \PC[2]~output (
	.i(\MULT1|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[2]),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \PC[3]~output (
	.i(\MULT1|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[3]),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \PC[4]~output (
	.i(\MULT1|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[4]),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \PC[5]~output (
	.i(\MULT1|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[5]),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \PC[6]~output (
	.i(\MULT1|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[6]),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \PC[7]~output (
	.i(\MULT1|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[7]),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \PC[8]~output (
	.i(\MULT1|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[8]),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \PC[9]~output (
	.i(\MULT1|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[9]),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \PC[10]~output (
	.i(\MULT1|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[10]),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \PC[11]~output (
	.i(\MULT1|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[11]),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \PC[12]~output (
	.i(\MULT1|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[12]),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \PC[13]~output (
	.i(\MULT1|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[13]),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \PC[14]~output (
	.i(\MULT1|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[14]),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \PC[15]~output (
	.i(\MULT1|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[15]),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \PC[16]~output (
	.i(\MULT1|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[16]),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \PC[17]~output (
	.i(\MULT1|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[17]),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \PC[18]~output (
	.i(\MULT1|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[18]),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \PC[19]~output (
	.i(\MULT1|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[19]),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \PC[20]~output (
	.i(\MULT1|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[20]),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \PC[21]~output (
	.i(\MULT1|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[21]),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \PC[22]~output (
	.i(!\MULT1|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[22]),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \PC[23]~output (
	.i(\MULT1|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[23]),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \PC[24]~output (
	.i(\MULT1|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[24]),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \PC[25]~output (
	.i(\MULT1|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[25]),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \PC[26]~output (
	.i(\MULT1|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[26]),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \PC[27]~output (
	.i(\MULT1|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[27]),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \PC[28]~output (
	.i(\MULT1|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[28]),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \PC[29]~output (
	.i(\MULT1|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[29]),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \PC[30]~output (
	.i(\MULT1|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[30]),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \PC[31]~output (
	.i(\MULT1|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[31]),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \Instr[0]~output (
	.i(\MULT1|InstReg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[0]),
	.obar());
// synopsys translate_off
defparam \Instr[0]~output .bus_hold = "false";
defparam \Instr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \Instr[1]~output (
	.i(\MULT1|InstReg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[1]),
	.obar());
// synopsys translate_off
defparam \Instr[1]~output .bus_hold = "false";
defparam \Instr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \Instr[2]~output (
	.i(\MULT1|InstReg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[2]),
	.obar());
// synopsys translate_off
defparam \Instr[2]~output .bus_hold = "false";
defparam \Instr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \Instr[3]~output (
	.i(\MULT1|InstReg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[3]),
	.obar());
// synopsys translate_off
defparam \Instr[3]~output .bus_hold = "false";
defparam \Instr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \Instr[4]~output (
	.i(\MULT1|InstReg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[4]),
	.obar());
// synopsys translate_off
defparam \Instr[4]~output .bus_hold = "false";
defparam \Instr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \Instr[5]~output (
	.i(\MULT1|InstReg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[5]),
	.obar());
// synopsys translate_off
defparam \Instr[5]~output .bus_hold = "false";
defparam \Instr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Instr[6]~output (
	.i(\MULT1|InstReg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[6]),
	.obar());
// synopsys translate_off
defparam \Instr[6]~output .bus_hold = "false";
defparam \Instr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \Instr[7]~output (
	.i(\MULT1|InstReg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[7]),
	.obar());
// synopsys translate_off
defparam \Instr[7]~output .bus_hold = "false";
defparam \Instr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \Instr[8]~output (
	.i(\MULT1|InstReg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[8]),
	.obar());
// synopsys translate_off
defparam \Instr[8]~output .bus_hold = "false";
defparam \Instr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \Instr[9]~output (
	.i(\MULT1|InstReg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[9]),
	.obar());
// synopsys translate_off
defparam \Instr[9]~output .bus_hold = "false";
defparam \Instr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \Instr[10]~output (
	.i(\MULT1|InstReg [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[10]),
	.obar());
// synopsys translate_off
defparam \Instr[10]~output .bus_hold = "false";
defparam \Instr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \Instr[11]~output (
	.i(\MULT1|InstReg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[11]),
	.obar());
// synopsys translate_off
defparam \Instr[11]~output .bus_hold = "false";
defparam \Instr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \Instr[12]~output (
	.i(\MULT1|InstReg [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[12]),
	.obar());
// synopsys translate_off
defparam \Instr[12]~output .bus_hold = "false";
defparam \Instr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \Instr[13]~output (
	.i(\MULT1|InstReg [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[13]),
	.obar());
// synopsys translate_off
defparam \Instr[13]~output .bus_hold = "false";
defparam \Instr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \Instr[14]~output (
	.i(\MULT1|InstReg [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[14]),
	.obar());
// synopsys translate_off
defparam \Instr[14]~output .bus_hold = "false";
defparam \Instr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \Instr[15]~output (
	.i(\MULT1|InstReg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[15]),
	.obar());
// synopsys translate_off
defparam \Instr[15]~output .bus_hold = "false";
defparam \Instr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \Instr[16]~output (
	.i(\MULT1|InstReg [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[16]),
	.obar());
// synopsys translate_off
defparam \Instr[16]~output .bus_hold = "false";
defparam \Instr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \Instr[17]~output (
	.i(\MULT1|InstReg [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[17]),
	.obar());
// synopsys translate_off
defparam \Instr[17]~output .bus_hold = "false";
defparam \Instr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \Instr[18]~output (
	.i(\MULT1|InstReg [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[18]),
	.obar());
// synopsys translate_off
defparam \Instr[18]~output .bus_hold = "false";
defparam \Instr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \Instr[19]~output (
	.i(\MULT1|InstReg [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[19]),
	.obar());
// synopsys translate_off
defparam \Instr[19]~output .bus_hold = "false";
defparam \Instr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \Instr[20]~output (
	.i(\MULT1|InstReg [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[20]),
	.obar());
// synopsys translate_off
defparam \Instr[20]~output .bus_hold = "false";
defparam \Instr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \Instr[21]~output (
	.i(\MULT1|InstReg [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[21]),
	.obar());
// synopsys translate_off
defparam \Instr[21]~output .bus_hold = "false";
defparam \Instr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \Instr[22]~output (
	.i(\MULT1|InstReg [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[22]),
	.obar());
// synopsys translate_off
defparam \Instr[22]~output .bus_hold = "false";
defparam \Instr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \Instr[23]~output (
	.i(\MULT1|InstReg [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[23]),
	.obar());
// synopsys translate_off
defparam \Instr[23]~output .bus_hold = "false";
defparam \Instr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \Instr[24]~output (
	.i(\MULT1|InstReg [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[24]),
	.obar());
// synopsys translate_off
defparam \Instr[24]~output .bus_hold = "false";
defparam \Instr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \Instr[25]~output (
	.i(\MULT1|InstReg [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[25]),
	.obar());
// synopsys translate_off
defparam \Instr[25]~output .bus_hold = "false";
defparam \Instr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \Instr[26]~output (
	.i(\MULT1|InstReg [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[26]),
	.obar());
// synopsys translate_off
defparam \Instr[26]~output .bus_hold = "false";
defparam \Instr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \Instr[27]~output (
	.i(\MULT1|InstReg [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[27]),
	.obar());
// synopsys translate_off
defparam \Instr[27]~output .bus_hold = "false";
defparam \Instr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \Instr[28]~output (
	.i(\MULT1|InstReg [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[28]),
	.obar());
// synopsys translate_off
defparam \Instr[28]~output .bus_hold = "false";
defparam \Instr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \Instr[29]~output (
	.i(\MULT1|InstReg [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[29]),
	.obar());
// synopsys translate_off
defparam \Instr[29]~output .bus_hold = "false";
defparam \Instr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \Instr[30]~output (
	.i(\MULT1|InstReg [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[30]),
	.obar());
// synopsys translate_off
defparam \Instr[30]~output .bus_hold = "false";
defparam \Instr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \Instr[31]~output (
	.i(\MULT1|InstReg [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Instr[31]),
	.obar());
// synopsys translate_off
defparam \Instr[31]~output .bus_hold = "false";
defparam \Instr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \Regout[0]~output (
	.i(\MULT1|bancoRegister|Mux95~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[0]),
	.obar());
// synopsys translate_off
defparam \Regout[0]~output .bus_hold = "false";
defparam \Regout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \Regout[1]~output (
	.i(\MULT1|bancoRegister|Mux94~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[1]),
	.obar());
// synopsys translate_off
defparam \Regout[1]~output .bus_hold = "false";
defparam \Regout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \Regout[2]~output (
	.i(\MULT1|bancoRegister|Mux93~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[2]),
	.obar());
// synopsys translate_off
defparam \Regout[2]~output .bus_hold = "false";
defparam \Regout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \Regout[3]~output (
	.i(\MULT1|bancoRegister|Mux92~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[3]),
	.obar());
// synopsys translate_off
defparam \Regout[3]~output .bus_hold = "false";
defparam \Regout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \Regout[4]~output (
	.i(\MULT1|bancoRegister|Mux91~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[4]),
	.obar());
// synopsys translate_off
defparam \Regout[4]~output .bus_hold = "false";
defparam \Regout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \Regout[5]~output (
	.i(\MULT1|bancoRegister|Mux90~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[5]),
	.obar());
// synopsys translate_off
defparam \Regout[5]~output .bus_hold = "false";
defparam \Regout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \Regout[6]~output (
	.i(\MULT1|bancoRegister|Mux89~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[6]),
	.obar());
// synopsys translate_off
defparam \Regout[6]~output .bus_hold = "false";
defparam \Regout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \Regout[7]~output (
	.i(\MULT1|bancoRegister|Mux88~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[7]),
	.obar());
// synopsys translate_off
defparam \Regout[7]~output .bus_hold = "false";
defparam \Regout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \Regout[8]~output (
	.i(\MULT1|bancoRegister|Mux87~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[8]),
	.obar());
// synopsys translate_off
defparam \Regout[8]~output .bus_hold = "false";
defparam \Regout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \Regout[9]~output (
	.i(\MULT1|bancoRegister|Mux86~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[9]),
	.obar());
// synopsys translate_off
defparam \Regout[9]~output .bus_hold = "false";
defparam \Regout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \Regout[10]~output (
	.i(\MULT1|bancoRegister|Mux85~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[10]),
	.obar());
// synopsys translate_off
defparam \Regout[10]~output .bus_hold = "false";
defparam \Regout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \Regout[11]~output (
	.i(\MULT1|bancoRegister|Mux84~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[11]),
	.obar());
// synopsys translate_off
defparam \Regout[11]~output .bus_hold = "false";
defparam \Regout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \Regout[12]~output (
	.i(\MULT1|bancoRegister|Mux83~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[12]),
	.obar());
// synopsys translate_off
defparam \Regout[12]~output .bus_hold = "false";
defparam \Regout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \Regout[13]~output (
	.i(\MULT1|bancoRegister|Mux82~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[13]),
	.obar());
// synopsys translate_off
defparam \Regout[13]~output .bus_hold = "false";
defparam \Regout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \Regout[14]~output (
	.i(\MULT1|bancoRegister|Mux81~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[14]),
	.obar());
// synopsys translate_off
defparam \Regout[14]~output .bus_hold = "false";
defparam \Regout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \Regout[15]~output (
	.i(\MULT1|bancoRegister|Mux80~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[15]),
	.obar());
// synopsys translate_off
defparam \Regout[15]~output .bus_hold = "false";
defparam \Regout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \Regout[16]~output (
	.i(\MULT1|bancoRegister|Mux79~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[16]),
	.obar());
// synopsys translate_off
defparam \Regout[16]~output .bus_hold = "false";
defparam \Regout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \Regout[17]~output (
	.i(\MULT1|bancoRegister|Mux78~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[17]),
	.obar());
// synopsys translate_off
defparam \Regout[17]~output .bus_hold = "false";
defparam \Regout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \Regout[18]~output (
	.i(\MULT1|bancoRegister|Mux77~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[18]),
	.obar());
// synopsys translate_off
defparam \Regout[18]~output .bus_hold = "false";
defparam \Regout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \Regout[19]~output (
	.i(\MULT1|bancoRegister|Mux76~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[19]),
	.obar());
// synopsys translate_off
defparam \Regout[19]~output .bus_hold = "false";
defparam \Regout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \Regout[20]~output (
	.i(\MULT1|bancoRegister|Mux75~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[20]),
	.obar());
// synopsys translate_off
defparam \Regout[20]~output .bus_hold = "false";
defparam \Regout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \Regout[21]~output (
	.i(\MULT1|bancoRegister|Mux74~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[21]),
	.obar());
// synopsys translate_off
defparam \Regout[21]~output .bus_hold = "false";
defparam \Regout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \Regout[22]~output (
	.i(\MULT1|bancoRegister|Mux73~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[22]),
	.obar());
// synopsys translate_off
defparam \Regout[22]~output .bus_hold = "false";
defparam \Regout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \Regout[23]~output (
	.i(\MULT1|bancoRegister|Mux72~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[23]),
	.obar());
// synopsys translate_off
defparam \Regout[23]~output .bus_hold = "false";
defparam \Regout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \Regout[24]~output (
	.i(\MULT1|bancoRegister|Mux71~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[24]),
	.obar());
// synopsys translate_off
defparam \Regout[24]~output .bus_hold = "false";
defparam \Regout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \Regout[25]~output (
	.i(\MULT1|bancoRegister|Mux70~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[25]),
	.obar());
// synopsys translate_off
defparam \Regout[25]~output .bus_hold = "false";
defparam \Regout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \Regout[26]~output (
	.i(\MULT1|bancoRegister|Mux69~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[26]),
	.obar());
// synopsys translate_off
defparam \Regout[26]~output .bus_hold = "false";
defparam \Regout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \Regout[27]~output (
	.i(\MULT1|bancoRegister|Mux68~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[27]),
	.obar());
// synopsys translate_off
defparam \Regout[27]~output .bus_hold = "false";
defparam \Regout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \Regout[28]~output (
	.i(\MULT1|bancoRegister|Mux67~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[28]),
	.obar());
// synopsys translate_off
defparam \Regout[28]~output .bus_hold = "false";
defparam \Regout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \Regout[29]~output (
	.i(\MULT1|bancoRegister|Mux66~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[29]),
	.obar());
// synopsys translate_off
defparam \Regout[29]~output .bus_hold = "false";
defparam \Regout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \Regout[30]~output (
	.i(\MULT1|bancoRegister|Mux65~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[30]),
	.obar());
// synopsys translate_off
defparam \Regout[30]~output .bus_hold = "false";
defparam \Regout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \Regout[31]~output (
	.i(\MULT1|bancoRegister|Mux64~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Regout[31]),
	.obar());
// synopsys translate_off
defparam \Regout[31]~output .bus_hold = "false";
defparam \Regout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \Estado[0]~output (
	.i(!\MULT1|controle_multiciclo|WideOr3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[0]),
	.obar());
// synopsys translate_off
defparam \Estado[0]~output .bus_hold = "false";
defparam \Estado[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \Estado[1]~output (
	.i(!\MULT1|controle_multiciclo|WideOr2~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[1]),
	.obar());
// synopsys translate_off
defparam \Estado[1]~output .bus_hold = "false";
defparam \Estado[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \Estado[2]~output (
	.i(!\MULT1|controle_multiciclo|WideOr1~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[2]),
	.obar());
// synopsys translate_off
defparam \Estado[2]~output .bus_hold = "false";
defparam \Estado[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \Estado[3]~output (
	.i(!\MULT1|controle_multiciclo|WideOr0~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Estado[3]),
	.obar());
// synopsys translate_off
defparam \Estado[3]~output .bus_hold = "false";
defparam \Estado[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \oPCBack[0]~output (
	.i(\MULT1|PCBack [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[0]),
	.obar());
// synopsys translate_off
defparam \oPCBack[0]~output .bus_hold = "false";
defparam \oPCBack[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \oPCBack[1]~output (
	.i(\MULT1|PCBack [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[1]),
	.obar());
// synopsys translate_off
defparam \oPCBack[1]~output .bus_hold = "false";
defparam \oPCBack[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \oPCBack[2]~output (
	.i(\MULT1|PCBack [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[2]),
	.obar());
// synopsys translate_off
defparam \oPCBack[2]~output .bus_hold = "false";
defparam \oPCBack[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \oPCBack[3]~output (
	.i(\MULT1|PCBack [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[3]),
	.obar());
// synopsys translate_off
defparam \oPCBack[3]~output .bus_hold = "false";
defparam \oPCBack[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \oPCBack[4]~output (
	.i(\MULT1|PCBack [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[4]),
	.obar());
// synopsys translate_off
defparam \oPCBack[4]~output .bus_hold = "false";
defparam \oPCBack[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \oPCBack[5]~output (
	.i(\MULT1|PCBack [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[5]),
	.obar());
// synopsys translate_off
defparam \oPCBack[5]~output .bus_hold = "false";
defparam \oPCBack[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \oPCBack[6]~output (
	.i(\MULT1|PCBack [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[6]),
	.obar());
// synopsys translate_off
defparam \oPCBack[6]~output .bus_hold = "false";
defparam \oPCBack[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \oPCBack[7]~output (
	.i(\MULT1|PCBack [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[7]),
	.obar());
// synopsys translate_off
defparam \oPCBack[7]~output .bus_hold = "false";
defparam \oPCBack[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \oPCBack[8]~output (
	.i(\MULT1|PCBack [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[8]),
	.obar());
// synopsys translate_off
defparam \oPCBack[8]~output .bus_hold = "false";
defparam \oPCBack[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \oPCBack[9]~output (
	.i(\MULT1|PCBack [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[9]),
	.obar());
// synopsys translate_off
defparam \oPCBack[9]~output .bus_hold = "false";
defparam \oPCBack[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \oPCBack[10]~output (
	.i(\MULT1|PCBack [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[10]),
	.obar());
// synopsys translate_off
defparam \oPCBack[10]~output .bus_hold = "false";
defparam \oPCBack[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \oPCBack[11]~output (
	.i(\MULT1|PCBack [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[11]),
	.obar());
// synopsys translate_off
defparam \oPCBack[11]~output .bus_hold = "false";
defparam \oPCBack[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \oPCBack[12]~output (
	.i(\MULT1|PCBack [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[12]),
	.obar());
// synopsys translate_off
defparam \oPCBack[12]~output .bus_hold = "false";
defparam \oPCBack[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \oPCBack[13]~output (
	.i(\MULT1|PCBack [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[13]),
	.obar());
// synopsys translate_off
defparam \oPCBack[13]~output .bus_hold = "false";
defparam \oPCBack[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \oPCBack[14]~output (
	.i(\MULT1|PCBack [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[14]),
	.obar());
// synopsys translate_off
defparam \oPCBack[14]~output .bus_hold = "false";
defparam \oPCBack[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \oPCBack[15]~output (
	.i(\MULT1|PCBack [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[15]),
	.obar());
// synopsys translate_off
defparam \oPCBack[15]~output .bus_hold = "false";
defparam \oPCBack[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \oPCBack[16]~output (
	.i(\MULT1|PCBack [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[16]),
	.obar());
// synopsys translate_off
defparam \oPCBack[16]~output .bus_hold = "false";
defparam \oPCBack[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \oPCBack[17]~output (
	.i(\MULT1|PCBack [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[17]),
	.obar());
// synopsys translate_off
defparam \oPCBack[17]~output .bus_hold = "false";
defparam \oPCBack[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \oPCBack[18]~output (
	.i(\MULT1|PCBack [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[18]),
	.obar());
// synopsys translate_off
defparam \oPCBack[18]~output .bus_hold = "false";
defparam \oPCBack[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \oPCBack[19]~output (
	.i(\MULT1|PCBack [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[19]),
	.obar());
// synopsys translate_off
defparam \oPCBack[19]~output .bus_hold = "false";
defparam \oPCBack[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \oPCBack[20]~output (
	.i(\MULT1|PCBack [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[20]),
	.obar());
// synopsys translate_off
defparam \oPCBack[20]~output .bus_hold = "false";
defparam \oPCBack[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \oPCBack[21]~output (
	.i(\MULT1|PCBack [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[21]),
	.obar());
// synopsys translate_off
defparam \oPCBack[21]~output .bus_hold = "false";
defparam \oPCBack[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \oPCBack[22]~output (
	.i(!\MULT1|PCBack [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[22]),
	.obar());
// synopsys translate_off
defparam \oPCBack[22]~output .bus_hold = "false";
defparam \oPCBack[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \oPCBack[23]~output (
	.i(\MULT1|PCBack [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[23]),
	.obar());
// synopsys translate_off
defparam \oPCBack[23]~output .bus_hold = "false";
defparam \oPCBack[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \oPCBack[24]~output (
	.i(\MULT1|PCBack [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[24]),
	.obar());
// synopsys translate_off
defparam \oPCBack[24]~output .bus_hold = "false";
defparam \oPCBack[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \oPCBack[25]~output (
	.i(\MULT1|PCBack [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[25]),
	.obar());
// synopsys translate_off
defparam \oPCBack[25]~output .bus_hold = "false";
defparam \oPCBack[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \oPCBack[26]~output (
	.i(\MULT1|PCBack [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[26]),
	.obar());
// synopsys translate_off
defparam \oPCBack[26]~output .bus_hold = "false";
defparam \oPCBack[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \oPCBack[27]~output (
	.i(\MULT1|PCBack [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[27]),
	.obar());
// synopsys translate_off
defparam \oPCBack[27]~output .bus_hold = "false";
defparam \oPCBack[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \oPCBack[28]~output (
	.i(\MULT1|PCBack [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[28]),
	.obar());
// synopsys translate_off
defparam \oPCBack[28]~output .bus_hold = "false";
defparam \oPCBack[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \oPCBack[29]~output (
	.i(\MULT1|PCBack [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[29]),
	.obar());
// synopsys translate_off
defparam \oPCBack[29]~output .bus_hold = "false";
defparam \oPCBack[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \oPCBack[30]~output (
	.i(\MULT1|PCBack [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[30]),
	.obar());
// synopsys translate_off
defparam \oPCBack[30]~output .bus_hold = "false";
defparam \oPCBack[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \oPCBack[31]~output (
	.i(\MULT1|PCBack [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oPCBack[31]),
	.obar());
// synopsys translate_off
defparam \oPCBack[31]~output .bus_hold = "false";
defparam \oPCBack[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \oSaidaULA[0]~output (
	.i(\MULT1|SaidaULA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[0]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[0]~output .bus_hold = "false";
defparam \oSaidaULA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \oSaidaULA[1]~output (
	.i(\MULT1|SaidaULA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[1]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[1]~output .bus_hold = "false";
defparam \oSaidaULA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \oSaidaULA[2]~output (
	.i(\MULT1|SaidaULA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[2]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[2]~output .bus_hold = "false";
defparam \oSaidaULA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \oSaidaULA[3]~output (
	.i(\MULT1|SaidaULA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[3]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[3]~output .bus_hold = "false";
defparam \oSaidaULA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \oSaidaULA[4]~output (
	.i(\MULT1|SaidaULA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[4]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[4]~output .bus_hold = "false";
defparam \oSaidaULA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \oSaidaULA[5]~output (
	.i(\MULT1|SaidaULA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[5]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[5]~output .bus_hold = "false";
defparam \oSaidaULA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \oSaidaULA[6]~output (
	.i(\MULT1|SaidaULA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[6]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[6]~output .bus_hold = "false";
defparam \oSaidaULA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \oSaidaULA[7]~output (
	.i(\MULT1|SaidaULA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[7]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[7]~output .bus_hold = "false";
defparam \oSaidaULA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \oSaidaULA[8]~output (
	.i(\MULT1|SaidaULA [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[8]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[8]~output .bus_hold = "false";
defparam \oSaidaULA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \oSaidaULA[9]~output (
	.i(\MULT1|SaidaULA [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[9]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[9]~output .bus_hold = "false";
defparam \oSaidaULA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \oSaidaULA[10]~output (
	.i(\MULT1|SaidaULA [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[10]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[10]~output .bus_hold = "false";
defparam \oSaidaULA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \oSaidaULA[11]~output (
	.i(\MULT1|SaidaULA [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[11]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[11]~output .bus_hold = "false";
defparam \oSaidaULA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \oSaidaULA[12]~output (
	.i(\MULT1|SaidaULA [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[12]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[12]~output .bus_hold = "false";
defparam \oSaidaULA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \oSaidaULA[13]~output (
	.i(\MULT1|SaidaULA [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[13]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[13]~output .bus_hold = "false";
defparam \oSaidaULA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \oSaidaULA[14]~output (
	.i(\MULT1|SaidaULA [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[14]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[14]~output .bus_hold = "false";
defparam \oSaidaULA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \oSaidaULA[15]~output (
	.i(\MULT1|SaidaULA [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[15]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[15]~output .bus_hold = "false";
defparam \oSaidaULA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \oSaidaULA[16]~output (
	.i(\MULT1|SaidaULA [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[16]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[16]~output .bus_hold = "false";
defparam \oSaidaULA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \oSaidaULA[17]~output (
	.i(\MULT1|SaidaULA [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[17]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[17]~output .bus_hold = "false";
defparam \oSaidaULA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \oSaidaULA[18]~output (
	.i(\MULT1|SaidaULA [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[18]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[18]~output .bus_hold = "false";
defparam \oSaidaULA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \oSaidaULA[19]~output (
	.i(\MULT1|SaidaULA [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[19]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[19]~output .bus_hold = "false";
defparam \oSaidaULA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \oSaidaULA[20]~output (
	.i(\MULT1|SaidaULA [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[20]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[20]~output .bus_hold = "false";
defparam \oSaidaULA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \oSaidaULA[21]~output (
	.i(\MULT1|SaidaULA [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[21]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[21]~output .bus_hold = "false";
defparam \oSaidaULA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \oSaidaULA[22]~output (
	.i(\MULT1|SaidaULA [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[22]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[22]~output .bus_hold = "false";
defparam \oSaidaULA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \oSaidaULA[23]~output (
	.i(\MULT1|SaidaULA [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[23]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[23]~output .bus_hold = "false";
defparam \oSaidaULA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \oSaidaULA[24]~output (
	.i(\MULT1|SaidaULA [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[24]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[24]~output .bus_hold = "false";
defparam \oSaidaULA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \oSaidaULA[25]~output (
	.i(\MULT1|SaidaULA [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[25]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[25]~output .bus_hold = "false";
defparam \oSaidaULA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \oSaidaULA[26]~output (
	.i(\MULT1|SaidaULA [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[26]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[26]~output .bus_hold = "false";
defparam \oSaidaULA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \oSaidaULA[27]~output (
	.i(\MULT1|SaidaULA [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[27]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[27]~output .bus_hold = "false";
defparam \oSaidaULA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \oSaidaULA[28]~output (
	.i(\MULT1|SaidaULA [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[28]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[28]~output .bus_hold = "false";
defparam \oSaidaULA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \oSaidaULA[29]~output (
	.i(\MULT1|SaidaULA [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[29]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[29]~output .bus_hold = "false";
defparam \oSaidaULA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \oSaidaULA[30]~output (
	.i(\MULT1|SaidaULA [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[30]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[30]~output .bus_hold = "false";
defparam \oSaidaULA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \oSaidaULA[31]~output (
	.i(\MULT1|SaidaULA [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oSaidaULA[31]),
	.obar());
// synopsys translate_off
defparam \oSaidaULA[31]~output .bus_hold = "false";
defparam \oSaidaULA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \oA[0]~output (
	.i(\MULT1|A [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[0]),
	.obar());
// synopsys translate_off
defparam \oA[0]~output .bus_hold = "false";
defparam \oA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \oA[1]~output (
	.i(\MULT1|A [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[1]),
	.obar());
// synopsys translate_off
defparam \oA[1]~output .bus_hold = "false";
defparam \oA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \oA[2]~output (
	.i(\MULT1|A [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[2]),
	.obar());
// synopsys translate_off
defparam \oA[2]~output .bus_hold = "false";
defparam \oA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \oA[3]~output (
	.i(\MULT1|A [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[3]),
	.obar());
// synopsys translate_off
defparam \oA[3]~output .bus_hold = "false";
defparam \oA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \oA[4]~output (
	.i(\MULT1|A [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[4]),
	.obar());
// synopsys translate_off
defparam \oA[4]~output .bus_hold = "false";
defparam \oA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \oA[5]~output (
	.i(\MULT1|A [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[5]),
	.obar());
// synopsys translate_off
defparam \oA[5]~output .bus_hold = "false";
defparam \oA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \oA[6]~output (
	.i(\MULT1|A [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[6]),
	.obar());
// synopsys translate_off
defparam \oA[6]~output .bus_hold = "false";
defparam \oA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \oA[7]~output (
	.i(\MULT1|A [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[7]),
	.obar());
// synopsys translate_off
defparam \oA[7]~output .bus_hold = "false";
defparam \oA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \oA[8]~output (
	.i(\MULT1|A [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[8]),
	.obar());
// synopsys translate_off
defparam \oA[8]~output .bus_hold = "false";
defparam \oA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \oA[9]~output (
	.i(\MULT1|A [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[9]),
	.obar());
// synopsys translate_off
defparam \oA[9]~output .bus_hold = "false";
defparam \oA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \oA[10]~output (
	.i(\MULT1|A [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[10]),
	.obar());
// synopsys translate_off
defparam \oA[10]~output .bus_hold = "false";
defparam \oA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \oA[11]~output (
	.i(\MULT1|A [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[11]),
	.obar());
// synopsys translate_off
defparam \oA[11]~output .bus_hold = "false";
defparam \oA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \oA[12]~output (
	.i(\MULT1|A [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[12]),
	.obar());
// synopsys translate_off
defparam \oA[12]~output .bus_hold = "false";
defparam \oA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \oA[13]~output (
	.i(\MULT1|A [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[13]),
	.obar());
// synopsys translate_off
defparam \oA[13]~output .bus_hold = "false";
defparam \oA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \oA[14]~output (
	.i(\MULT1|A [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[14]),
	.obar());
// synopsys translate_off
defparam \oA[14]~output .bus_hold = "false";
defparam \oA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \oA[15]~output (
	.i(\MULT1|A [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[15]),
	.obar());
// synopsys translate_off
defparam \oA[15]~output .bus_hold = "false";
defparam \oA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \oA[16]~output (
	.i(\MULT1|A [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[16]),
	.obar());
// synopsys translate_off
defparam \oA[16]~output .bus_hold = "false";
defparam \oA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \oA[17]~output (
	.i(\MULT1|A [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[17]),
	.obar());
// synopsys translate_off
defparam \oA[17]~output .bus_hold = "false";
defparam \oA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \oA[18]~output (
	.i(\MULT1|A [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[18]),
	.obar());
// synopsys translate_off
defparam \oA[18]~output .bus_hold = "false";
defparam \oA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \oA[19]~output (
	.i(\MULT1|A [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[19]),
	.obar());
// synopsys translate_off
defparam \oA[19]~output .bus_hold = "false";
defparam \oA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \oA[20]~output (
	.i(\MULT1|A [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[20]),
	.obar());
// synopsys translate_off
defparam \oA[20]~output .bus_hold = "false";
defparam \oA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \oA[21]~output (
	.i(\MULT1|A [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[21]),
	.obar());
// synopsys translate_off
defparam \oA[21]~output .bus_hold = "false";
defparam \oA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \oA[22]~output (
	.i(\MULT1|A [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[22]),
	.obar());
// synopsys translate_off
defparam \oA[22]~output .bus_hold = "false";
defparam \oA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \oA[23]~output (
	.i(\MULT1|A [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[23]),
	.obar());
// synopsys translate_off
defparam \oA[23]~output .bus_hold = "false";
defparam \oA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \oA[24]~output (
	.i(\MULT1|A [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[24]),
	.obar());
// synopsys translate_off
defparam \oA[24]~output .bus_hold = "false";
defparam \oA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \oA[25]~output (
	.i(\MULT1|A [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[25]),
	.obar());
// synopsys translate_off
defparam \oA[25]~output .bus_hold = "false";
defparam \oA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \oA[26]~output (
	.i(\MULT1|A [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[26]),
	.obar());
// synopsys translate_off
defparam \oA[26]~output .bus_hold = "false";
defparam \oA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \oA[27]~output (
	.i(\MULT1|A [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[27]),
	.obar());
// synopsys translate_off
defparam \oA[27]~output .bus_hold = "false";
defparam \oA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \oA[28]~output (
	.i(\MULT1|A [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[28]),
	.obar());
// synopsys translate_off
defparam \oA[28]~output .bus_hold = "false";
defparam \oA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \oA[29]~output (
	.i(\MULT1|A [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[29]),
	.obar());
// synopsys translate_off
defparam \oA[29]~output .bus_hold = "false";
defparam \oA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \oA[30]~output (
	.i(\MULT1|A [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[30]),
	.obar());
// synopsys translate_off
defparam \oA[30]~output .bus_hold = "false";
defparam \oA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \oA[31]~output (
	.i(\MULT1|A [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oA[31]),
	.obar());
// synopsys translate_off
defparam \oA[31]~output .bus_hold = "false";
defparam \oA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \oB[0]~output (
	.i(\MULT1|B [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[0]),
	.obar());
// synopsys translate_off
defparam \oB[0]~output .bus_hold = "false";
defparam \oB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \oB[1]~output (
	.i(\MULT1|B [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[1]),
	.obar());
// synopsys translate_off
defparam \oB[1]~output .bus_hold = "false";
defparam \oB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \oB[2]~output (
	.i(\MULT1|B [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[2]),
	.obar());
// synopsys translate_off
defparam \oB[2]~output .bus_hold = "false";
defparam \oB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \oB[3]~output (
	.i(\MULT1|B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[3]),
	.obar());
// synopsys translate_off
defparam \oB[3]~output .bus_hold = "false";
defparam \oB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \oB[4]~output (
	.i(\MULT1|B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[4]),
	.obar());
// synopsys translate_off
defparam \oB[4]~output .bus_hold = "false";
defparam \oB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \oB[5]~output (
	.i(\MULT1|B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[5]),
	.obar());
// synopsys translate_off
defparam \oB[5]~output .bus_hold = "false";
defparam \oB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \oB[6]~output (
	.i(\MULT1|B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[6]),
	.obar());
// synopsys translate_off
defparam \oB[6]~output .bus_hold = "false";
defparam \oB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \oB[7]~output (
	.i(\MULT1|B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[7]),
	.obar());
// synopsys translate_off
defparam \oB[7]~output .bus_hold = "false";
defparam \oB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \oB[8]~output (
	.i(\MULT1|B [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[8]),
	.obar());
// synopsys translate_off
defparam \oB[8]~output .bus_hold = "false";
defparam \oB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \oB[9]~output (
	.i(\MULT1|B [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[9]),
	.obar());
// synopsys translate_off
defparam \oB[9]~output .bus_hold = "false";
defparam \oB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \oB[10]~output (
	.i(\MULT1|B [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[10]),
	.obar());
// synopsys translate_off
defparam \oB[10]~output .bus_hold = "false";
defparam \oB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \oB[11]~output (
	.i(\MULT1|B [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[11]),
	.obar());
// synopsys translate_off
defparam \oB[11]~output .bus_hold = "false";
defparam \oB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \oB[12]~output (
	.i(\MULT1|B [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[12]),
	.obar());
// synopsys translate_off
defparam \oB[12]~output .bus_hold = "false";
defparam \oB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \oB[13]~output (
	.i(\MULT1|B [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[13]),
	.obar());
// synopsys translate_off
defparam \oB[13]~output .bus_hold = "false";
defparam \oB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \oB[14]~output (
	.i(\MULT1|B [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[14]),
	.obar());
// synopsys translate_off
defparam \oB[14]~output .bus_hold = "false";
defparam \oB[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \oB[15]~output (
	.i(\MULT1|B [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[15]),
	.obar());
// synopsys translate_off
defparam \oB[15]~output .bus_hold = "false";
defparam \oB[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \oB[16]~output (
	.i(\MULT1|B [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[16]),
	.obar());
// synopsys translate_off
defparam \oB[16]~output .bus_hold = "false";
defparam \oB[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \oB[17]~output (
	.i(\MULT1|B [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[17]),
	.obar());
// synopsys translate_off
defparam \oB[17]~output .bus_hold = "false";
defparam \oB[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \oB[18]~output (
	.i(\MULT1|B [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[18]),
	.obar());
// synopsys translate_off
defparam \oB[18]~output .bus_hold = "false";
defparam \oB[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \oB[19]~output (
	.i(\MULT1|B [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[19]),
	.obar());
// synopsys translate_off
defparam \oB[19]~output .bus_hold = "false";
defparam \oB[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \oB[20]~output (
	.i(\MULT1|B [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[20]),
	.obar());
// synopsys translate_off
defparam \oB[20]~output .bus_hold = "false";
defparam \oB[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \oB[21]~output (
	.i(\MULT1|B [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[21]),
	.obar());
// synopsys translate_off
defparam \oB[21]~output .bus_hold = "false";
defparam \oB[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \oB[22]~output (
	.i(\MULT1|B [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[22]),
	.obar());
// synopsys translate_off
defparam \oB[22]~output .bus_hold = "false";
defparam \oB[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \oB[23]~output (
	.i(\MULT1|B [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[23]),
	.obar());
// synopsys translate_off
defparam \oB[23]~output .bus_hold = "false";
defparam \oB[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \oB[24]~output (
	.i(\MULT1|B [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[24]),
	.obar());
// synopsys translate_off
defparam \oB[24]~output .bus_hold = "false";
defparam \oB[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \oB[25]~output (
	.i(\MULT1|B [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[25]),
	.obar());
// synopsys translate_off
defparam \oB[25]~output .bus_hold = "false";
defparam \oB[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \oB[26]~output (
	.i(\MULT1|B [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[26]),
	.obar());
// synopsys translate_off
defparam \oB[26]~output .bus_hold = "false";
defparam \oB[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \oB[27]~output (
	.i(\MULT1|B [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[27]),
	.obar());
// synopsys translate_off
defparam \oB[27]~output .bus_hold = "false";
defparam \oB[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \oB[28]~output (
	.i(\MULT1|B [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[28]),
	.obar());
// synopsys translate_off
defparam \oB[28]~output .bus_hold = "false";
defparam \oB[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \oB[29]~output (
	.i(\MULT1|B [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[29]),
	.obar());
// synopsys translate_off
defparam \oB[29]~output .bus_hold = "false";
defparam \oB[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \oB[30]~output (
	.i(\MULT1|B [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[30]),
	.obar());
// synopsys translate_off
defparam \oB[30]~output .bus_hold = "false";
defparam \oB[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \oB[31]~output (
	.i(\MULT1|B [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oB[31]),
	.obar());
// synopsys translate_off
defparam \oB[31]~output .bus_hold = "false";
defparam \oB[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \oInstReg[0]~output (
	.i(\MULT1|InstReg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[0]),
	.obar());
// synopsys translate_off
defparam \oInstReg[0]~output .bus_hold = "false";
defparam \oInstReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \oInstReg[1]~output (
	.i(\MULT1|InstReg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[1]),
	.obar());
// synopsys translate_off
defparam \oInstReg[1]~output .bus_hold = "false";
defparam \oInstReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \oInstReg[2]~output (
	.i(\MULT1|InstReg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[2]),
	.obar());
// synopsys translate_off
defparam \oInstReg[2]~output .bus_hold = "false";
defparam \oInstReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \oInstReg[3]~output (
	.i(\MULT1|InstReg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[3]),
	.obar());
// synopsys translate_off
defparam \oInstReg[3]~output .bus_hold = "false";
defparam \oInstReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \oInstReg[4]~output (
	.i(\MULT1|InstReg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[4]),
	.obar());
// synopsys translate_off
defparam \oInstReg[4]~output .bus_hold = "false";
defparam \oInstReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \oInstReg[5]~output (
	.i(\MULT1|InstReg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[5]),
	.obar());
// synopsys translate_off
defparam \oInstReg[5]~output .bus_hold = "false";
defparam \oInstReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \oInstReg[6]~output (
	.i(\MULT1|InstReg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[6]),
	.obar());
// synopsys translate_off
defparam \oInstReg[6]~output .bus_hold = "false";
defparam \oInstReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \oInstReg[7]~output (
	.i(\MULT1|InstReg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[7]),
	.obar());
// synopsys translate_off
defparam \oInstReg[7]~output .bus_hold = "false";
defparam \oInstReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \oInstReg[8]~output (
	.i(\MULT1|InstReg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[8]),
	.obar());
// synopsys translate_off
defparam \oInstReg[8]~output .bus_hold = "false";
defparam \oInstReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \oInstReg[9]~output (
	.i(\MULT1|InstReg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[9]),
	.obar());
// synopsys translate_off
defparam \oInstReg[9]~output .bus_hold = "false";
defparam \oInstReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \oInstReg[10]~output (
	.i(\MULT1|InstReg [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[10]),
	.obar());
// synopsys translate_off
defparam \oInstReg[10]~output .bus_hold = "false";
defparam \oInstReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \oInstReg[11]~output (
	.i(\MULT1|InstReg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[11]),
	.obar());
// synopsys translate_off
defparam \oInstReg[11]~output .bus_hold = "false";
defparam \oInstReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \oInstReg[12]~output (
	.i(\MULT1|InstReg [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[12]),
	.obar());
// synopsys translate_off
defparam \oInstReg[12]~output .bus_hold = "false";
defparam \oInstReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \oInstReg[13]~output (
	.i(\MULT1|InstReg [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[13]),
	.obar());
// synopsys translate_off
defparam \oInstReg[13]~output .bus_hold = "false";
defparam \oInstReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \oInstReg[14]~output (
	.i(\MULT1|InstReg [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[14]),
	.obar());
// synopsys translate_off
defparam \oInstReg[14]~output .bus_hold = "false";
defparam \oInstReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \oInstReg[15]~output (
	.i(\MULT1|InstReg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[15]),
	.obar());
// synopsys translate_off
defparam \oInstReg[15]~output .bus_hold = "false";
defparam \oInstReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \oInstReg[16]~output (
	.i(\MULT1|InstReg [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[16]),
	.obar());
// synopsys translate_off
defparam \oInstReg[16]~output .bus_hold = "false";
defparam \oInstReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \oInstReg[17]~output (
	.i(\MULT1|InstReg [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[17]),
	.obar());
// synopsys translate_off
defparam \oInstReg[17]~output .bus_hold = "false";
defparam \oInstReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \oInstReg[18]~output (
	.i(\MULT1|InstReg [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[18]),
	.obar());
// synopsys translate_off
defparam \oInstReg[18]~output .bus_hold = "false";
defparam \oInstReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \oInstReg[19]~output (
	.i(\MULT1|InstReg [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[19]),
	.obar());
// synopsys translate_off
defparam \oInstReg[19]~output .bus_hold = "false";
defparam \oInstReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \oInstReg[20]~output (
	.i(\MULT1|InstReg [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[20]),
	.obar());
// synopsys translate_off
defparam \oInstReg[20]~output .bus_hold = "false";
defparam \oInstReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \oInstReg[21]~output (
	.i(\MULT1|InstReg [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[21]),
	.obar());
// synopsys translate_off
defparam \oInstReg[21]~output .bus_hold = "false";
defparam \oInstReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \oInstReg[22]~output (
	.i(\MULT1|InstReg [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[22]),
	.obar());
// synopsys translate_off
defparam \oInstReg[22]~output .bus_hold = "false";
defparam \oInstReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \oInstReg[23]~output (
	.i(\MULT1|InstReg [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[23]),
	.obar());
// synopsys translate_off
defparam \oInstReg[23]~output .bus_hold = "false";
defparam \oInstReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \oInstReg[24]~output (
	.i(\MULT1|InstReg [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[24]),
	.obar());
// synopsys translate_off
defparam \oInstReg[24]~output .bus_hold = "false";
defparam \oInstReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \oInstReg[25]~output (
	.i(\MULT1|InstReg [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[25]),
	.obar());
// synopsys translate_off
defparam \oInstReg[25]~output .bus_hold = "false";
defparam \oInstReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \oInstReg[26]~output (
	.i(\MULT1|InstReg [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[26]),
	.obar());
// synopsys translate_off
defparam \oInstReg[26]~output .bus_hold = "false";
defparam \oInstReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \oInstReg[27]~output (
	.i(\MULT1|InstReg [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[27]),
	.obar());
// synopsys translate_off
defparam \oInstReg[27]~output .bus_hold = "false";
defparam \oInstReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \oInstReg[28]~output (
	.i(\MULT1|InstReg [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[28]),
	.obar());
// synopsys translate_off
defparam \oInstReg[28]~output .bus_hold = "false";
defparam \oInstReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \oInstReg[29]~output (
	.i(\MULT1|InstReg [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[29]),
	.obar());
// synopsys translate_off
defparam \oInstReg[29]~output .bus_hold = "false";
defparam \oInstReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \oInstReg[30]~output (
	.i(\MULT1|InstReg [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[30]),
	.obar());
// synopsys translate_off
defparam \oInstReg[30]~output .bus_hold = "false";
defparam \oInstReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \oInstReg[31]~output (
	.i(\MULT1|InstReg [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oInstReg[31]),
	.obar());
// synopsys translate_off
defparam \oInstReg[31]~output .bus_hold = "false";
defparam \oInstReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \oMemReg[0]~output (
	.i(\MULT1|MemReg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[0]),
	.obar());
// synopsys translate_off
defparam \oMemReg[0]~output .bus_hold = "false";
defparam \oMemReg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \oMemReg[1]~output (
	.i(\MULT1|MemReg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[1]),
	.obar());
// synopsys translate_off
defparam \oMemReg[1]~output .bus_hold = "false";
defparam \oMemReg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \oMemReg[2]~output (
	.i(\MULT1|MemReg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[2]),
	.obar());
// synopsys translate_off
defparam \oMemReg[2]~output .bus_hold = "false";
defparam \oMemReg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \oMemReg[3]~output (
	.i(\MULT1|MemReg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[3]),
	.obar());
// synopsys translate_off
defparam \oMemReg[3]~output .bus_hold = "false";
defparam \oMemReg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \oMemReg[4]~output (
	.i(\MULT1|MemReg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[4]),
	.obar());
// synopsys translate_off
defparam \oMemReg[4]~output .bus_hold = "false";
defparam \oMemReg[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \oMemReg[5]~output (
	.i(\MULT1|MemReg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[5]),
	.obar());
// synopsys translate_off
defparam \oMemReg[5]~output .bus_hold = "false";
defparam \oMemReg[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \oMemReg[6]~output (
	.i(\MULT1|MemReg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[6]),
	.obar());
// synopsys translate_off
defparam \oMemReg[6]~output .bus_hold = "false";
defparam \oMemReg[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \oMemReg[7]~output (
	.i(\MULT1|MemReg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[7]),
	.obar());
// synopsys translate_off
defparam \oMemReg[7]~output .bus_hold = "false";
defparam \oMemReg[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \oMemReg[8]~output (
	.i(\MULT1|MemReg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[8]),
	.obar());
// synopsys translate_off
defparam \oMemReg[8]~output .bus_hold = "false";
defparam \oMemReg[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \oMemReg[9]~output (
	.i(\MULT1|MemReg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[9]),
	.obar());
// synopsys translate_off
defparam \oMemReg[9]~output .bus_hold = "false";
defparam \oMemReg[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \oMemReg[10]~output (
	.i(\MULT1|MemReg [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[10]),
	.obar());
// synopsys translate_off
defparam \oMemReg[10]~output .bus_hold = "false";
defparam \oMemReg[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \oMemReg[11]~output (
	.i(\MULT1|MemReg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[11]),
	.obar());
// synopsys translate_off
defparam \oMemReg[11]~output .bus_hold = "false";
defparam \oMemReg[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \oMemReg[12]~output (
	.i(\MULT1|MemReg [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[12]),
	.obar());
// synopsys translate_off
defparam \oMemReg[12]~output .bus_hold = "false";
defparam \oMemReg[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \oMemReg[13]~output (
	.i(\MULT1|MemReg [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[13]),
	.obar());
// synopsys translate_off
defparam \oMemReg[13]~output .bus_hold = "false";
defparam \oMemReg[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \oMemReg[14]~output (
	.i(\MULT1|MemReg [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[14]),
	.obar());
// synopsys translate_off
defparam \oMemReg[14]~output .bus_hold = "false";
defparam \oMemReg[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \oMemReg[15]~output (
	.i(\MULT1|MemReg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[15]),
	.obar());
// synopsys translate_off
defparam \oMemReg[15]~output .bus_hold = "false";
defparam \oMemReg[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \oMemReg[16]~output (
	.i(\MULT1|MemReg [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[16]),
	.obar());
// synopsys translate_off
defparam \oMemReg[16]~output .bus_hold = "false";
defparam \oMemReg[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \oMemReg[17]~output (
	.i(\MULT1|MemReg [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[17]),
	.obar());
// synopsys translate_off
defparam \oMemReg[17]~output .bus_hold = "false";
defparam \oMemReg[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \oMemReg[18]~output (
	.i(\MULT1|MemReg [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[18]),
	.obar());
// synopsys translate_off
defparam \oMemReg[18]~output .bus_hold = "false";
defparam \oMemReg[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \oMemReg[19]~output (
	.i(\MULT1|MemReg [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[19]),
	.obar());
// synopsys translate_off
defparam \oMemReg[19]~output .bus_hold = "false";
defparam \oMemReg[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \oMemReg[20]~output (
	.i(\MULT1|MemReg [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[20]),
	.obar());
// synopsys translate_off
defparam \oMemReg[20]~output .bus_hold = "false";
defparam \oMemReg[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \oMemReg[21]~output (
	.i(\MULT1|MemReg [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[21]),
	.obar());
// synopsys translate_off
defparam \oMemReg[21]~output .bus_hold = "false";
defparam \oMemReg[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \oMemReg[22]~output (
	.i(\MULT1|MemReg [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[22]),
	.obar());
// synopsys translate_off
defparam \oMemReg[22]~output .bus_hold = "false";
defparam \oMemReg[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \oMemReg[23]~output (
	.i(\MULT1|MemReg [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[23]),
	.obar());
// synopsys translate_off
defparam \oMemReg[23]~output .bus_hold = "false";
defparam \oMemReg[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \oMemReg[24]~output (
	.i(\MULT1|MemReg [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[24]),
	.obar());
// synopsys translate_off
defparam \oMemReg[24]~output .bus_hold = "false";
defparam \oMemReg[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \oMemReg[25]~output (
	.i(\MULT1|MemReg [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[25]),
	.obar());
// synopsys translate_off
defparam \oMemReg[25]~output .bus_hold = "false";
defparam \oMemReg[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \oMemReg[26]~output (
	.i(\MULT1|MemReg [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[26]),
	.obar());
// synopsys translate_off
defparam \oMemReg[26]~output .bus_hold = "false";
defparam \oMemReg[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \oMemReg[27]~output (
	.i(\MULT1|MemReg [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[27]),
	.obar());
// synopsys translate_off
defparam \oMemReg[27]~output .bus_hold = "false";
defparam \oMemReg[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \oMemReg[28]~output (
	.i(\MULT1|MemReg [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[28]),
	.obar());
// synopsys translate_off
defparam \oMemReg[28]~output .bus_hold = "false";
defparam \oMemReg[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \oMemReg[29]~output (
	.i(\MULT1|MemReg [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[29]),
	.obar());
// synopsys translate_off
defparam \oMemReg[29]~output .bus_hold = "false";
defparam \oMemReg[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \oMemReg[30]~output (
	.i(\MULT1|MemReg [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[30]),
	.obar());
// synopsys translate_off
defparam \oMemReg[30]~output .bus_hold = "false";
defparam \oMemReg[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \oMemReg[31]~output (
	.i(\MULT1|MemReg [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oMemReg[31]),
	.obar());
// synopsys translate_off
defparam \oMemReg[31]~output .bus_hold = "false";
defparam \oMemReg[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \oAdress[0]~output (
	.i(\MULT1|oAdress[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[0]),
	.obar());
// synopsys translate_off
defparam \oAdress[0]~output .bus_hold = "false";
defparam \oAdress[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \oAdress[1]~output (
	.i(\MULT1|oAdress[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[1]),
	.obar());
// synopsys translate_off
defparam \oAdress[1]~output .bus_hold = "false";
defparam \oAdress[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \oAdress[2]~output (
	.i(\MULT1|wEndereco[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[2]),
	.obar());
// synopsys translate_off
defparam \oAdress[2]~output .bus_hold = "false";
defparam \oAdress[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \oAdress[3]~output (
	.i(\MULT1|wEndereco[3]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[3]),
	.obar());
// synopsys translate_off
defparam \oAdress[3]~output .bus_hold = "false";
defparam \oAdress[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \oAdress[4]~output (
	.i(\MULT1|wEndereco[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[4]),
	.obar());
// synopsys translate_off
defparam \oAdress[4]~output .bus_hold = "false";
defparam \oAdress[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \oAdress[5]~output (
	.i(\MULT1|wEndereco[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[5]),
	.obar());
// synopsys translate_off
defparam \oAdress[5]~output .bus_hold = "false";
defparam \oAdress[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \oAdress[6]~output (
	.i(\MULT1|wEndereco[6]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[6]),
	.obar());
// synopsys translate_off
defparam \oAdress[6]~output .bus_hold = "false";
defparam \oAdress[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \oAdress[7]~output (
	.i(\MULT1|wEndereco[7]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[7]),
	.obar());
// synopsys translate_off
defparam \oAdress[7]~output .bus_hold = "false";
defparam \oAdress[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \oAdress[8]~output (
	.i(\MULT1|wEndereco[8]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[8]),
	.obar());
// synopsys translate_off
defparam \oAdress[8]~output .bus_hold = "false";
defparam \oAdress[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \oAdress[9]~output (
	.i(\MULT1|wEndereco[9]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[9]),
	.obar());
// synopsys translate_off
defparam \oAdress[9]~output .bus_hold = "false";
defparam \oAdress[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \oAdress[10]~output (
	.i(\MULT1|wEndereco[10]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[10]),
	.obar());
// synopsys translate_off
defparam \oAdress[10]~output .bus_hold = "false";
defparam \oAdress[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \oAdress[11]~output (
	.i(\MULT1|wEndereco[11]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[11]),
	.obar());
// synopsys translate_off
defparam \oAdress[11]~output .bus_hold = "false";
defparam \oAdress[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \oAdress[12]~output (
	.i(\MULT1|oAdress[12]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[12]),
	.obar());
// synopsys translate_off
defparam \oAdress[12]~output .bus_hold = "false";
defparam \oAdress[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \oAdress[13]~output (
	.i(\MULT1|oAdress[13]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[13]),
	.obar());
// synopsys translate_off
defparam \oAdress[13]~output .bus_hold = "false";
defparam \oAdress[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \oAdress[14]~output (
	.i(\MULT1|oAdress[14]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[14]),
	.obar());
// synopsys translate_off
defparam \oAdress[14]~output .bus_hold = "false";
defparam \oAdress[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \oAdress[15]~output (
	.i(\MULT1|oAdress[15]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[15]),
	.obar());
// synopsys translate_off
defparam \oAdress[15]~output .bus_hold = "false";
defparam \oAdress[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \oAdress[16]~output (
	.i(\MULT1|oAdress[16]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[16]),
	.obar());
// synopsys translate_off
defparam \oAdress[16]~output .bus_hold = "false";
defparam \oAdress[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \oAdress[17]~output (
	.i(\MULT1|oAdress[17]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[17]),
	.obar());
// synopsys translate_off
defparam \oAdress[17]~output .bus_hold = "false";
defparam \oAdress[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \oAdress[18]~output (
	.i(\MULT1|oAdress[18]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[18]),
	.obar());
// synopsys translate_off
defparam \oAdress[18]~output .bus_hold = "false";
defparam \oAdress[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \oAdress[19]~output (
	.i(\MULT1|oAdress[19]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[19]),
	.obar());
// synopsys translate_off
defparam \oAdress[19]~output .bus_hold = "false";
defparam \oAdress[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \oAdress[20]~output (
	.i(\MULT1|oAdress[20]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[20]),
	.obar());
// synopsys translate_off
defparam \oAdress[20]~output .bus_hold = "false";
defparam \oAdress[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \oAdress[21]~output (
	.i(\MULT1|oAdress[21]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[21]),
	.obar());
// synopsys translate_off
defparam \oAdress[21]~output .bus_hold = "false";
defparam \oAdress[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \oAdress[22]~output (
	.i(\MULT1|oAdress[22]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[22]),
	.obar());
// synopsys translate_off
defparam \oAdress[22]~output .bus_hold = "false";
defparam \oAdress[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \oAdress[23]~output (
	.i(\MULT1|oAdress[23]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[23]),
	.obar());
// synopsys translate_off
defparam \oAdress[23]~output .bus_hold = "false";
defparam \oAdress[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \oAdress[24]~output (
	.i(\MULT1|oAdress[24]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[24]),
	.obar());
// synopsys translate_off
defparam \oAdress[24]~output .bus_hold = "false";
defparam \oAdress[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \oAdress[25]~output (
	.i(\MULT1|oAdress[25]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[25]),
	.obar());
// synopsys translate_off
defparam \oAdress[25]~output .bus_hold = "false";
defparam \oAdress[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \oAdress[26]~output (
	.i(\MULT1|oAdress[26]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[26]),
	.obar());
// synopsys translate_off
defparam \oAdress[26]~output .bus_hold = "false";
defparam \oAdress[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \oAdress[27]~output (
	.i(\MULT1|oAdress[27]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[27]),
	.obar());
// synopsys translate_off
defparam \oAdress[27]~output .bus_hold = "false";
defparam \oAdress[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \oAdress[28]~output (
	.i(\MULT1|oAdress[28]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[28]),
	.obar());
// synopsys translate_off
defparam \oAdress[28]~output .bus_hold = "false";
defparam \oAdress[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \oAdress[29]~output (
	.i(\MULT1|oAdress[29]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[29]),
	.obar());
// synopsys translate_off
defparam \oAdress[29]~output .bus_hold = "false";
defparam \oAdress[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \oAdress[30]~output (
	.i(\MULT1|oAdress[30]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[30]),
	.obar());
// synopsys translate_off
defparam \oAdress[30]~output .bus_hold = "false";
defparam \oAdress[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \oAdress[31]~output (
	.i(\MULT1|oAdress[31]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(oAdress[31]),
	.obar());
// synopsys translate_off
defparam \oAdress[31]~output .bus_hold = "false";
defparam \oAdress[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLOCK~input (
	.i(CLOCK),
	.ibar(gnd),
	.o(\CLOCK~input_o ));
// synopsys translate_off
defparam \CLOCK~input .bus_hold = "false";
defparam \CLOCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLOCK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~inputclkctrl .clock_type = "global clock";
defparam \CLOCK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hAAA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y42_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0004;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFEFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\~QIC_CREATED_GND~I_combout ),
	.datac(\~QIC_CREATED_GND~I_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~5 .lut_mask = 16'hF7F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~5_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 .lut_mask = 16'hECCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h55AA;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hA50A;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h5A5F;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hA50A;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h5A5F;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hA50A;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h5A5F;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hC30C;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h5A5A;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h2200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .lut_mask = 16'h0C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .lut_mask = 16'hF8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~8 .lut_mask = 16'hD8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hAA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h0077;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hDF55;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h0D0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y42_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hAAEA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFEAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N6
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h55AA;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h2088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .lut_mask = 16'h0A4A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 16'h2020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hF755;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h0C0E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N26
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0800;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h000F;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N6
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 .lut_mask = 16'h0200;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h00B8;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N9
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'h00D8;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N1
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'h00B8;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N15
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC30C;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'h00D8;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N5
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = 16'h0FF0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 .lut_mask = 16'h00B8;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N11
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h4000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'h8080;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h00D8;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N3
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 .lut_mask = 16'h00A0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .lut_mask = 16'h0800;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N2
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'hFFEA;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N7
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N8
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .lut_mask = 16'h3C3F;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y41_N9
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~16 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .lut_mask = 16'hC30C;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N12
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~18 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .lut_mask = 16'h3C3F;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N14
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~20 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .lut_mask = 16'hC30C;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~22 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .lut_mask = 16'h5A5F;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~24 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .lut_mask = 16'hA50A;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N20
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~26 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .lut_mask = 16'h5A5F;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N22
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~28 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .lut_mask = 16'hA50A;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N24
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~30 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .lut_mask = 16'h0FF0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y41_N25
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N23
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N21
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N19
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N17
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N15
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N13
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y41_N11
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .lut_mask = 16'hF0CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFF0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0800;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N13
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'h7430;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hFCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .lut_mask = 16'hC0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][3]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h2000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N11
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N19
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 .lut_mask = 16'h0040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 .lut_mask = 16'hCE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h2000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .lut_mask = 16'hCFC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][2]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y42_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_1~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .lut_mask = 16'h0303;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 .lut_mask = 16'h0020;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h00D8;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N21
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'h00D8;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N29
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N6
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h5A5F;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'h00D8;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N27
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC30C;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'h00D8;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N25
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~9 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = 16'h5A5A;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 .lut_mask = 16'h3210;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N31
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [5]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hC000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h00D8;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N23
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13 .lut_mask = 16'h00A0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12 .lut_mask = 16'h2000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 .lut_mask = 16'hFFEC;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N31
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N29
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29_combout ),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N27
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27_combout ),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N25
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25_combout ),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N23
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23_combout ),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N21
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21_combout ),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N19
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19_combout ),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N17
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17_combout ),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N15
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15_combout ),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y42_N13
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.clrn(!\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N25
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF0A4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .lut_mask = 16'h8800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0101;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N23
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.clrn(!\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .lut_mask = 16'hA280;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N25
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.clrn(!\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N19
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N5
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N21
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~17_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~16_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~13_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .lut_mask = 16'hEEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][4]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]~q ),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF50;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N1
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(gnd),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hFF50;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N17
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 .lut_mask = 16'hFEFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 .lut_mask = 16'h88F8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h000A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h666B;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .lut_mask = 16'hFFC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h0E0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h0E0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .lut_mask = 16'h0108;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .lut_mask = 16'h1818;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h2320;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hFC22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h3CCF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hA505;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h3C3C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~17_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .lut_mask = 16'hF111;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h2291;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'h0030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'h5D0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h4400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~10_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'hEED8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'h9191;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hC000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'hD3A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'h1F10;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hAACC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .lut_mask = 16'hF1DD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h8F88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hCCC0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h3C30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'h0804;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \Reset~input (
	.i(Reset),
	.ibar(gnd),
	.o(\Reset~input_o ));
// synopsys translate_off
defparam \Reset~input .bus_hold = "false";
defparam \Reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \Reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \Reset~inputclkctrl .clock_type = "global clock";
defparam \Reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X50_Y37_N1
dffeas \MULT1|controle_multiciclo|pr_state.ST_DECODE (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_DECODE .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_DECODE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \MULT1|wPCNext[6]~5 (
// Equation(s):
// \MULT1|wPCNext[6]~5_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [6]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector25~combout ))

	.dataa(\MULT1|ula|Selector25~combout ),
	.datab(\MULT1|SaidaULA [6]),
	.datac(gnd),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[6]~5 .lut_mask = 16'hCCAA;
defparam \MULT1|wPCNext[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \MULT1|Equal0~5 (
// Equation(s):
// \MULT1|Equal0~5_combout  = (\MULT1|InstReg [5] & !\MULT1|InstReg [4])

	.dataa(gnd),
	.datab(\MULT1|InstReg [5]),
	.datac(\MULT1|InstReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|Equal0~5 .lut_mask = 16'h0C0C;
defparam \MULT1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state.ST_BRANCH~0 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state.ST_BRANCH~0_combout  = (\MULT1|InstReg [6] & (\MULT1|controle_multiciclo|pr_state.ST_DECODE~q  & (\MULT1|Equal0~5_combout  & \MULT1|controle_multiciclo|Equal1~0_combout )))

	.dataa(\MULT1|InstReg [6]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.datac(\MULT1|Equal0~5_combout ),
	.datad(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state.ST_BRANCH~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state.ST_BRANCH~0 .lut_mask = 16'h8000;
defparam \MULT1|controle_multiciclo|nx_state.ST_BRANCH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N9
dffeas \MULT1|controle_multiciclo|pr_state.ST_BRANCH (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|nx_state.ST_BRANCH~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_BRANCH .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_BRANCH .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N9
dffeas \MULT1|controle_multiciclo|pr_state.ST_LW1 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|controle_multiciclo|pr_state.ST_LW~q ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_LW1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_LW1 .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_LW1 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y36_N17
dffeas \MULT1|controle_multiciclo|pr_state.ST_LW2 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|controle_multiciclo|pr_state.ST_LW1~q ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_LW2 .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_LW2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr10~0 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr10~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & !\MULT1|controle_multiciclo|pr_state.ST_JAL~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JAL~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr10~0 .lut_mask = 16'h000F;
defparam \MULT1|controle_multiciclo|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \MULT1|wPCNext[9]~8 (
// Equation(s):
// \MULT1|wPCNext[9]~8_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [9]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector22~combout ))

	.dataa(\MULT1|ula|Selector22~combout ),
	.datab(gnd),
	.datac(\MULT1|SaidaULA [9]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[9]~8 .lut_mask = 16'hF0AA;
defparam \MULT1|wPCNext[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N19
dffeas \MULT1|PC[9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[9]~8_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[9] .is_wysiwyg = "true";
defparam \MULT1|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N12
cycloneive_lcell_comb \MULT1|wEndereco[9]~7 (
// Equation(s):
// \MULT1|wEndereco[9]~7_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|SaidaULA [9]))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|PC [9])))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (((\MULT1|SaidaULA [9]))))

	.dataa(\MULT1|PC [9]),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|SaidaULA [9]),
	.cin(gnd),
	.combout(\MULT1|wEndereco[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[9]~7 .lut_mask = 16'hFB08;
defparam \MULT1|wEndereco[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N0
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state.ST_RTYPE~0 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state.ST_RTYPE~0_combout  = (\MULT1|controle_multiciclo|pr_state.ST_DECODE~q  & \MULT1|controle_multiciclo|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.datad(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state.ST_RTYPE~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state.ST_RTYPE~0 .lut_mask = 16'hF000;
defparam \MULT1|controle_multiciclo|nx_state.ST_RTYPE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state.ST_RTYPE~1 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state.ST_RTYPE~1_combout  = (\MULT1|InstReg [5] & (!\MULT1|InstReg [6] & (\MULT1|controle_multiciclo|nx_state.ST_RTYPE~0_combout  & \MULT1|InstReg [4])))

	.dataa(\MULT1|InstReg [5]),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|controle_multiciclo|nx_state.ST_RTYPE~0_combout ),
	.datad(\MULT1|InstReg [4]),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state.ST_RTYPE~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state.ST_RTYPE~1 .lut_mask = 16'h2000;
defparam \MULT1|controle_multiciclo|nx_state.ST_RTYPE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N23
dffeas \MULT1|controle_multiciclo|pr_state.ST_RTYPE (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|nx_state.ST_RTYPE~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_RTYPE .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_RTYPE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \MULT1|wEntrada1ULA[0]~34 (
// Equation(s):
// \MULT1|wEntrada1ULA[0]~34_combout  = (\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ) # (!\MULT1|wEntrada1ULA[0]~32_combout )))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datad(\MULT1|wEntrada1ULA[0]~32_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[0]~34 .lut_mask = 16'hFEFF;
defparam \MULT1|wEntrada1ULA[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y38_N3
dffeas \MULT1|PCBack[22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [22]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[22] .is_wysiwyg = "true";
defparam \MULT1|PCBack[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][2]~q ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h2000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hFAAA;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N15
dffeas \MULT1|PCBack[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [3]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[3] .is_wysiwyg = "true";
defparam \MULT1|PCBack[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N16
cycloneive_lcell_comb \MULT1|wEntrada1ULA[3]~92 (
// Equation(s):
// \MULT1|wEntrada1ULA[3]~92_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [3]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [3]))

	.dataa(\MULT1|A [3]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[3]~92_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[3]~92 .lut_mask = 16'hE2E2;
defparam \MULT1|wEntrada1ULA[3]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N14
cycloneive_lcell_comb \MULT1|wEntrada1ULA[3]~93 (
// Equation(s):
// \MULT1|wEntrada1ULA[3]~93_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|wEntrada1ULA[3]~92_combout ))) # (!\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|PCBack [3]))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datac(\MULT1|PCBack [3]),
	.datad(\MULT1|wEntrada1ULA[3]~92_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[3]~93_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[3]~93 .lut_mask = 16'hFC30;
defparam \MULT1|wEntrada1ULA[3]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \MULT1|Equal0~6 (
// Equation(s):
// \MULT1|Equal0~6_combout  = (\MULT1|InstReg [2] & \MULT1|InstReg [6])

	.dataa(gnd),
	.datab(\MULT1|InstReg [2]),
	.datac(gnd),
	.datad(\MULT1|InstReg [6]),
	.cin(gnd),
	.combout(\MULT1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|Equal0~6 .lut_mask = 16'hCC00;
defparam \MULT1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \MULT1|wEntrada2ULA[4]~74 (
// Equation(s):
// \MULT1|wEntrada2ULA[4]~74_combout  = (!\MULT1|InstReg [3] & (!\MULT1|InstReg [5] & (!\MULT1|InstReg [2] & !\MULT1|InstReg [6])))

	.dataa(\MULT1|InstReg [3]),
	.datab(\MULT1|InstReg [5]),
	.datac(\MULT1|InstReg [2]),
	.datad(\MULT1|InstReg [6]),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[4]~74 .lut_mask = 16'h0001;
defparam \MULT1|wEntrada2ULA[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \MULT1|wEntrada2ULA[4]~75 (
// Equation(s):
// \MULT1|wEntrada2ULA[4]~75_combout  = (\MULT1|imGerador|WideOr0~3_combout  & ((\MULT1|wEntrada2ULA[4]~74_combout ) # ((\MULT1|Equal0~5_combout  & \MULT1|Equal0~6_combout ))))

	.dataa(\MULT1|Equal0~5_combout ),
	.datab(\MULT1|Equal0~6_combout ),
	.datac(\MULT1|imGerador|WideOr0~3_combout ),
	.datad(\MULT1|wEntrada2ULA[4]~74_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[4]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[4]~75 .lut_mask = 16'hF080;
defparam \MULT1|wEntrada2ULA[4]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \MULT1|wEntrada2ULA[3]~80 (
// Equation(s):
// \MULT1|wEntrada2ULA[3]~80_combout  = (\MULT1|Equal5~0_combout  & (\MULT1|InstReg [23] & \MULT1|wEntrada2ULA[4]~75_combout ))

	.dataa(\MULT1|Equal5~0_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(gnd),
	.datad(\MULT1|wEntrada2ULA[4]~75_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[3]~80 .lut_mask = 16'h8800;
defparam \MULT1|wEntrada2ULA[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \MULT1|wEntrada2ULA[4]~77 (
// Equation(s):
// \MULT1|wEntrada2ULA[4]~77_combout  = (\MULT1|Equal5~0_combout  & (\MULT1|Equal0~5_combout  & (\MULT1|controle_multiciclo|Equal1~0_combout  & !\MULT1|wEntrada2ULA[4]~75_combout )))

	.dataa(\MULT1|Equal5~0_combout ),
	.datab(\MULT1|Equal0~5_combout ),
	.datac(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.datad(\MULT1|wEntrada2ULA[4]~75_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[4]~77 .lut_mask = 16'h0080;
defparam \MULT1|wEntrada2ULA[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hFAF0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \MULT1|wPCNext[10]~9 (
// Equation(s):
// \MULT1|wPCNext[10]~9_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [10]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector21~combout ))

	.dataa(gnd),
	.datab(\MULT1|ula|Selector21~combout ),
	.datac(\MULT1|SaidaULA [10]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[10]~9 .lut_mask = 16'hF0CC;
defparam \MULT1|wPCNext[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N21
dffeas \MULT1|PC[10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[10]~9_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[10] .is_wysiwyg = "true";
defparam \MULT1|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N8
cycloneive_lcell_comb \MULT1|wPCNext[12]~11 (
// Equation(s):
// \MULT1|wPCNext[12]~11_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [12])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector19~combout )))

	.dataa(gnd),
	.datab(\MULT1|SaidaULA [12]),
	.datac(\MULT1|ula|Selector19~combout ),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[12]~11 .lut_mask = 16'hCCF0;
defparam \MULT1|wPCNext[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N9
dffeas \MULT1|PC[12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[12]~11_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[12] .is_wysiwyg = "true";
defparam \MULT1|PC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N17
dffeas \MULT1|PCBack[12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [12]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[12] .is_wysiwyg = "true";
defparam \MULT1|PCBack[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state~0 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state~0_combout  = (\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ) # (\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q )

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state~0 .lut_mask = 16'hFAFA;
defparam \MULT1|controle_multiciclo|nx_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N27
dffeas \MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|nx_state~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~1 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~1_combout  = (\MULT1|InstReg [10] & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q ) # (!\MULT1|controle_multiciclo|WideOr10~0_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q ),
	.datad(\MULT1|InstReg [10]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~1 .lut_mask = 16'hFB00;
defparam \MULT1|bancoRegister|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \MULT1|imGerador|Selector8~0 (
// Equation(s):
// \MULT1|imGerador|Selector8~0_combout  = (\MULT1|InstReg [31] & (!\MULT1|InstReg [6] & \MULT1|controle_multiciclo|Equal1~0_combout ))

	.dataa(\MULT1|InstReg [31]),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|imGerador|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|imGerador|Selector8~0 .lut_mask = 16'h2020;
defparam \MULT1|imGerador|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \MULT1|imGerador|Selector13~0 (
// Equation(s):
// \MULT1|imGerador|Selector13~0_combout  = (\MULT1|InstReg [1] & (\MULT1|InstReg [0] & \MULT1|InstReg [31]))

	.dataa(\MULT1|InstReg [1]),
	.datab(\MULT1|InstReg [0]),
	.datac(\MULT1|InstReg [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|imGerador|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|imGerador|Selector13~0 .lut_mask = 16'h8080;
defparam \MULT1|imGerador|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \MULT1|ula|Selector30~0 (
// Equation(s):
// \MULT1|ula|Selector30~0_combout  = (\MULT1|aluControl|WideOr0~6_combout  & (\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q  & ((\MULT1|InstReg [30]) # (!\MULT1|aluControl|Equal3~2_combout ))))

	.dataa(\MULT1|aluControl|WideOr0~6_combout ),
	.datab(\MULT1|aluControl|Equal3~2_combout ),
	.datac(\MULT1|InstReg [30]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector30~0 .lut_mask = 16'hA200;
defparam \MULT1|ula|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \MULT1|ula|Selector30~1 (
// Equation(s):
// \MULT1|ula|Selector30~1_combout  = (\MULT1|aluControl|Mux0~1_combout  & ((\MULT1|ula|Selector30~0_combout ) # ((\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q )))) # (!\MULT1|aluControl|Mux0~1_combout  & (((!\MULT1|aluControl|Mux1~0_combout ))))

	.dataa(\MULT1|ula|Selector30~0_combout ),
	.datab(\MULT1|aluControl|Mux0~1_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|aluControl|Mux1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector30~1 .lut_mask = 16'hC8FB;
defparam \MULT1|ula|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \MULT1|imGerador|Selector8~1 (
// Equation(s):
// \MULT1|imGerador|Selector8~1_combout  = (\MULT1|controle_multiciclo|Equal1~0_combout  & (!\MULT1|InstReg [6] & (!\MULT1|InstReg [5] & \MULT1|InstReg [31])))

	.dataa(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|InstReg [5]),
	.datad(\MULT1|InstReg [31]),
	.cin(gnd),
	.combout(\MULT1|imGerador|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|imGerador|Selector8~1 .lut_mask = 16'h0200;
defparam \MULT1|imGerador|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \MULT1|wEntrada2ULA[15]~46 (
// Equation(s):
// \MULT1|wEntrada2ULA[15]~46_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|InstReg [4]) # ((!\MULT1|controle_multiciclo|pr_state.ST_DECODE~q  & \MULT1|wEntrada1ULA[0]~32_combout ))))

	.dataa(\MULT1|InstReg [4]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datad(\MULT1|wEntrada1ULA[0]~32_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[15]~46 .lut_mask = 16'h0B0A;
defparam \MULT1|wEntrada2ULA[15]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \MULT1|wEntrada2ULA[15]~47 (
// Equation(s):
// \MULT1|wEntrada2ULA[15]~47_combout  = (\MULT1|Equal5~0_combout  & ((\MULT1|InstReg [5]) # (\MULT1|InstReg [4])))

	.dataa(gnd),
	.datab(\MULT1|InstReg [5]),
	.datac(\MULT1|InstReg [4]),
	.datad(\MULT1|Equal5~0_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[15]~47 .lut_mask = 16'hFC00;
defparam \MULT1|wEntrada2ULA[15]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \MULT1|wEntrada2ULA[16]~54 (
// Equation(s):
// \MULT1|wEntrada2ULA[16]~54_combout  = (\MULT1|wEntrada2ULA[15]~46_combout  & ((\MULT1|wEntrada2ULA[15]~47_combout  & (\MULT1|imGerador|Selector8~1_combout )) # (!\MULT1|wEntrada2ULA[15]~47_combout  & ((\MULT1|B [16]))))) # 
// (!\MULT1|wEntrada2ULA[15]~46_combout  & (((\MULT1|wEntrada2ULA[15]~47_combout ))))

	.dataa(\MULT1|imGerador|Selector8~1_combout ),
	.datab(\MULT1|B [16]),
	.datac(\MULT1|wEntrada2ULA[15]~46_combout ),
	.datad(\MULT1|wEntrada2ULA[15]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[16]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[16]~54 .lut_mask = 16'hAFC0;
defparam \MULT1|wEntrada2ULA[16]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \MULT1|wEntrada2ULA[15]~45 (
// Equation(s):
// \MULT1|wEntrada2ULA[15]~45_combout  = (\MULT1|InstReg [4]) # ((\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ) # ((!\MULT1|controle_multiciclo|pr_state.ST_DECODE~q  & \MULT1|wEntrada1ULA[0]~32_combout )))

	.dataa(\MULT1|InstReg [4]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datad(\MULT1|wEntrada1ULA[0]~32_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[15]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[15]~45 .lut_mask = 16'hFBFA;
defparam \MULT1|wEntrada2ULA[15]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \MULT1|wEntrada2ULA[19]~90 (
// Equation(s):
// \MULT1|wEntrada2ULA[19]~90_combout  = (!\MULT1|InstReg [3] & ((\MULT1|InstReg [2] & ((\MULT1|InstReg [6]))) # (!\MULT1|InstReg [2] & (\MULT1|InstReg [0]))))

	.dataa(\MULT1|InstReg [3]),
	.datab(\MULT1|InstReg [0]),
	.datac(\MULT1|InstReg [2]),
	.datad(\MULT1|InstReg [6]),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[19]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[19]~90 .lut_mask = 16'h5404;
defparam \MULT1|wEntrada2ULA[19]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \MULT1|wEntrada2ULA[19]~91 (
// Equation(s):
// \MULT1|wEntrada2ULA[19]~91_combout  = (\MULT1|wEntrada2ULA[19]~90_combout  & ((\MULT1|InstReg [2]) # ((\MULT1|InstReg [31] & \MULT1|InstReg [1]))))

	.dataa(\MULT1|InstReg [2]),
	.datab(\MULT1|InstReg [31]),
	.datac(\MULT1|InstReg [1]),
	.datad(\MULT1|wEntrada2ULA[19]~90_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[19]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[19]~91 .lut_mask = 16'hEA00;
defparam \MULT1|wEntrada2ULA[19]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \MULT1|wEntrada2ULA[15]~89 (
// Equation(s):
// \MULT1|wEntrada2ULA[15]~89_combout  = (\MULT1|InstReg [6] & (\MULT1|InstReg [2] & ((\MULT1|imGerador|WideOr0~3_combout ) # (!\MULT1|InstReg [3]))))

	.dataa(\MULT1|InstReg [3]),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|imGerador|WideOr0~3_combout ),
	.datad(\MULT1|InstReg [2]),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[15]~89 .lut_mask = 16'hC400;
defparam \MULT1|wEntrada2ULA[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \MULT1|wEntrada2ULA[16]~53 (
// Equation(s):
// \MULT1|wEntrada2ULA[16]~53_combout  = (\MULT1|wEntrada2ULA[19]~91_combout  & ((\MULT1|imGerador|Selector13~0_combout ) # ((!\MULT1|wEntrada2ULA[15]~89_combout )))) # (!\MULT1|wEntrada2ULA[19]~91_combout  & (((\MULT1|InstReg [16] & 
// \MULT1|wEntrada2ULA[15]~89_combout ))))

	.dataa(\MULT1|imGerador|Selector13~0_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|wEntrada2ULA[19]~91_combout ),
	.datad(\MULT1|wEntrada2ULA[15]~89_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[16]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[16]~53 .lut_mask = 16'hACF0;
defparam \MULT1|wEntrada2ULA[16]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \MULT1|wEntrada2ULA[16] (
// Equation(s):
// \MULT1|wEntrada2ULA [16] = (\MULT1|wEntrada2ULA[16]~54_combout  & (((\MULT1|wEntrada2ULA[15]~45_combout ) # (\MULT1|wEntrada2ULA[16]~53_combout )))) # (!\MULT1|wEntrada2ULA[16]~54_combout  & (\MULT1|imGerador|Selector8~0_combout  & 
// (!\MULT1|wEntrada2ULA[15]~45_combout )))

	.dataa(\MULT1|imGerador|Selector8~0_combout ),
	.datab(\MULT1|wEntrada2ULA[16]~54_combout ),
	.datac(\MULT1|wEntrada2ULA[15]~45_combout ),
	.datad(\MULT1|wEntrada2ULA[16]~53_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA [16]),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[16] .lut_mask = 16'hCEC2;
defparam \MULT1|wEntrada2ULA[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(\MULT1|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\Reset~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MULT1|B [17],\MULT1|B [16],\MULT1|B [15],\MULT1|B [14],\MULT1|B [13],\MULT1|B [12],\MULT1|B [11],\MULT1|B [10],\MULT1|B [9]}),
	.portaaddr({\MULT1|wEndereco[11]~9_combout ,\MULT1|wEndereco[10]~8_combout ,\MULT1|wEndereco[9]~7_combout ,\MULT1|wEndereco[8]~6_combout ,\MULT1|wEndereco[7]~5_combout ,\MULT1|wEndereco[6]~4_combout ,\MULT1|wEndereco[5]~3_combout ,\MULT1|wEndereco[4]~2_combout ,
\MULT1|wEndereco[3]~1_combout ,\MULT1|wEndereco[2]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_output_clock_enable = "ena0";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "de1_data.mif";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "Multiciclo:MULT1|ramD:MemD|altsyncram:altsyncram_component|altsyncram_53l1:auto_generated|altsyncram_9db2:altsyncram1|ALTSYNCRAM";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 10;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 1023;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 1024;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 10;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 1023;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 1024;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\MULT1|InstReg[31]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MULT1|B [17],\MULT1|B [16],\MULT1|B [15],\MULT1|B [14],\MULT1|B [13],\MULT1|B [12],\MULT1|B [11],\MULT1|B [10],\MULT1|B [9]}),
	.portaaddr({\MULT1|wEndereco[11]~9_combout ,\MULT1|wEndereco[10]~8_combout ,\MULT1|wEndereco[9]~7_combout ,\MULT1|wEndereco[8]~6_combout ,\MULT1|wEndereco[7]~5_combout ,\MULT1|wEndereco[6]~4_combout ,\MULT1|wEndereco[5]~3_combout ,\MULT1|wEndereco[4]~2_combout ,
\MULT1|wEndereco[3]~1_combout ,\MULT1|wEndereco[2]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .clk0_output_clock_enable = "ena0";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file = "de1_text.mif";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .init_file_layout = "port_a";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "Multiciclo:MULT1|ramI:MemC|altsyncram:altsyncram_component|altsyncram_r5l1:auto_generated|altsyncram_keb2:altsyncram1|ALTSYNCRAM";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 10;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "clock0";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 1023;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 1024;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 32;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 10;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 1023;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 1024;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 32;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_write_enable_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M9K";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004012200BCDC6A341A0F040E01487070341;
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N10
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hBB88;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1 .lut_mask = 16'h8080;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~1_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2 .lut_mask = 16'hFEFA;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N11
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N8
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hF3C0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N9
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~9 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~9_combout  = (\MULT1|InstReg [9] & !\MULT1|InstReg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|InstReg [9]),
	.datad(\MULT1|InstReg [7]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~9 .lut_mask = 16'h00F0;
defparam \MULT1|bancoRegister|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~18 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~18_combout  = (!\MULT1|InstReg [8] & (\MULT1|InstReg [11] & (\MULT1|bancoRegister|Decoder0~1_combout  & \MULT1|bancoRegister|Decoder0~9_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|InstReg [11]),
	.datac(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~18 .lut_mask = 16'h4000;
defparam \MULT1|bancoRegister|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \MULT1|bancoRegister|registers[28][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~11 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~11_combout  = (!\MULT1|InstReg [9] & !\MULT1|InstReg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|InstReg [9]),
	.datad(\MULT1|InstReg [7]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~11 .lut_mask = 16'h000F;
defparam \MULT1|bancoRegister|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~16 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~16_combout  = (!\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~1_combout  & (\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~11_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~16 .lut_mask = 16'h4000;
defparam \MULT1|bancoRegister|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \MULT1|bancoRegister|registers[24][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \MULT1|bancoRegister|registers[20][23]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[20][23]~feeder_combout  = \MULT1|wDadoEscritaReg[23]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[20][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][23]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[20][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~3 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~3_combout  = (!\MULT1|InstReg [10] & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q ) # (!\MULT1|controle_multiciclo|WideOr10~0_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q ),
	.datad(\MULT1|InstReg [10]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~3 .lut_mask = 16'h00FB;
defparam \MULT1|bancoRegister|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~4 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~4_combout  = (\MULT1|bancoRegister|Decoder0~3_combout  & !\MULT1|InstReg [8])

	.dataa(\MULT1|bancoRegister|Decoder0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|InstReg [8]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~4 .lut_mask = 16'h00AA;
defparam \MULT1|bancoRegister|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~15 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~15_combout  = (\MULT1|InstReg [9] & (!\MULT1|InstReg [7] & (\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~4_combout )))

	.dataa(\MULT1|InstReg [9]),
	.datab(\MULT1|InstReg [7]),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~15 .lut_mask = 16'h2000;
defparam \MULT1|bancoRegister|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \MULT1|bancoRegister|registers[20][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[20][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~17 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~17_combout  = (!\MULT1|InstReg [9] & (!\MULT1|InstReg [7] & (\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~4_combout )))

	.dataa(\MULT1|InstReg [9]),
	.datab(\MULT1|InstReg [7]),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~17 .lut_mask = 16'h1000;
defparam \MULT1|bancoRegister|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \MULT1|bancoRegister|registers[16][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~4_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[20][23]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[16][23]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[20][23]~q ),
	.datad(\MULT1|bancoRegister|registers[16][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~4 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~5_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux8~4_combout  & (\MULT1|bancoRegister|registers[28][23]~q )) # (!\MULT1|bancoRegister|Mux8~4_combout  & ((\MULT1|bancoRegister|registers[24][23]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux8~4_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[28][23]~q ),
	.datac(\MULT1|bancoRegister|registers[24][23]~q ),
	.datad(\MULT1|bancoRegister|Mux8~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~12 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~12_combout  = (\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~1_combout  & (\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~11_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~12 .lut_mask = 16'h8000;
defparam \MULT1|bancoRegister|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \MULT1|bancoRegister|registers[26][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~14 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~14_combout  = (\MULT1|InstReg [8] & (\MULT1|InstReg [11] & (\MULT1|bancoRegister|Decoder0~1_combout  & \MULT1|bancoRegister|Decoder0~9_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|InstReg [11]),
	.datac(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~14 .lut_mask = 16'h8000;
defparam \MULT1|bancoRegister|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N17
dffeas \MULT1|bancoRegister|registers[30][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~10 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~10_combout  = (\MULT1|bancoRegister|Decoder0~3_combout  & (\MULT1|bancoRegister|Decoder0~9_combout  & (\MULT1|InstReg [8] & \MULT1|InstReg [11])))

	.dataa(\MULT1|bancoRegister|Decoder0~3_combout ),
	.datab(\MULT1|bancoRegister|Decoder0~9_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|InstReg [11]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~10 .lut_mask = 16'h8000;
defparam \MULT1|bancoRegister|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N17
dffeas \MULT1|bancoRegister|registers[22][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~2_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[22][23]~q ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((!\MULT1|InstReg [18] & \MULT1|bancoRegister|registers[18][23]~q ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[22][23]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[18][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~2 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~3_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux8~2_combout  & ((\MULT1|bancoRegister|registers[30][23]~q ))) # (!\MULT1|bancoRegister|Mux8~2_combout  & (\MULT1|bancoRegister|registers[26][23]~q )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux8~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[26][23]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[30][23]~q ),
	.datad(\MULT1|bancoRegister|Mux8~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~3 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux8~3_combout ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux8~5_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux8~5_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux8~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~6 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~7 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~7_combout  = (\MULT1|InstReg [9] & \MULT1|InstReg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|InstReg [9]),
	.datad(\MULT1|InstReg [7]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~7 .lut_mask = 16'hF000;
defparam \MULT1|bancoRegister|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~22 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~22_combout  = (\MULT1|InstReg [11] & (\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~1_combout  & \MULT1|bancoRegister|Decoder0~7_combout )))

	.dataa(\MULT1|InstReg [11]),
	.datab(\MULT1|InstReg [8]),
	.datac(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~22 .lut_mask = 16'h8000;
defparam \MULT1|bancoRegister|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N27
dffeas \MULT1|bancoRegister|registers[31][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~21 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~21_combout  = (\MULT1|bancoRegister|Decoder0~3_combout  & (\MULT1|bancoRegister|Decoder0~0_combout  & (\MULT1|InstReg [8] & \MULT1|InstReg [11])))

	.dataa(\MULT1|bancoRegister|Decoder0~3_combout ),
	.datab(\MULT1|bancoRegister|Decoder0~0_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|InstReg [11]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~21 .lut_mask = 16'h8000;
defparam \MULT1|bancoRegister|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N3
dffeas \MULT1|bancoRegister|registers[19][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N17
dffeas \MULT1|bancoRegister|registers[27][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[27][23]~q ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][23]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[19][23]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[27][23]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~7 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~20 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~20_combout  = (\MULT1|InstReg [11] & (\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~3_combout  & \MULT1|bancoRegister|Decoder0~7_combout )))

	.dataa(\MULT1|InstReg [11]),
	.datab(\MULT1|InstReg [8]),
	.datac(\MULT1|bancoRegister|Decoder0~3_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~20 .lut_mask = 16'h8000;
defparam \MULT1|bancoRegister|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N11
dffeas \MULT1|bancoRegister|registers[23][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~8_combout  = (\MULT1|bancoRegister|Mux8~7_combout  & ((\MULT1|bancoRegister|registers[31][23]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux8~7_combout  & (((\MULT1|InstReg [17] & 
// \MULT1|bancoRegister|registers[23][23]~q ))))

	.dataa(\MULT1|bancoRegister|registers[31][23]~q ),
	.datab(\MULT1|bancoRegister|Mux8~7_combout ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[23][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~8 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~5 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~5_combout  = (\MULT1|InstReg [9] & (\MULT1|InstReg [7] & (\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~4_combout )))

	.dataa(\MULT1|InstReg [9]),
	.datab(\MULT1|InstReg [7]),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~5 .lut_mask = 16'h8000;
defparam \MULT1|bancoRegister|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N25
dffeas \MULT1|bancoRegister|registers[21][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~2 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~2_combout  = (\MULT1|bancoRegister|Decoder0~1_combout  & (\MULT1|bancoRegister|Decoder0~0_combout  & (!\MULT1|InstReg [8] & \MULT1|InstReg [11])))

	.dataa(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datab(\MULT1|bancoRegister|Decoder0~0_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|InstReg [11]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~2 .lut_mask = 16'h0800;
defparam \MULT1|bancoRegister|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N27
dffeas \MULT1|bancoRegister|registers[25][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~6 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~6_combout  = (!\MULT1|InstReg [9] & (\MULT1|InstReg [7] & (\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~4_combout )))

	.dataa(\MULT1|InstReg [9]),
	.datab(\MULT1|InstReg [7]),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~6 .lut_mask = 16'h4000;
defparam \MULT1|bancoRegister|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N29
dffeas \MULT1|bancoRegister|registers[17][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~0_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[25][23]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[17][23]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][23]~q ),
	.datad(\MULT1|bancoRegister|registers[17][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~8 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~8_combout  = (\MULT1|InstReg [11] & (!\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~1_combout  & \MULT1|bancoRegister|Decoder0~7_combout )))

	.dataa(\MULT1|InstReg [11]),
	.datab(\MULT1|InstReg [8]),
	.datac(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~8 .lut_mask = 16'h2000;
defparam \MULT1|bancoRegister|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N9
dffeas \MULT1|bancoRegister|registers[29][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~1_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux8~0_combout  & ((\MULT1|bancoRegister|registers[29][23]~q ))) # (!\MULT1|bancoRegister|Mux8~0_combout  & (\MULT1|bancoRegister|registers[21][23]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux8~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[21][23]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux8~0_combout ),
	.datad(\MULT1|bancoRegister|registers[29][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~1 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux8~6_combout  & (\MULT1|bancoRegister|Mux8~8_combout )) # (!\MULT1|bancoRegister|Mux8~6_combout  & ((\MULT1|bancoRegister|Mux8~1_combout ))))) # (!\MULT1|InstReg [15] & 
// (\MULT1|bancoRegister|Mux8~6_combout ))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux8~6_combout ),
	.datac(\MULT1|bancoRegister|Mux8~8_combout ),
	.datad(\MULT1|bancoRegister|Mux8~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~9 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~36 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~36_combout  = (!\MULT1|InstReg [8] & (!\MULT1|InstReg [11] & (\MULT1|bancoRegister|Decoder0~1_combout  & \MULT1|bancoRegister|Decoder0~9_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|InstReg [11]),
	.datac(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~36 .lut_mask = 16'h1000;
defparam \MULT1|bancoRegister|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N15
dffeas \MULT1|bancoRegister|registers[12][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~35 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~35_combout  = (!\MULT1|InstReg [11] & (!\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~1_combout  & \MULT1|bancoRegister|Decoder0~7_combout )))

	.dataa(\MULT1|InstReg [11]),
	.datab(\MULT1|InstReg [8]),
	.datac(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~35 .lut_mask = 16'h1000;
defparam \MULT1|bancoRegister|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \MULT1|bancoRegister|registers[13][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~17_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16]) # (\MULT1|bancoRegister|registers[13][23]~q )))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][23]~q  & (!\MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[12][23]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[13][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~17 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~37 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~37_combout  = (!\MULT1|InstReg [11] & (\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~1_combout  & \MULT1|bancoRegister|Decoder0~7_combout )))

	.dataa(\MULT1|InstReg [11]),
	.datab(\MULT1|InstReg [8]),
	.datac(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~37 .lut_mask = 16'h4000;
defparam \MULT1|bancoRegister|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N19
dffeas \MULT1|bancoRegister|registers[15][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|registers[14][23]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[14][23]~feeder_combout  = \MULT1|wDadoEscritaReg[23]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[14][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][23]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[14][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~34 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~34_combout  = (\MULT1|InstReg [8] & (!\MULT1|InstReg [11] & (\MULT1|bancoRegister|Decoder0~1_combout  & \MULT1|bancoRegister|Decoder0~9_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|InstReg [11]),
	.datac(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~34 .lut_mask = 16'h2000;
defparam \MULT1|bancoRegister|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N9
dffeas \MULT1|bancoRegister|registers[14][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[14][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~18_combout  = (\MULT1|bancoRegister|Mux8~17_combout  & ((\MULT1|bancoRegister|registers[15][23]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux8~17_combout  & (((\MULT1|bancoRegister|registers[14][23]~q  & 
// \MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|Mux8~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][23]~q ),
	.datac(\MULT1|bancoRegister|registers[14][23]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~27 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~27_combout  = (\MULT1|bancoRegister|Decoder0~3_combout  & (\MULT1|bancoRegister|Decoder0~9_combout  & (\MULT1|InstReg [8] & !\MULT1|InstReg [11])))

	.dataa(\MULT1|bancoRegister|Decoder0~3_combout ),
	.datab(\MULT1|bancoRegister|Decoder0~9_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|InstReg [11]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~27 .lut_mask = 16'h0080;
defparam \MULT1|bancoRegister|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N29
dffeas \MULT1|bancoRegister|registers[6][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~30 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~30_combout  = (!\MULT1|InstReg [11] & (\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~3_combout  & \MULT1|bancoRegister|Decoder0~7_combout )))

	.dataa(\MULT1|InstReg [11]),
	.datab(\MULT1|InstReg [8]),
	.datac(\MULT1|bancoRegister|Decoder0~3_combout ),
	.datad(\MULT1|bancoRegister|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~30 .lut_mask = 16'h4000;
defparam \MULT1|bancoRegister|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N15
dffeas \MULT1|bancoRegister|registers[7][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~29 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~29_combout  = (\MULT1|InstReg [9] & (!\MULT1|InstReg [7] & (!\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~4_combout )))

	.dataa(\MULT1|InstReg [9]),
	.datab(\MULT1|InstReg [7]),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~29 .lut_mask = 16'h0200;
defparam \MULT1|bancoRegister|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N1
dffeas \MULT1|bancoRegister|registers[4][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~28 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~28_combout  = (\MULT1|InstReg [9] & (\MULT1|InstReg [7] & (!\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~4_combout )))

	.dataa(\MULT1|InstReg [9]),
	.datab(\MULT1|InstReg [7]),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~28 .lut_mask = 16'h0800;
defparam \MULT1|bancoRegister|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N31
dffeas \MULT1|bancoRegister|registers[5][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][23]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][23]~q 
// ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[4][23]~q ),
	.datac(\MULT1|bancoRegister|registers[5][23]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~10 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux8~10_combout  & ((\MULT1|bancoRegister|registers[7][23]~q ))) # (!\MULT1|bancoRegister|Mux8~10_combout  & (\MULT1|bancoRegister|registers[6][23]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux8~10_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][23]~q ),
	.datac(\MULT1|bancoRegister|registers[7][23]~q ),
	.datad(\MULT1|bancoRegister|Mux8~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~11 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~32 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~32_combout  = (\MULT1|bancoRegister|Decoder0~3_combout  & (\MULT1|bancoRegister|Decoder0~0_combout  & (!\MULT1|InstReg [8] & !\MULT1|InstReg [11])))

	.dataa(\MULT1|bancoRegister|Decoder0~3_combout ),
	.datab(\MULT1|bancoRegister|Decoder0~0_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|InstReg [11]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~32 .lut_mask = 16'h0008;
defparam \MULT1|bancoRegister|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N7
dffeas \MULT1|bancoRegister|registers[1][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~31 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~31_combout  = (\MULT1|bancoRegister|Decoder0~3_combout  & (\MULT1|bancoRegister|Decoder0~0_combout  & (\MULT1|InstReg [8] & !\MULT1|InstReg [11])))

	.dataa(\MULT1|bancoRegister|Decoder0~3_combout ),
	.datab(\MULT1|bancoRegister|Decoder0~0_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|InstReg [11]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~31 .lut_mask = 16'h0080;
defparam \MULT1|bancoRegister|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N21
dffeas \MULT1|bancoRegister|registers[3][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][23]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][23]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][23]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[3][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~14 .lut_mask = 16'hE020;
defparam \MULT1|bancoRegister|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~33 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~33_combout  = (\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~11_combout  & (!\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~3_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|bancoRegister|Decoder0~11_combout ),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~33 .lut_mask = 16'h0800;
defparam \MULT1|bancoRegister|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N13
dffeas \MULT1|bancoRegister|registers[2][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~15_combout  = (\MULT1|bancoRegister|Mux8~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|InstReg [16] & \MULT1|bancoRegister|registers[2][23]~q )))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|Mux8~14_combout ),
	.datad(\MULT1|bancoRegister|registers[2][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~15 .lut_mask = 16'hF4F0;
defparam \MULT1|bancoRegister|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~26 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~26_combout  = (\MULT1|bancoRegister|Decoder0~1_combout  & (\MULT1|bancoRegister|Decoder0~0_combout  & (\MULT1|InstReg [8] & !\MULT1|InstReg [11])))

	.dataa(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datab(\MULT1|bancoRegister|Decoder0~0_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|InstReg [11]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~26 .lut_mask = 16'h0080;
defparam \MULT1|bancoRegister|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \MULT1|bancoRegister|registers[11][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~23 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~23_combout  = (\MULT1|bancoRegister|Decoder0~1_combout  & (\MULT1|bancoRegister|Decoder0~0_combout  & (!\MULT1|InstReg [8] & !\MULT1|InstReg [11])))

	.dataa(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datab(\MULT1|bancoRegister|Decoder0~0_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|InstReg [11]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~23 .lut_mask = 16'h0008;
defparam \MULT1|bancoRegister|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N15
dffeas \MULT1|bancoRegister|registers[9][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N13
dffeas \MULT1|bancoRegister|registers[8][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~24 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~24_combout  = (\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~1_combout  & (!\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~11_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~24 .lut_mask = 16'h0800;
defparam \MULT1|bancoRegister|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \MULT1|bancoRegister|registers[10][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][23]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][23]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[8][23]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][23]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~12 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~13_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux8~12_combout  & (\MULT1|bancoRegister|registers[11][23]~q )) # (!\MULT1|bancoRegister|Mux8~12_combout  & ((\MULT1|bancoRegister|registers[9][23]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux8~12_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[11][23]~q ),
	.datac(\MULT1|bancoRegister|registers[9][23]~q ),
	.datad(\MULT1|bancoRegister|Mux8~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux8~13_combout ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux8~15_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux8~15_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux8~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~16 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux8~16_combout  & (\MULT1|bancoRegister|Mux8~18_combout )) # (!\MULT1|bancoRegister|Mux8~16_combout  & ((\MULT1|bancoRegister|Mux8~11_combout ))))) # (!\MULT1|InstReg 
// [17] & (((\MULT1|bancoRegister|Mux8~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux8~18_combout ),
	.datac(\MULT1|bancoRegister|Mux8~11_combout ),
	.datad(\MULT1|bancoRegister|Mux8~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux8~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux8~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux8~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux8~19_combout )))

	.dataa(\MULT1|InstReg [19]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux8~9_combout ),
	.datad(\MULT1|bancoRegister|Mux8~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux8~20 .lut_mask = 16'hF5A0;
defparam \MULT1|bancoRegister|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N23
dffeas \MULT1|A[23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux8~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[23] .is_wysiwyg = "true";
defparam \MULT1|A[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N6
cycloneive_lcell_comb \MULT1|wPCNext[23]~22 (
// Equation(s):
// \MULT1|wPCNext[23]~22_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [23])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector8~combout )))

	.dataa(\MULT1|SaidaULA [23]),
	.datab(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datac(\MULT1|ula|Selector8~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wPCNext[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[23]~22 .lut_mask = 16'hB8B8;
defparam \MULT1|wPCNext[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N7
dffeas \MULT1|PC[23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[23]~22_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[23] .is_wysiwyg = "true";
defparam \MULT1|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneive_lcell_comb \MULT1|wEntrada1ULA[23]~52 (
// Equation(s):
// \MULT1|wEntrada1ULA[23]~52_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [23]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [23]))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|A [23]),
	.datad(\MULT1|PC [23]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[23]~52 .lut_mask = 16'hFC30;
defparam \MULT1|wEntrada1ULA[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N29
dffeas \MULT1|PCBack[23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [23]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[23] .is_wysiwyg = "true";
defparam \MULT1|PCBack[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \MULT1|wEntrada1ULA[23]~53 (
// Equation(s):
// \MULT1|wEntrada1ULA[23]~53_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[23]~52_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [23])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[23]~52_combout ),
	.datac(\MULT1|PCBack [23]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[23]~53 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \MULT1|imGerador|WideOr0~2 (
// Equation(s):
// \MULT1|imGerador|WideOr0~2_combout  = (\MULT1|controle_multiciclo|Equal1~0_combout  & (\MULT1|InstReg [4] & (!\MULT1|InstReg [5] & !\MULT1|InstReg [6])))

	.dataa(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.datab(\MULT1|InstReg [4]),
	.datac(\MULT1|InstReg [5]),
	.datad(\MULT1|InstReg [6]),
	.cin(gnd),
	.combout(\MULT1|imGerador|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|imGerador|WideOr0~2 .lut_mask = 16'h0008;
defparam \MULT1|imGerador|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \MULT1|imGerador|WideOr0~4 (
// Equation(s):
// \MULT1|imGerador|WideOr0~4_combout  = (\MULT1|InstReg [6] & (((\MULT1|InstReg [3] & !\MULT1|InstReg [2])) # (!\MULT1|InstReg [5]))) # (!\MULT1|InstReg [6] & ((\MULT1|InstReg [3]) # ((\MULT1|InstReg [2]))))

	.dataa(\MULT1|InstReg [3]),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|InstReg [5]),
	.datad(\MULT1|InstReg [2]),
	.cin(gnd),
	.combout(\MULT1|imGerador|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|imGerador|WideOr0~4 .lut_mask = 16'h3FAE;
defparam \MULT1|imGerador|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \MULT1|imGerador|WideOr0~5 (
// Equation(s):
// \MULT1|imGerador|WideOr0~5_combout  = (\MULT1|InstReg [0] & (\MULT1|InstReg [1] & (!\MULT1|InstReg [4] & !\MULT1|imGerador|WideOr0~4_combout )))

	.dataa(\MULT1|InstReg [0]),
	.datab(\MULT1|InstReg [1]),
	.datac(\MULT1|InstReg [4]),
	.datad(\MULT1|imGerador|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\MULT1|imGerador|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|imGerador|WideOr0~5 .lut_mask = 16'h0008;
defparam \MULT1|imGerador|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \MULT1|wEntrada2ULA[5]~38 (
// Equation(s):
// \MULT1|wEntrada2ULA[5]~38_combout  = (\MULT1|Equal5~0_combout  & ((\MULT1|imGerador|WideOr0~2_combout ) # (\MULT1|imGerador|WideOr0~5_combout )))

	.dataa(gnd),
	.datab(\MULT1|imGerador|WideOr0~2_combout ),
	.datac(\MULT1|Equal5~0_combout ),
	.datad(\MULT1|imGerador|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[5]~38 .lut_mask = 16'hF0C0;
defparam \MULT1|wEntrada2ULA[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N10
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr0~0 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr0~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_LWSW~q  & (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & !\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LWSW~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr0~0 .lut_mask = 16'h0003;
defparam \MULT1|controle_multiciclo|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \MULT1|wEntrada2ULA[0]~25 (
// Equation(s):
// \MULT1|wEntrada2ULA[0]~25_combout  = (\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q ) # (!\MULT1|controle_multiciclo|WideOr0~0_combout ))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|WideOr0~0_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[0]~25 .lut_mask = 16'hFFAF;
defparam \MULT1|wEntrada2ULA[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N0
cycloneive_lcell_comb \MULT1|wEntrada2ULA[23]~40 (
// Equation(s):
// \MULT1|wEntrada2ULA[23]~40_combout  = (\MULT1|InstReg [31] & ((\MULT1|wEntrada2ULA[5]~38_combout ) # ((\MULT1|B [23] & !\MULT1|wEntrada2ULA[0]~25_combout )))) # (!\MULT1|InstReg [31] & (((\MULT1|B [23] & !\MULT1|wEntrada2ULA[0]~25_combout ))))

	.dataa(\MULT1|InstReg [31]),
	.datab(\MULT1|wEntrada2ULA[5]~38_combout ),
	.datac(\MULT1|B [23]),
	.datad(\MULT1|wEntrada2ULA[0]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[23]~40 .lut_mask = 16'h88F8;
defparam \MULT1|wEntrada2ULA[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N2
cycloneive_lcell_comb \MULT1|wEntrada2ULA[22]~41 (
// Equation(s):
// \MULT1|wEntrada2ULA[22]~41_combout  = (\MULT1|wEntrada2ULA[0]~25_combout  & (((\MULT1|InstReg [31] & \MULT1|wEntrada2ULA[5]~38_combout )))) # (!\MULT1|wEntrada2ULA[0]~25_combout  & ((\MULT1|B [22]) # ((\MULT1|InstReg [31] & 
// \MULT1|wEntrada2ULA[5]~38_combout ))))

	.dataa(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datab(\MULT1|B [22]),
	.datac(\MULT1|InstReg [31]),
	.datad(\MULT1|wEntrada2ULA[5]~38_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[22]~41 .lut_mask = 16'hF444;
defparam \MULT1|wEntrada2ULA[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N20
cycloneive_lcell_comb \MULT1|wEntrada2ULA[21]~42 (
// Equation(s):
// \MULT1|wEntrada2ULA[21]~42_combout  = (\MULT1|InstReg [31] & ((\MULT1|wEntrada2ULA[5]~38_combout ) # ((\MULT1|B [21] & !\MULT1|wEntrada2ULA[0]~25_combout )))) # (!\MULT1|InstReg [31] & (((\MULT1|B [21] & !\MULT1|wEntrada2ULA[0]~25_combout ))))

	.dataa(\MULT1|InstReg [31]),
	.datab(\MULT1|wEntrada2ULA[5]~38_combout ),
	.datac(\MULT1|B [21]),
	.datad(\MULT1|wEntrada2ULA[0]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[21]~42 .lut_mask = 16'h88F8;
defparam \MULT1|wEntrada2ULA[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N30
cycloneive_lcell_comb \MULT1|wEntrada2ULA[20]~43 (
// Equation(s):
// \MULT1|wEntrada2ULA[20]~43_combout  = (\MULT1|wEntrada2ULA[0]~25_combout  & (\MULT1|wEntrada2ULA[5]~38_combout  & (\MULT1|InstReg [31]))) # (!\MULT1|wEntrada2ULA[0]~25_combout  & ((\MULT1|B [20]) # ((\MULT1|wEntrada2ULA[5]~38_combout  & \MULT1|InstReg 
// [31]))))

	.dataa(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datab(\MULT1|wEntrada2ULA[5]~38_combout ),
	.datac(\MULT1|InstReg [31]),
	.datad(\MULT1|B [20]),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[20]~43 .lut_mask = 16'hD5C0;
defparam \MULT1|wEntrada2ULA[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \MULT1|wEntrada2ULA[19]~44 (
// Equation(s):
// \MULT1|wEntrada2ULA[19]~44_combout  = (\MULT1|wEntrada2ULA[19]~91_combout  & ((\MULT1|imGerador|Selector13~0_combout ) # ((!\MULT1|wEntrada2ULA[15]~89_combout )))) # (!\MULT1|wEntrada2ULA[19]~91_combout  & (((\MULT1|InstReg [19] & 
// \MULT1|wEntrada2ULA[15]~89_combout ))))

	.dataa(\MULT1|imGerador|Selector13~0_combout ),
	.datab(\MULT1|wEntrada2ULA[19]~91_combout ),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|wEntrada2ULA[15]~89_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[19]~44 .lut_mask = 16'hB8CC;
defparam \MULT1|wEntrada2ULA[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \MULT1|wEntrada2ULA[19]~48 (
// Equation(s):
// \MULT1|wEntrada2ULA[19]~48_combout  = (\MULT1|wEntrada2ULA[15]~46_combout  & ((\MULT1|wEntrada2ULA[15]~47_combout  & (\MULT1|imGerador|Selector8~1_combout )) # (!\MULT1|wEntrada2ULA[15]~47_combout  & ((\MULT1|B [19]))))) # 
// (!\MULT1|wEntrada2ULA[15]~46_combout  & (((\MULT1|wEntrada2ULA[15]~47_combout ))))

	.dataa(\MULT1|imGerador|Selector8~1_combout ),
	.datab(\MULT1|wEntrada2ULA[15]~46_combout ),
	.datac(\MULT1|B [19]),
	.datad(\MULT1|wEntrada2ULA[15]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[19]~48 .lut_mask = 16'hBBC0;
defparam \MULT1|wEntrada2ULA[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \MULT1|wEntrada2ULA[19] (
// Equation(s):
// \MULT1|wEntrada2ULA [19] = (\MULT1|wEntrada2ULA[15]~45_combout  & (((\MULT1|wEntrada2ULA[19]~48_combout )))) # (!\MULT1|wEntrada2ULA[15]~45_combout  & ((\MULT1|wEntrada2ULA[19]~48_combout  & ((\MULT1|wEntrada2ULA[19]~44_combout ))) # 
// (!\MULT1|wEntrada2ULA[19]~48_combout  & (\MULT1|imGerador|Selector8~0_combout ))))

	.dataa(\MULT1|imGerador|Selector8~0_combout ),
	.datab(\MULT1|wEntrada2ULA[19]~44_combout ),
	.datac(\MULT1|wEntrada2ULA[15]~45_combout ),
	.datad(\MULT1|wEntrada2ULA[19]~48_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA [19]),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[19] .lut_mask = 16'hFC0A;
defparam \MULT1|wEntrada2ULA[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \MULT1|wEntrada2ULA[18]~49 (
// Equation(s):
// \MULT1|wEntrada2ULA[18]~49_combout  = (\MULT1|wEntrada2ULA[19]~91_combout  & ((\MULT1|imGerador|Selector13~0_combout ) # ((!\MULT1|wEntrada2ULA[15]~89_combout )))) # (!\MULT1|wEntrada2ULA[19]~91_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|wEntrada2ULA[15]~89_combout ))))

	.dataa(\MULT1|imGerador|Selector13~0_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|wEntrada2ULA[19]~91_combout ),
	.datad(\MULT1|wEntrada2ULA[15]~89_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[18]~49 .lut_mask = 16'hACF0;
defparam \MULT1|wEntrada2ULA[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \MULT1|wEntrada2ULA[18]~50 (
// Equation(s):
// \MULT1|wEntrada2ULA[18]~50_combout  = (\MULT1|wEntrada2ULA[15]~46_combout  & ((\MULT1|wEntrada2ULA[15]~47_combout  & (\MULT1|imGerador|Selector8~1_combout )) # (!\MULT1|wEntrada2ULA[15]~47_combout  & ((\MULT1|B [18]))))) # 
// (!\MULT1|wEntrada2ULA[15]~46_combout  & (((\MULT1|wEntrada2ULA[15]~47_combout ))))

	.dataa(\MULT1|imGerador|Selector8~1_combout ),
	.datab(\MULT1|wEntrada2ULA[15]~46_combout ),
	.datac(\MULT1|B [18]),
	.datad(\MULT1|wEntrada2ULA[15]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[18]~50 .lut_mask = 16'hBBC0;
defparam \MULT1|wEntrada2ULA[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \MULT1|wEntrada2ULA[18] (
// Equation(s):
// \MULT1|wEntrada2ULA [18] = (\MULT1|wEntrada2ULA[15]~45_combout  & (((\MULT1|wEntrada2ULA[18]~50_combout )))) # (!\MULT1|wEntrada2ULA[15]~45_combout  & ((\MULT1|wEntrada2ULA[18]~50_combout  & (\MULT1|wEntrada2ULA[18]~49_combout )) # 
// (!\MULT1|wEntrada2ULA[18]~50_combout  & ((\MULT1|imGerador|Selector8~0_combout )))))

	.dataa(\MULT1|wEntrada2ULA[18]~49_combout ),
	.datab(\MULT1|wEntrada2ULA[15]~45_combout ),
	.datac(\MULT1|imGerador|Selector8~0_combout ),
	.datad(\MULT1|wEntrada2ULA[18]~50_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA [18]),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[18] .lut_mask = 16'hEE30;
defparam \MULT1|wEntrada2ULA[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \MULT1|wEntrada2ULA[17]~52 (
// Equation(s):
// \MULT1|wEntrada2ULA[17]~52_combout  = (\MULT1|wEntrada2ULA[15]~46_combout  & ((\MULT1|wEntrada2ULA[15]~47_combout  & (\MULT1|imGerador|Selector8~1_combout )) # (!\MULT1|wEntrada2ULA[15]~47_combout  & ((\MULT1|B [17]))))) # 
// (!\MULT1|wEntrada2ULA[15]~46_combout  & (((\MULT1|wEntrada2ULA[15]~47_combout ))))

	.dataa(\MULT1|imGerador|Selector8~1_combout ),
	.datab(\MULT1|wEntrada2ULA[15]~46_combout ),
	.datac(\MULT1|B [17]),
	.datad(\MULT1|wEntrada2ULA[15]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[17]~52 .lut_mask = 16'hBBC0;
defparam \MULT1|wEntrada2ULA[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \MULT1|wEntrada2ULA[17]~51 (
// Equation(s):
// \MULT1|wEntrada2ULA[17]~51_combout  = (\MULT1|wEntrada2ULA[19]~91_combout  & ((\MULT1|imGerador|Selector13~0_combout ) # ((!\MULT1|wEntrada2ULA[15]~89_combout )))) # (!\MULT1|wEntrada2ULA[19]~91_combout  & (((\MULT1|InstReg [17] & 
// \MULT1|wEntrada2ULA[15]~89_combout ))))

	.dataa(\MULT1|imGerador|Selector13~0_combout ),
	.datab(\MULT1|wEntrada2ULA[19]~91_combout ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|wEntrada2ULA[15]~89_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[17]~51 .lut_mask = 16'hB8CC;
defparam \MULT1|wEntrada2ULA[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \MULT1|wEntrada2ULA[17] (
// Equation(s):
// \MULT1|wEntrada2ULA [17] = (\MULT1|wEntrada2ULA[17]~52_combout  & (((\MULT1|wEntrada2ULA[15]~45_combout ) # (\MULT1|wEntrada2ULA[17]~51_combout )))) # (!\MULT1|wEntrada2ULA[17]~52_combout  & (\MULT1|imGerador|Selector8~0_combout  & 
// (!\MULT1|wEntrada2ULA[15]~45_combout )))

	.dataa(\MULT1|imGerador|Selector8~0_combout ),
	.datab(\MULT1|wEntrada2ULA[17]~52_combout ),
	.datac(\MULT1|wEntrada2ULA[15]~45_combout ),
	.datad(\MULT1|wEntrada2ULA[17]~51_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA [17]),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[17] .lut_mask = 16'hCEC2;
defparam \MULT1|wEntrada2ULA[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneive_lcell_comb \MULT1|wPCNext[15]~14 (
// Equation(s):
// \MULT1|wPCNext[15]~14_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [15]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector16~combout ))

	.dataa(gnd),
	.datab(\MULT1|ula|Selector16~combout ),
	.datac(\MULT1|SaidaULA [15]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[15]~14 .lut_mask = 16'hF0CC;
defparam \MULT1|wPCNext[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N31
dffeas \MULT1|PC[15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[15]~14_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[15] .is_wysiwyg = "true";
defparam \MULT1|PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N23
dffeas \MULT1|PCBack[15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [15]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[15] .is_wysiwyg = "true";
defparam \MULT1|PCBack[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N5
dffeas \MULT1|bancoRegister|registers[23][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N7
dffeas \MULT1|bancoRegister|registers[19][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][15]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][15]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][15]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][15]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N5
dffeas \MULT1|bancoRegister|registers[31][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux16~7_combout  & ((\MULT1|bancoRegister|registers[31][15]~q ))) # (!\MULT1|bancoRegister|Mux16~7_combout  & (\MULT1|bancoRegister|registers[23][15]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux16~7_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[23][15]~q ),
	.datac(\MULT1|bancoRegister|Mux16~7_combout ),
	.datad(\MULT1|bancoRegister|registers[31][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~8 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N23
dffeas \MULT1|bancoRegister|registers[25][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N13
dffeas \MULT1|bancoRegister|registers[17][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~0_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[25][15]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[17][15]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][15]~q ),
	.datad(\MULT1|bancoRegister|registers[17][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N31
dffeas \MULT1|bancoRegister|registers[21][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N25
dffeas \MULT1|bancoRegister|registers[29][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~1_combout  = (\MULT1|bancoRegister|Mux16~0_combout  & (((\MULT1|bancoRegister|registers[29][15]~q ) # (!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux16~0_combout  & (\MULT1|bancoRegister|registers[21][15]~q  & 
// ((\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|Mux16~0_combout ),
	.datab(\MULT1|bancoRegister|registers[21][15]~q ),
	.datac(\MULT1|bancoRegister|registers[29][15]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~1 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N7
dffeas \MULT1|bancoRegister|registers[16][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N21
dffeas \MULT1|bancoRegister|registers[20][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~4_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[20][15]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[16][15]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[16][15]~q ),
	.datad(\MULT1|bancoRegister|registers[20][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N27
dffeas \MULT1|bancoRegister|registers[24][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N31
dffeas \MULT1|bancoRegister|registers[28][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~5_combout  = (\MULT1|bancoRegister|Mux16~4_combout  & (((\MULT1|bancoRegister|registers[28][15]~q )) # (!\MULT1|InstReg [18]))) # (!\MULT1|bancoRegister|Mux16~4_combout  & (\MULT1|InstReg [18] & 
// (\MULT1|bancoRegister|registers[24][15]~q )))

	.dataa(\MULT1|bancoRegister|Mux16~4_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[24][15]~q ),
	.datad(\MULT1|bancoRegister|registers[28][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~5 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N11
dffeas \MULT1|bancoRegister|registers[22][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~13 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~13_combout  = (\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~11_combout  & (\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~3_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|bancoRegister|Decoder0~11_combout ),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~13 .lut_mask = 16'h8000;
defparam \MULT1|bancoRegister|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N13
dffeas \MULT1|bancoRegister|registers[18][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~2_combout  = (\MULT1|InstReg [17] & ((\MULT1|InstReg [18]) # ((\MULT1|bancoRegister|registers[22][15]~q )))) # (!\MULT1|InstReg [17] & (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[18][15]~q ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[22][15]~q ),
	.datad(\MULT1|bancoRegister|registers[18][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y30_N7
dffeas \MULT1|bancoRegister|registers[26][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N19
dffeas \MULT1|bancoRegister|registers[30][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~3_combout  = (\MULT1|bancoRegister|Mux16~2_combout  & (((\MULT1|bancoRegister|registers[30][15]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux16~2_combout  & (\MULT1|bancoRegister|registers[26][15]~q  & 
// ((\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux16~2_combout ),
	.datab(\MULT1|bancoRegister|registers[26][15]~q ),
	.datac(\MULT1|bancoRegister|registers[30][15]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~3 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux16~3_combout ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux16~5_combout  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux16~5_combout ),
	.datab(\MULT1|bancoRegister|Mux16~3_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~6 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux16~6_combout  & (\MULT1|bancoRegister|Mux16~8_combout )) # (!\MULT1|bancoRegister|Mux16~6_combout  & ((\MULT1|bancoRegister|Mux16~1_combout ))))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux16~6_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux16~8_combout ),
	.datac(\MULT1|bancoRegister|Mux16~1_combout ),
	.datad(\MULT1|bancoRegister|Mux16~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~9 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y26_N19
dffeas \MULT1|bancoRegister|registers[6][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N3
dffeas \MULT1|bancoRegister|registers[7][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N9
dffeas \MULT1|bancoRegister|registers[4][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y26_N29
dffeas \MULT1|bancoRegister|registers[5][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][15]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][15]~q 
// ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[4][15]~q ),
	.datac(\MULT1|bancoRegister|registers[5][15]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~10 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux16~10_combout  & ((\MULT1|bancoRegister|registers[7][15]~q ))) # (!\MULT1|bancoRegister|Mux16~10_combout  & (\MULT1|bancoRegister|registers[6][15]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux16~10_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][15]~q ),
	.datac(\MULT1|bancoRegister|registers[7][15]~q ),
	.datad(\MULT1|bancoRegister|Mux16~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~11 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N1
dffeas \MULT1|bancoRegister|registers[11][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N11
dffeas \MULT1|bancoRegister|registers[9][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N11
dffeas \MULT1|bancoRegister|registers[8][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N21
dffeas \MULT1|bancoRegister|registers[10][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][15]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][15]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[8][15]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][15]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~12 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~13_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux16~12_combout  & (\MULT1|bancoRegister|registers[11][15]~q )) # (!\MULT1|bancoRegister|Mux16~12_combout  & ((\MULT1|bancoRegister|registers[9][15]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux16~12_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[11][15]~q ),
	.datac(\MULT1|bancoRegister|registers[9][15]~q ),
	.datad(\MULT1|bancoRegister|Mux16~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N11
dffeas \MULT1|bancoRegister|registers[2][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N29
dffeas \MULT1|bancoRegister|registers[1][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N3
dffeas \MULT1|bancoRegister|registers[3][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][15]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][15]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[1][15]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[3][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~14 .lut_mask = 16'hA808;
defparam \MULT1|bancoRegister|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~15_combout  = (\MULT1|bancoRegister|Mux16~14_combout ) # ((\MULT1|bancoRegister|registers[2][15]~q  & (!\MULT1|InstReg [15] & \MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|registers[2][15]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux16~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~16_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux16~13_combout ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((!\MULT1|InstReg [17] & \MULT1|bancoRegister|Mux16~15_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux16~13_combout ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux16~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~16 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N27
dffeas \MULT1|bancoRegister|registers[15][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y28_N17
dffeas \MULT1|bancoRegister|registers[14][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N13
dffeas \MULT1|bancoRegister|registers[12][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N27
dffeas \MULT1|bancoRegister|registers[13][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~17_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16]) # (\MULT1|bancoRegister|registers[13][15]~q )))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][15]~q  & (!\MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[12][15]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[13][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~17 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux16~17_combout  & (\MULT1|bancoRegister|registers[15][15]~q )) # (!\MULT1|bancoRegister|Mux16~17_combout  & ((\MULT1|bancoRegister|registers[14][15]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux16~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][15]~q ),
	.datac(\MULT1|bancoRegister|registers[14][15]~q ),
	.datad(\MULT1|bancoRegister|Mux16~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~19_combout  = (\MULT1|bancoRegister|Mux16~16_combout  & (((\MULT1|bancoRegister|Mux16~18_combout ) # (!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux16~16_combout  & (\MULT1|bancoRegister|Mux16~11_combout  & 
// ((\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|Mux16~11_combout ),
	.datab(\MULT1|bancoRegister|Mux16~16_combout ),
	.datac(\MULT1|bancoRegister|Mux16~18_combout ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~19 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux16~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux16~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux16~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux16~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux16~9_combout ),
	.datab(\MULT1|InstReg [19]),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux16~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux16~20 .lut_mask = 16'hBB88;
defparam \MULT1|bancoRegister|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N13
dffeas \MULT1|A[15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux16~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[15] .is_wysiwyg = "true";
defparam \MULT1|A[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N24
cycloneive_lcell_comb \MULT1|wEntrada1ULA[15]~68 (
// Equation(s):
// \MULT1|wEntrada1ULA[15]~68_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [15])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [15])))

	.dataa(\MULT1|PC [15]),
	.datab(gnd),
	.datac(\MULT1|A [15]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[15]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[15]~68 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[15]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N22
cycloneive_lcell_comb \MULT1|wEntrada1ULA[15]~69 (
// Equation(s):
// \MULT1|wEntrada1ULA[15]~69_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|wEntrada1ULA[15]~68_combout ))) # (!\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|PCBack [15]))

	.dataa(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [15]),
	.datad(\MULT1|wEntrada1ULA[15]~68_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[15]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[15]~69 .lut_mask = 16'hFA50;
defparam \MULT1|wEntrada1ULA[15]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \MULT1|wEntrada2ULA[14]~57 (
// Equation(s):
// \MULT1|wEntrada2ULA[14]~57_combout  = (\MULT1|wEntrada2ULA[15]~89_combout  & ((\MULT1|wEntrada2ULA[19]~91_combout  & ((\MULT1|imGerador|Selector13~0_combout ))) # (!\MULT1|wEntrada2ULA[19]~91_combout  & (\MULT1|InstReg [14])))) # 
// (!\MULT1|wEntrada2ULA[15]~89_combout  & (\MULT1|wEntrada2ULA[19]~91_combout ))

	.dataa(\MULT1|wEntrada2ULA[15]~89_combout ),
	.datab(\MULT1|wEntrada2ULA[19]~91_combout ),
	.datac(\MULT1|InstReg [14]),
	.datad(\MULT1|imGerador|Selector13~0_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[14]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[14]~57 .lut_mask = 16'hEC64;
defparam \MULT1|wEntrada2ULA[14]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \MULT1|wEntrada2ULA[14]~58 (
// Equation(s):
// \MULT1|wEntrada2ULA[14]~58_combout  = (\MULT1|wEntrada2ULA[15]~46_combout  & ((\MULT1|wEntrada2ULA[15]~47_combout  & (\MULT1|imGerador|Selector8~1_combout )) # (!\MULT1|wEntrada2ULA[15]~47_combout  & ((\MULT1|B [14]))))) # 
// (!\MULT1|wEntrada2ULA[15]~46_combout  & (((\MULT1|wEntrada2ULA[15]~47_combout ))))

	.dataa(\MULT1|imGerador|Selector8~1_combout ),
	.datab(\MULT1|B [14]),
	.datac(\MULT1|wEntrada2ULA[15]~46_combout ),
	.datad(\MULT1|wEntrada2ULA[15]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[14]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[14]~58 .lut_mask = 16'hAFC0;
defparam \MULT1|wEntrada2ULA[14]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \MULT1|wEntrada2ULA[14] (
// Equation(s):
// \MULT1|wEntrada2ULA [14] = (\MULT1|wEntrada2ULA[15]~45_combout  & (((\MULT1|wEntrada2ULA[14]~58_combout )))) # (!\MULT1|wEntrada2ULA[15]~45_combout  & ((\MULT1|wEntrada2ULA[14]~58_combout  & ((\MULT1|wEntrada2ULA[14]~57_combout ))) # 
// (!\MULT1|wEntrada2ULA[14]~58_combout  & (\MULT1|imGerador|Selector8~0_combout ))))

	.dataa(\MULT1|imGerador|Selector8~0_combout ),
	.datab(\MULT1|wEntrada2ULA[14]~57_combout ),
	.datac(\MULT1|wEntrada2ULA[15]~45_combout ),
	.datad(\MULT1|wEntrada2ULA[14]~58_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA [14]),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[14] .lut_mask = 16'hFC0A;
defparam \MULT1|wEntrada2ULA[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \MULT1|wEntrada2ULA[13]~60 (
// Equation(s):
// \MULT1|wEntrada2ULA[13]~60_combout  = (\MULT1|wEntrada2ULA[15]~46_combout  & ((\MULT1|wEntrada2ULA[15]~47_combout  & (\MULT1|imGerador|Selector8~1_combout )) # (!\MULT1|wEntrada2ULA[15]~47_combout  & ((\MULT1|B [13]))))) # 
// (!\MULT1|wEntrada2ULA[15]~46_combout  & (((\MULT1|wEntrada2ULA[15]~47_combout ))))

	.dataa(\MULT1|imGerador|Selector8~1_combout ),
	.datab(\MULT1|B [13]),
	.datac(\MULT1|wEntrada2ULA[15]~46_combout ),
	.datad(\MULT1|wEntrada2ULA[15]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[13]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[13]~60 .lut_mask = 16'hAFC0;
defparam \MULT1|wEntrada2ULA[13]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \MULT1|wEntrada2ULA[13]~59 (
// Equation(s):
// \MULT1|wEntrada2ULA[13]~59_combout  = (\MULT1|wEntrada2ULA[19]~91_combout  & ((\MULT1|imGerador|Selector13~0_combout ) # ((!\MULT1|wEntrada2ULA[15]~89_combout )))) # (!\MULT1|wEntrada2ULA[19]~91_combout  & (((\MULT1|InstReg [13] & 
// \MULT1|wEntrada2ULA[15]~89_combout ))))

	.dataa(\MULT1|imGerador|Selector13~0_combout ),
	.datab(\MULT1|wEntrada2ULA[19]~91_combout ),
	.datac(\MULT1|InstReg [13]),
	.datad(\MULT1|wEntrada2ULA[15]~89_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[13]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[13]~59 .lut_mask = 16'hB8CC;
defparam \MULT1|wEntrada2ULA[13]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \MULT1|wEntrada2ULA[13] (
// Equation(s):
// \MULT1|wEntrada2ULA [13] = (\MULT1|wEntrada2ULA[13]~60_combout  & (((\MULT1|wEntrada2ULA[15]~45_combout ) # (\MULT1|wEntrada2ULA[13]~59_combout )))) # (!\MULT1|wEntrada2ULA[13]~60_combout  & (\MULT1|imGerador|Selector8~0_combout  & 
// (!\MULT1|wEntrada2ULA[15]~45_combout )))

	.dataa(\MULT1|imGerador|Selector8~0_combout ),
	.datab(\MULT1|wEntrada2ULA[13]~60_combout ),
	.datac(\MULT1|wEntrada2ULA[15]~45_combout ),
	.datad(\MULT1|wEntrada2ULA[13]~59_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA [13]),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[13] .lut_mask = 16'hCEC2;
defparam \MULT1|wEntrada2ULA[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \MULT1|wEntrada2ULA[12]~61 (
// Equation(s):
// \MULT1|wEntrada2ULA[12]~61_combout  = (\MULT1|wEntrada2ULA[19]~91_combout  & ((\MULT1|imGerador|Selector13~0_combout ) # ((!\MULT1|wEntrada2ULA[15]~89_combout )))) # (!\MULT1|wEntrada2ULA[19]~91_combout  & (((\MULT1|InstReg [12] & 
// \MULT1|wEntrada2ULA[15]~89_combout ))))

	.dataa(\MULT1|imGerador|Selector13~0_combout ),
	.datab(\MULT1|wEntrada2ULA[19]~91_combout ),
	.datac(\MULT1|InstReg [12]),
	.datad(\MULT1|wEntrada2ULA[15]~89_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[12]~61 .lut_mask = 16'hB8CC;
defparam \MULT1|wEntrada2ULA[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \MULT1|wEntrada2ULA[12]~62 (
// Equation(s):
// \MULT1|wEntrada2ULA[12]~62_combout  = (\MULT1|wEntrada2ULA[15]~46_combout  & ((\MULT1|wEntrada2ULA[15]~47_combout  & (\MULT1|imGerador|Selector8~1_combout )) # (!\MULT1|wEntrada2ULA[15]~47_combout  & ((\MULT1|B [12]))))) # 
// (!\MULT1|wEntrada2ULA[15]~46_combout  & (((\MULT1|wEntrada2ULA[15]~47_combout ))))

	.dataa(\MULT1|imGerador|Selector8~1_combout ),
	.datab(\MULT1|B [12]),
	.datac(\MULT1|wEntrada2ULA[15]~46_combout ),
	.datad(\MULT1|wEntrada2ULA[15]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[12]~62 .lut_mask = 16'hAFC0;
defparam \MULT1|wEntrada2ULA[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \MULT1|wEntrada2ULA[12] (
// Equation(s):
// \MULT1|wEntrada2ULA [12] = (\MULT1|wEntrada2ULA[15]~45_combout  & (((\MULT1|wEntrada2ULA[12]~62_combout )))) # (!\MULT1|wEntrada2ULA[15]~45_combout  & ((\MULT1|wEntrada2ULA[12]~62_combout  & ((\MULT1|wEntrada2ULA[12]~61_combout ))) # 
// (!\MULT1|wEntrada2ULA[12]~62_combout  & (\MULT1|imGerador|Selector8~0_combout ))))

	.dataa(\MULT1|imGerador|Selector8~0_combout ),
	.datab(\MULT1|wEntrada2ULA[12]~61_combout ),
	.datac(\MULT1|wEntrada2ULA[15]~45_combout ),
	.datad(\MULT1|wEntrada2ULA[12]~62_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA [12]),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[12] .lut_mask = 16'hFC0A;
defparam \MULT1|wEntrada2ULA[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N9
dffeas \MULT1|bancoRegister|registers[18][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N15
dffeas \MULT1|bancoRegister|registers[22][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~2_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[22][11]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][11]~q 
// ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[18][11]~q ),
	.datac(\MULT1|bancoRegister|registers[22][11]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~2 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N15
dffeas \MULT1|bancoRegister|registers[26][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N13
dffeas \MULT1|bancoRegister|registers[30][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~3_combout  = (\MULT1|bancoRegister|Mux20~2_combout  & (((\MULT1|bancoRegister|registers[30][11]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux20~2_combout  & (\MULT1|bancoRegister|registers[26][11]~q  & 
// (\MULT1|InstReg [18])))

	.dataa(\MULT1|bancoRegister|Mux20~2_combout ),
	.datab(\MULT1|bancoRegister|registers[26][11]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[30][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~3 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N31
dffeas \MULT1|bancoRegister|registers[28][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N31
dffeas \MULT1|bancoRegister|registers[16][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N21
dffeas \MULT1|bancoRegister|registers[20][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~4_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[20][11]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[16][11]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[16][11]~q ),
	.datad(\MULT1|bancoRegister|registers[20][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N29
dffeas \MULT1|bancoRegister|registers[24][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~5_combout  = (\MULT1|bancoRegister|Mux20~4_combout  & ((\MULT1|bancoRegister|registers[28][11]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux20~4_combout  & (((\MULT1|bancoRegister|registers[24][11]~q  & 
// \MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[28][11]~q ),
	.datab(\MULT1|bancoRegister|Mux20~4_combout ),
	.datac(\MULT1|bancoRegister|registers[24][11]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~5 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~6_combout  = (\MULT1|InstReg [15] & (\MULT1|InstReg [16])) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux20~3_combout )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux20~5_combout )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|Mux20~3_combout ),
	.datad(\MULT1|bancoRegister|Mux20~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~6 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N17
dffeas \MULT1|bancoRegister|registers[19][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N15
dffeas \MULT1|bancoRegister|registers[27][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][11]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][11]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][11]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][11]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N19
dffeas \MULT1|bancoRegister|registers[23][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N23
dffeas \MULT1|bancoRegister|registers[31][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~8_combout  = (\MULT1|bancoRegister|Mux20~7_combout  & (((\MULT1|bancoRegister|registers[31][11]~q ) # (!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux20~7_combout  & (\MULT1|bancoRegister|registers[23][11]~q  & 
// (\MULT1|InstReg [17])))

	.dataa(\MULT1|bancoRegister|Mux20~7_combout ),
	.datab(\MULT1|bancoRegister|registers[23][11]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[31][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~8 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N21
dffeas \MULT1|bancoRegister|registers[21][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N9
dffeas \MULT1|bancoRegister|registers[25][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N19
dffeas \MULT1|bancoRegister|registers[17][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~0_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[25][11]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[17][11]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][11]~q ),
	.datad(\MULT1|bancoRegister|registers[17][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N31
dffeas \MULT1|bancoRegister|registers[29][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~1_combout  = (\MULT1|bancoRegister|Mux20~0_combout  & (((\MULT1|bancoRegister|registers[29][11]~q ) # (!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux20~0_combout  & (\MULT1|bancoRegister|registers[21][11]~q  & 
// ((\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[21][11]~q ),
	.datab(\MULT1|bancoRegister|Mux20~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][11]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~1 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~9_combout  = (\MULT1|bancoRegister|Mux20~6_combout  & ((\MULT1|bancoRegister|Mux20~8_combout ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux20~6_combout  & (((\MULT1|bancoRegister|Mux20~1_combout  & \MULT1|InstReg 
// [15]))))

	.dataa(\MULT1|bancoRegister|Mux20~6_combout ),
	.datab(\MULT1|bancoRegister|Mux20~8_combout ),
	.datac(\MULT1|bancoRegister|Mux20~1_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~9 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N19
dffeas \MULT1|bancoRegister|registers[12][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N1
dffeas \MULT1|bancoRegister|registers[13][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~17_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[13][11]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][11]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[12][11]~q ),
	.datac(\MULT1|bancoRegister|registers[13][11]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \MULT1|bancoRegister|registers[15][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux20~17_combout  & ((\MULT1|bancoRegister|registers[15][11]~q ))) # (!\MULT1|bancoRegister|Mux20~17_combout  & (\MULT1|bancoRegister|registers[14][11]~q )))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux20~17_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux20~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][11]~q ),
	.datad(\MULT1|bancoRegister|registers[15][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N27
dffeas \MULT1|bancoRegister|registers[1][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N29
dffeas \MULT1|bancoRegister|registers[3][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][11]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][11]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][11]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[3][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~14 .lut_mask = 16'hE020;
defparam \MULT1|bancoRegister|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N17
dffeas \MULT1|bancoRegister|registers[2][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~15_combout  = (\MULT1|bancoRegister|Mux20~14_combout ) # ((\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & \MULT1|bancoRegister|registers[2][11]~q )))

	.dataa(\MULT1|bancoRegister|Mux20~14_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[2][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~15 .lut_mask = 16'hAEAA;
defparam \MULT1|bancoRegister|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N9
dffeas \MULT1|bancoRegister|registers[8][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N17
dffeas \MULT1|bancoRegister|registers[10][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][11]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][11]~q 
// ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[8][11]~q ),
	.datac(\MULT1|bancoRegister|registers[10][11]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~12 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N15
dffeas \MULT1|bancoRegister|registers[9][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N19
dffeas \MULT1|bancoRegister|registers[11][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~13_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux20~12_combout  & ((\MULT1|bancoRegister|registers[11][11]~q ))) # (!\MULT1|bancoRegister|Mux20~12_combout  & (\MULT1|bancoRegister|registers[9][11]~q )))) # 
// (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|Mux20~12_combout ))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux20~12_combout ),
	.datac(\MULT1|bancoRegister|registers[9][11]~q ),
	.datad(\MULT1|bancoRegister|registers[11][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux20~13_combout ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux20~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux20~15_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux20~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~16 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N23
dffeas \MULT1|bancoRegister|registers[4][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N7
dffeas \MULT1|bancoRegister|registers[5][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~10_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[5][11]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][11]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[4][11]~q ),
	.datac(\MULT1|bancoRegister|registers[5][11]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \MULT1|bancoRegister|registers[7][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N11
dffeas \MULT1|bancoRegister|registers[6][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux20~10_combout  & (\MULT1|bancoRegister|registers[7][11]~q )) # (!\MULT1|bancoRegister|Mux20~10_combout  & ((\MULT1|bancoRegister|registers[6][11]~q ))))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux20~10_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux20~10_combout ),
	.datac(\MULT1|bancoRegister|registers[7][11]~q ),
	.datad(\MULT1|bancoRegister|registers[6][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~11 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux20~16_combout  & (\MULT1|bancoRegister|Mux20~18_combout )) # (!\MULT1|bancoRegister|Mux20~16_combout  & ((\MULT1|bancoRegister|Mux20~11_combout ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux20~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux20~18_combout ),
	.datac(\MULT1|bancoRegister|Mux20~16_combout ),
	.datad(\MULT1|bancoRegister|Mux20~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~19 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux20~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux20~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux20~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux20~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|InstReg [19]),
	.datac(\MULT1|bancoRegister|Mux20~9_combout ),
	.datad(\MULT1|bancoRegister|Mux20~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux20~20 .lut_mask = 16'hF3C0;
defparam \MULT1|bancoRegister|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N17
dffeas \MULT1|A[11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux20~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[11] .is_wysiwyg = "true";
defparam \MULT1|A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N2
cycloneive_lcell_comb \MULT1|wPCNext[11]~10 (
// Equation(s):
// \MULT1|wPCNext[11]~10_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [11]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector20~combout ))

	.dataa(\MULT1|ula|Selector20~combout ),
	.datab(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datac(\MULT1|SaidaULA [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wPCNext[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[11]~10 .lut_mask = 16'hE2E2;
defparam \MULT1|wPCNext[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N3
dffeas \MULT1|PC[11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[11]~10_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[11] .is_wysiwyg = "true";
defparam \MULT1|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneive_lcell_comb \MULT1|wEntrada1ULA[11]~76 (
// Equation(s):
// \MULT1|wEntrada1ULA[11]~76_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [11]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [11]))

	.dataa(\MULT1|A [11]),
	.datab(\MULT1|PC [11]),
	.datac(gnd),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[11]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[11]~76 .lut_mask = 16'hCCAA;
defparam \MULT1|wEntrada1ULA[11]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N21
dffeas \MULT1|PCBack[11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [11]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[11] .is_wysiwyg = "true";
defparam \MULT1|PCBack[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneive_lcell_comb \MULT1|wEntrada1ULA[11]~77 (
// Equation(s):
// \MULT1|wEntrada1ULA[11]~77_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[11]~76_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [11])))

	.dataa(\MULT1|wEntrada1ULA[11]~76_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [11]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[11]~77_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[11]~77 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[11]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N16
cycloneive_lcell_comb \MULT1|wEntrada2ULA[10]~67 (
// Equation(s):
// \MULT1|wEntrada2ULA[10]~67_combout  = (\MULT1|wEntrada2ULA[0]~25_combout  & (((\MULT1|InstReg [30] & \MULT1|wEntrada2ULA[5]~38_combout )))) # (!\MULT1|wEntrada2ULA[0]~25_combout  & ((\MULT1|B [10]) # ((\MULT1|InstReg [30] & 
// \MULT1|wEntrada2ULA[5]~38_combout ))))

	.dataa(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datab(\MULT1|B [10]),
	.datac(\MULT1|InstReg [30]),
	.datad(\MULT1|wEntrada2ULA[5]~38_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[10]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[10]~67 .lut_mask = 16'hF444;
defparam \MULT1|wEntrada2ULA[10]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][29]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][29]~feeder_combout  = \MULT1|wDadoEscritaReg[29]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][29]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N5
dffeas \MULT1|bancoRegister|registers[21][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N11
dffeas \MULT1|bancoRegister|registers[25][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N13
dffeas \MULT1|bancoRegister|registers[17][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~0_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[25][29]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[17][29]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][29]~q ),
	.datad(\MULT1|bancoRegister|registers[17][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N15
dffeas \MULT1|bancoRegister|registers[29][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~1_combout  = (\MULT1|bancoRegister|Mux2~0_combout  & (((\MULT1|bancoRegister|registers[29][29]~q ) # (!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux2~0_combout  & (\MULT1|bancoRegister|registers[21][29]~q  & 
// ((\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[21][29]~q ),
	.datab(\MULT1|bancoRegister|Mux2~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][29]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~1 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|registers[31][29]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[31][29]~feeder_combout  = \MULT1|wDadoEscritaReg[29]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[31][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][29]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[31][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N31
dffeas \MULT1|bancoRegister|registers[31][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[31][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N9
dffeas \MULT1|bancoRegister|registers[27][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N3
dffeas \MULT1|bancoRegister|registers[19][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~7_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[27][29]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[19][29]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][29]~q ),
	.datad(\MULT1|bancoRegister|registers[19][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N15
dffeas \MULT1|bancoRegister|registers[23][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~8_combout  = (\MULT1|bancoRegister|Mux2~7_combout  & ((\MULT1|bancoRegister|registers[31][29]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux2~7_combout  & (((\MULT1|bancoRegister|registers[23][29]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[31][29]~q ),
	.datab(\MULT1|bancoRegister|Mux2~7_combout ),
	.datac(\MULT1|bancoRegister|registers[23][29]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~8 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N1
dffeas \MULT1|bancoRegister|registers[26][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N11
dffeas \MULT1|bancoRegister|registers[22][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N19
dffeas \MULT1|bancoRegister|registers[18][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~2_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[22][29]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[18][29]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][29]~q ),
	.datad(\MULT1|bancoRegister|registers[18][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N9
dffeas \MULT1|bancoRegister|registers[30][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~3_combout  = (\MULT1|bancoRegister|Mux2~2_combout  & (((\MULT1|bancoRegister|registers[30][29]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux2~2_combout  & (\MULT1|bancoRegister|registers[26][29]~q  & 
// ((\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[26][29]~q ),
	.datab(\MULT1|bancoRegister|Mux2~2_combout ),
	.datac(\MULT1|bancoRegister|registers[30][29]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~3 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N29
dffeas \MULT1|bancoRegister|registers[20][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \MULT1|bancoRegister|registers[16][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[20][29]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[16][29]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[20][29]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[16][29]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~4 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N7
dffeas \MULT1|bancoRegister|registers[28][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \MULT1|bancoRegister|registers[24][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~5_combout  = (\MULT1|bancoRegister|Mux2~4_combout  & ((\MULT1|bancoRegister|registers[28][29]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux2~4_combout  & (((\MULT1|bancoRegister|registers[24][29]~q  & 
// \MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux2~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][29]~q ),
	.datac(\MULT1|bancoRegister|registers[24][29]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux2~3_combout )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux2~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux2~3_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux2~5_combout ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~6 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~9_combout  = (\MULT1|bancoRegister|Mux2~6_combout  & (((\MULT1|bancoRegister|Mux2~8_combout ) # (!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux2~6_combout  & (\MULT1|bancoRegister|Mux2~1_combout  & ((\MULT1|InstReg 
// [15]))))

	.dataa(\MULT1|bancoRegister|Mux2~1_combout ),
	.datab(\MULT1|bancoRegister|Mux2~8_combout ),
	.datac(\MULT1|bancoRegister|Mux2~6_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~9 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N1
dffeas \MULT1|bancoRegister|registers[6][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N19
dffeas \MULT1|bancoRegister|registers[7][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y27_N29
dffeas \MULT1|bancoRegister|registers[5][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N9
dffeas \MULT1|bancoRegister|registers[4][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~10_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][29]~q ) # ((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[4][29]~q  & !\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[5][29]~q ),
	.datab(\MULT1|bancoRegister|registers[4][29]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~10 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux2~10_combout  & ((\MULT1|bancoRegister|registers[7][29]~q ))) # (!\MULT1|bancoRegister|Mux2~10_combout  & (\MULT1|bancoRegister|registers[6][29]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux2~10_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][29]~q ),
	.datac(\MULT1|bancoRegister|registers[7][29]~q ),
	.datad(\MULT1|bancoRegister|Mux2~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~11 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N21
dffeas \MULT1|bancoRegister|registers[15][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N27
dffeas \MULT1|bancoRegister|registers[14][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N1
dffeas \MULT1|bancoRegister|registers[12][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y29_N21
dffeas \MULT1|bancoRegister|registers[13][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][29]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][29]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[12][29]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[13][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~17 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux2~17_combout  & (\MULT1|bancoRegister|registers[15][29]~q )) # (!\MULT1|bancoRegister|Mux2~17_combout  & ((\MULT1|bancoRegister|registers[14][29]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux2~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][29]~q ),
	.datac(\MULT1|bancoRegister|registers[14][29]~q ),
	.datad(\MULT1|bancoRegister|Mux2~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N31
dffeas \MULT1|bancoRegister|registers[9][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N9
dffeas \MULT1|bancoRegister|registers[10][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N23
dffeas \MULT1|bancoRegister|registers[8][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~12_combout  = (\MULT1|InstReg [16] & ((\MULT1|InstReg [15]) # ((\MULT1|bancoRegister|registers[10][29]~q )))) # (!\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[8][29]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[10][29]~q ),
	.datad(\MULT1|bancoRegister|registers[8][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~12 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~13_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux2~12_combout  & (\MULT1|bancoRegister|registers[11][29]~q )) # (!\MULT1|bancoRegister|Mux2~12_combout  & ((\MULT1|bancoRegister|registers[9][29]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux2~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[11][29]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[9][29]~q ),
	.datad(\MULT1|bancoRegister|Mux2~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \MULT1|bancoRegister|registers[2][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N29
dffeas \MULT1|bancoRegister|registers[3][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N7
dffeas \MULT1|bancoRegister|registers[1][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][29]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][29]~q )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[3][29]~q ),
	.datad(\MULT1|bancoRegister|registers[1][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~14 .lut_mask = 16'hA280;
defparam \MULT1|bancoRegister|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~15_combout  = (\MULT1|bancoRegister|Mux2~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|InstReg [16] & \MULT1|bancoRegister|registers[2][29]~q )))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[2][29]~q ),
	.datad(\MULT1|bancoRegister|Mux2~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~15 .lut_mask = 16'hFF40;
defparam \MULT1|bancoRegister|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux2~13_combout )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux2~15_combout )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux2~13_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux2~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux2~16_combout  & ((\MULT1|bancoRegister|Mux2~18_combout ))) # (!\MULT1|bancoRegister|Mux2~16_combout  & (\MULT1|bancoRegister|Mux2~11_combout )))) # (!\MULT1|InstReg 
// [17] & (((\MULT1|bancoRegister|Mux2~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux2~11_combout ),
	.datab(\MULT1|bancoRegister|Mux2~18_combout ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux2~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~19 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux2~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux2~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux2~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux2~19_combout )))

	.dataa(\MULT1|InstReg [19]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux2~9_combout ),
	.datad(\MULT1|bancoRegister|Mux2~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux2~20 .lut_mask = 16'hF5A0;
defparam \MULT1|bancoRegister|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N21
dffeas \MULT1|A[29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[29] .is_wysiwyg = "true";
defparam \MULT1|A[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N8
cycloneive_lcell_comb \MULT1|wPCNext[29]~28 (
// Equation(s):
// \MULT1|wPCNext[29]~28_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [29]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector2~combout ))

	.dataa(gnd),
	.datab(\MULT1|ula|Selector2~combout ),
	.datac(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datad(\MULT1|SaidaULA [29]),
	.cin(gnd),
	.combout(\MULT1|wPCNext[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[29]~28 .lut_mask = 16'hFC0C;
defparam \MULT1|wPCNext[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N9
dffeas \MULT1|PC[29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[29]~28_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[29] .is_wysiwyg = "true";
defparam \MULT1|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \MULT1|wEntrada1ULA[29]~40 (
// Equation(s):
// \MULT1|wEntrada1ULA[29]~40_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [29]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [29]))

	.dataa(\MULT1|A [29]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(gnd),
	.datad(\MULT1|PC [29]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[29]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[29]~40 .lut_mask = 16'hEE22;
defparam \MULT1|wEntrada1ULA[29]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N13
dffeas \MULT1|PCBack[29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [29]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[29] .is_wysiwyg = "true";
defparam \MULT1|PCBack[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneive_lcell_comb \MULT1|wEntrada1ULA[29]~41 (
// Equation(s):
// \MULT1|wEntrada1ULA[29]~41_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[29]~40_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [29])))

	.dataa(\MULT1|wEntrada1ULA[29]~40_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [29]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[29]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[29]~41 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[29]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N8
cycloneive_lcell_comb \MULT1|wEntrada2ULA[31]~30 (
// Equation(s):
// \MULT1|wEntrada2ULA[31]~30_combout  = (\MULT1|Equal5~0_combout  & (\MULT1|InstReg [31] & ((\MULT1|imGerador|WideOr0~2_combout ) # (\MULT1|imGerador|WideOr0~5_combout ))))

	.dataa(\MULT1|Equal5~0_combout ),
	.datab(\MULT1|imGerador|WideOr0~2_combout ),
	.datac(\MULT1|InstReg [31]),
	.datad(\MULT1|imGerador|WideOr0~5_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[31]~30 .lut_mask = 16'hA080;
defparam \MULT1|wEntrada2ULA[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N30
cycloneive_lcell_comb \MULT1|wEntrada2ULA[29]~33 (
// Equation(s):
// \MULT1|wEntrada2ULA[29]~33_combout  = (\MULT1|wEntrada2ULA[31]~30_combout ) # ((\MULT1|B [29] & !\MULT1|wEntrada2ULA[0]~25_combout ))

	.dataa(\MULT1|B [29]),
	.datab(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datac(\MULT1|wEntrada2ULA[31]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[29]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[29]~33 .lut_mask = 16'hF2F2;
defparam \MULT1|wEntrada2ULA[29]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N16
cycloneive_lcell_comb \MULT1|wEntrada2ULA[28]~34 (
// Equation(s):
// \MULT1|wEntrada2ULA[28]~34_combout  = (\MULT1|wEntrada2ULA[31]~30_combout ) # ((!\MULT1|wEntrada2ULA[0]~25_combout  & \MULT1|B [28]))

	.dataa(gnd),
	.datab(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datac(\MULT1|wEntrada2ULA[31]~30_combout ),
	.datad(\MULT1|B [28]),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[28]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[28]~34 .lut_mask = 16'hF3F0;
defparam \MULT1|wEntrada2ULA[28]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N18
cycloneive_lcell_comb \MULT1|wEntrada2ULA[27]~35 (
// Equation(s):
// \MULT1|wEntrada2ULA[27]~35_combout  = (\MULT1|wEntrada2ULA[31]~30_combout ) # ((\MULT1|B [27] & !\MULT1|wEntrada2ULA[0]~25_combout ))

	.dataa(gnd),
	.datab(\MULT1|B [27]),
	.datac(\MULT1|wEntrada2ULA[31]~30_combout ),
	.datad(\MULT1|wEntrada2ULA[0]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[27]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[27]~35 .lut_mask = 16'hF0FC;
defparam \MULT1|wEntrada2ULA[27]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y33_N13
dffeas \MULT1|bancoRegister|registers[23][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \MULT1|bancoRegister|registers[19][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[27][27]~q ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][27]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[19][27]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[27][27]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~7 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N21
dffeas \MULT1|bancoRegister|registers[31][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux4~7_combout  & ((\MULT1|bancoRegister|registers[31][27]~q ))) # (!\MULT1|bancoRegister|Mux4~7_combout  & (\MULT1|bancoRegister|registers[23][27]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux4~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[23][27]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux4~7_combout ),
	.datad(\MULT1|bancoRegister|registers[31][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~8 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][27]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][27]~feeder_combout  = \MULT1|wDadoEscritaReg[27]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][27]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y26_N1
dffeas \MULT1|bancoRegister|registers[21][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|registers[29][27]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[29][27]~feeder_combout  = \MULT1|wDadoEscritaReg[27]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[29][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][27]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[29][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N9
dffeas \MULT1|bancoRegister|registers[29][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[29][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N7
dffeas \MULT1|bancoRegister|registers[25][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N17
dffeas \MULT1|bancoRegister|registers[17][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~0_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[25][27]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[17][27]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][27]~q ),
	.datad(\MULT1|bancoRegister|registers[17][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~1_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux4~0_combout  & ((\MULT1|bancoRegister|registers[29][27]~q ))) # (!\MULT1|bancoRegister|Mux4~0_combout  & (\MULT1|bancoRegister|registers[21][27]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux4~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[21][27]~q ),
	.datab(\MULT1|bancoRegister|registers[29][27]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux4~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~1 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N3
dffeas \MULT1|bancoRegister|registers[20][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \MULT1|bancoRegister|registers[16][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~4_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[20][27]~q ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((!\MULT1|InstReg [18] & \MULT1|bancoRegister|registers[16][27]~q ))))

	.dataa(\MULT1|bancoRegister|registers[20][27]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[16][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~4 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N5
dffeas \MULT1|bancoRegister|registers[28][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \MULT1|bancoRegister|registers[24][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~5_combout  = (\MULT1|bancoRegister|Mux4~4_combout  & ((\MULT1|bancoRegister|registers[28][27]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux4~4_combout  & (((\MULT1|bancoRegister|registers[24][27]~q  & 
// \MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux4~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][27]~q ),
	.datac(\MULT1|bancoRegister|registers[24][27]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N5
dffeas \MULT1|bancoRegister|registers[26][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N21
dffeas \MULT1|bancoRegister|registers[30][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N23
dffeas \MULT1|bancoRegister|registers[18][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N19
dffeas \MULT1|bancoRegister|registers[22][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~2_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[22][27]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][27]~q 
// ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[18][27]~q ),
	.datac(\MULT1|bancoRegister|registers[22][27]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~2 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~3_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux4~2_combout  & ((\MULT1|bancoRegister|registers[30][27]~q ))) # (!\MULT1|bancoRegister|Mux4~2_combout  & (\MULT1|bancoRegister|registers[26][27]~q )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux4~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[26][27]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[30][27]~q ),
	.datad(\MULT1|bancoRegister|Mux4~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~3 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~6_combout  = (\MULT1|InstReg [16] & ((\MULT1|InstReg [15]) # ((\MULT1|bancoRegister|Mux4~3_combout )))) # (!\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|Mux4~5_combout )))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux4~5_combout ),
	.datad(\MULT1|bancoRegister|Mux4~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~6 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux4~6_combout  & (\MULT1|bancoRegister|Mux4~8_combout )) # (!\MULT1|bancoRegister|Mux4~6_combout  & ((\MULT1|bancoRegister|Mux4~1_combout ))))) # (!\MULT1|InstReg [15] & 
// (((\MULT1|bancoRegister|Mux4~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux4~8_combout ),
	.datab(\MULT1|bancoRegister|Mux4~1_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux4~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~9 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N27
dffeas \MULT1|bancoRegister|registers[2][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N19
dffeas \MULT1|bancoRegister|registers[1][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N9
dffeas \MULT1|bancoRegister|registers[3][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][27]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][27]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][27]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[3][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~14 .lut_mask = 16'hC808;
defparam \MULT1|bancoRegister|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~15_combout  = (\MULT1|bancoRegister|Mux4~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[2][27]~q  & \MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[2][27]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux4~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~15 .lut_mask = 16'hFF40;
defparam \MULT1|bancoRegister|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N7
dffeas \MULT1|bancoRegister|registers[10][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N3
dffeas \MULT1|bancoRegister|registers[8][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~12_combout  = (\MULT1|InstReg [16] & ((\MULT1|InstReg [15]) # ((\MULT1|bancoRegister|registers[10][27]~q )))) # (!\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[8][27]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[10][27]~q ),
	.datad(\MULT1|bancoRegister|registers[8][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~12 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N19
dffeas \MULT1|bancoRegister|registers[11][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N13
dffeas \MULT1|bancoRegister|registers[9][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~13_combout  = (\MULT1|bancoRegister|Mux4~12_combout  & (((\MULT1|bancoRegister|registers[11][27]~q )) # (!\MULT1|InstReg [15]))) # (!\MULT1|bancoRegister|Mux4~12_combout  & (\MULT1|InstReg [15] & 
// ((\MULT1|bancoRegister|registers[9][27]~q ))))

	.dataa(\MULT1|bancoRegister|Mux4~12_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[11][27]~q ),
	.datad(\MULT1|bancoRegister|registers[9][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~13 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~16_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17]) # (\MULT1|bancoRegister|Mux4~13_combout )))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux4~15_combout  & (!\MULT1|InstReg [17])))

	.dataa(\MULT1|bancoRegister|Mux4~15_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux4~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~16 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y29_N13
dffeas \MULT1|bancoRegister|registers[13][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y34_N19
dffeas \MULT1|bancoRegister|registers[12][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~17_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][27]~q ) # ((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (((!\MULT1|InstReg [16] & \MULT1|bancoRegister|registers[12][27]~q ))))

	.dataa(\MULT1|bancoRegister|registers[13][27]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[12][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~17 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N11
dffeas \MULT1|bancoRegister|registers[14][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N21
dffeas \MULT1|bancoRegister|registers[15][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~18_combout  = (\MULT1|bancoRegister|Mux4~17_combout  & (((\MULT1|bancoRegister|registers[15][27]~q )) # (!\MULT1|InstReg [16]))) # (!\MULT1|bancoRegister|Mux4~17_combout  & (\MULT1|InstReg [16] & 
// (\MULT1|bancoRegister|registers[14][27]~q )))

	.dataa(\MULT1|bancoRegister|Mux4~17_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[14][27]~q ),
	.datad(\MULT1|bancoRegister|registers[15][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~18 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N13
dffeas \MULT1|bancoRegister|registers[6][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N7
dffeas \MULT1|bancoRegister|registers[7][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y30_N15
dffeas \MULT1|bancoRegister|registers[4][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N27
dffeas \MULT1|bancoRegister|registers[5][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~10_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[5][27]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][27]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[4][27]~q ),
	.datac(\MULT1|bancoRegister|registers[5][27]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux4~10_combout  & ((\MULT1|bancoRegister|registers[7][27]~q ))) # (!\MULT1|bancoRegister|Mux4~10_combout  & (\MULT1|bancoRegister|registers[6][27]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux4~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[6][27]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[7][27]~q ),
	.datad(\MULT1|bancoRegister|Mux4~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~11 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux4~16_combout  & (\MULT1|bancoRegister|Mux4~18_combout )) # (!\MULT1|bancoRegister|Mux4~16_combout  & ((\MULT1|bancoRegister|Mux4~11_combout ))))) # (!\MULT1|InstReg 
// [17] & (\MULT1|bancoRegister|Mux4~16_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux4~16_combout ),
	.datac(\MULT1|bancoRegister|Mux4~18_combout ),
	.datad(\MULT1|bancoRegister|Mux4~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~19 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux4~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux4~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux4~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux4~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|InstReg [19]),
	.datac(\MULT1|bancoRegister|Mux4~9_combout ),
	.datad(\MULT1|bancoRegister|Mux4~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux4~20 .lut_mask = 16'hF3C0;
defparam \MULT1|bancoRegister|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N19
dffeas \MULT1|A[27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux4~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[27] .is_wysiwyg = "true";
defparam \MULT1|A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \MULT1|bancoRegister|registers[11][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N17
dffeas \MULT1|bancoRegister|registers[9][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N19
dffeas \MULT1|bancoRegister|registers[10][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N21
dffeas \MULT1|bancoRegister|registers[8][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~10_combout  = (\MULT1|InstReg [15] & (\MULT1|InstReg [16])) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[10][26]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[8][26]~q )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][26]~q ),
	.datad(\MULT1|bancoRegister|registers[8][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~10 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~11_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux5~10_combout  & (\MULT1|bancoRegister|registers[11][26]~q )) # (!\MULT1|bancoRegister|Mux5~10_combout  & ((\MULT1|bancoRegister|registers[9][26]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux5~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[11][26]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[9][26]~q ),
	.datad(\MULT1|bancoRegister|Mux5~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N9
dffeas \MULT1|bancoRegister|registers[6][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N27
dffeas \MULT1|bancoRegister|registers[7][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N5
dffeas \MULT1|bancoRegister|registers[4][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \MULT1|bancoRegister|registers[5][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][26]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][26]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[4][26]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][26]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~12 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux5~12_combout  & ((\MULT1|bancoRegister|registers[7][26]~q ))) # (!\MULT1|bancoRegister|Mux5~12_combout  & (\MULT1|bancoRegister|registers[6][26]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux5~12_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][26]~q ),
	.datac(\MULT1|bancoRegister|registers[7][26]~q ),
	.datad(\MULT1|bancoRegister|Mux5~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~13 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N25
dffeas \MULT1|bancoRegister|registers[2][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N11
dffeas \MULT1|bancoRegister|registers[1][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \MULT1|bancoRegister|registers[3][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][26]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][26]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[1][26]~q ),
	.datad(\MULT1|bancoRegister|registers[3][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~15_combout  = (\MULT1|bancoRegister|Mux5~14_combout ) # ((\MULT1|bancoRegister|registers[2][26]~q  & (!\MULT1|InstReg [15] & \MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|registers[2][26]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux5~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~16_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux5~13_combout ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux5~15_combout  & !\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux5~13_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux5~15_combout ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~16 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N27
dffeas \MULT1|bancoRegister|registers[15][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N23
dffeas \MULT1|bancoRegister|registers[14][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N3
dffeas \MULT1|bancoRegister|registers[13][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N23
dffeas \MULT1|bancoRegister|registers[12][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[13][26]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[12][26]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[13][26]~q ),
	.datab(\MULT1|bancoRegister|registers[12][26]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~17 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux5~17_combout  & (\MULT1|bancoRegister|registers[15][26]~q )) # (!\MULT1|bancoRegister|Mux5~17_combout  & ((\MULT1|bancoRegister|registers[14][26]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux5~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][26]~q ),
	.datac(\MULT1|bancoRegister|registers[14][26]~q ),
	.datad(\MULT1|bancoRegister|Mux5~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~19_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux5~16_combout  & ((\MULT1|bancoRegister|Mux5~18_combout ))) # (!\MULT1|bancoRegister|Mux5~16_combout  & (\MULT1|bancoRegister|Mux5~11_combout )))) # (!\MULT1|InstReg 
// [18] & (((\MULT1|bancoRegister|Mux5~16_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux5~11_combout ),
	.datac(\MULT1|bancoRegister|Mux5~16_combout ),
	.datad(\MULT1|bancoRegister|Mux5~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~19 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N1
dffeas \MULT1|bancoRegister|registers[23][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N9
dffeas \MULT1|bancoRegister|registers[19][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~7_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[23][26]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[19][26]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[23][26]~q ),
	.datad(\MULT1|bancoRegister|registers[19][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N1
dffeas \MULT1|bancoRegister|registers[31][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N5
dffeas \MULT1|bancoRegister|registers[27][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~8_combout  = (\MULT1|bancoRegister|Mux5~7_combout  & (((\MULT1|bancoRegister|registers[31][26]~q )) # (!\MULT1|InstReg [18]))) # (!\MULT1|bancoRegister|Mux5~7_combout  & (\MULT1|InstReg [18] & 
// ((\MULT1|bancoRegister|registers[27][26]~q ))))

	.dataa(\MULT1|bancoRegister|Mux5~7_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[31][26]~q ),
	.datad(\MULT1|bancoRegister|registers[27][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~8 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \MULT1|bancoRegister|registers[16][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \MULT1|bancoRegister|registers[24][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~4_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[24][26]~q ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[16][26]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[16][26]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[24][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~4 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \MULT1|bancoRegister|registers[20][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \MULT1|bancoRegister|registers[28][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~5_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux5~4_combout  & ((\MULT1|bancoRegister|registers[28][26]~q ))) # (!\MULT1|bancoRegister|Mux5~4_combout  & (\MULT1|bancoRegister|registers[20][26]~q )))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux5~4_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux5~4_combout ),
	.datac(\MULT1|bancoRegister|registers[20][26]~q ),
	.datad(\MULT1|bancoRegister|registers[28][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N1
dffeas \MULT1|bancoRegister|registers[26][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N31
dffeas \MULT1|bancoRegister|registers[18][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~2_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[26][26]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[18][26]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[26][26]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][26]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N7
dffeas \MULT1|bancoRegister|registers[30][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~3_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux5~2_combout  & (\MULT1|bancoRegister|registers[30][26]~q )) # (!\MULT1|bancoRegister|Mux5~2_combout  & ((\MULT1|bancoRegister|registers[22][26]~q ))))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux5~2_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux5~2_combout ),
	.datac(\MULT1|bancoRegister|registers[30][26]~q ),
	.datad(\MULT1|bancoRegister|registers[22][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~3 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux5~3_combout ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux5~5_combout  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux5~5_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|Mux5~3_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~6 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N11
dffeas \MULT1|bancoRegister|registers[29][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N3
dffeas \MULT1|bancoRegister|registers[25][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N5
dffeas \MULT1|bancoRegister|registers[21][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N15
dffeas \MULT1|bancoRegister|registers[17][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~0_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[21][26]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[17][26]~q 
// )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[21][26]~q ),
	.datac(\MULT1|bancoRegister|registers[17][26]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~0 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~1_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux5~0_combout  & (\MULT1|bancoRegister|registers[29][26]~q )) # (!\MULT1|bancoRegister|Mux5~0_combout  & ((\MULT1|bancoRegister|registers[25][26]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux5~0_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[29][26]~q ),
	.datac(\MULT1|bancoRegister|registers[25][26]~q ),
	.datad(\MULT1|bancoRegister|Mux5~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~1 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux5~6_combout  & (\MULT1|bancoRegister|Mux5~8_combout )) # (!\MULT1|bancoRegister|Mux5~6_combout  & ((\MULT1|bancoRegister|Mux5~1_combout ))))) # (!\MULT1|InstReg [15] & 
// (((\MULT1|bancoRegister|Mux5~6_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux5~8_combout ),
	.datac(\MULT1|bancoRegister|Mux5~6_combout ),
	.datad(\MULT1|bancoRegister|Mux5~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~9 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux5~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux5~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux5~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux5~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux5~19_combout ),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux5~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux5~20 .lut_mask = 16'hFC0C;
defparam \MULT1|bancoRegister|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \MULT1|A[26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux5~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[26] .is_wysiwyg = "true";
defparam \MULT1|A[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneive_lcell_comb \MULT1|wEntrada1ULA[26]~46 (
// Equation(s):
// \MULT1|wEntrada1ULA[26]~46_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [26]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [26]))

	.dataa(\MULT1|A [26]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[26]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[26]~46 .lut_mask = 16'hE2E2;
defparam \MULT1|wEntrada1ULA[26]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N1
dffeas \MULT1|PCBack[26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [26]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[26] .is_wysiwyg = "true";
defparam \MULT1|PCBack[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneive_lcell_comb \MULT1|wEntrada1ULA[26]~47 (
// Equation(s):
// \MULT1|wEntrada1ULA[26]~47_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[26]~46_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [26])))

	.dataa(\MULT1|wEntrada1ULA[26]~46_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [26]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[26]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[26]~47 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[26]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N0
cycloneive_lcell_comb \MULT1|wPCNext[24]~23 (
// Equation(s):
// \MULT1|wPCNext[24]~23_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [24])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector7~combout )))

	.dataa(gnd),
	.datab(\MULT1|SaidaULA [24]),
	.datac(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datad(\MULT1|ula|Selector7~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[24]~23 .lut_mask = 16'hCFC0;
defparam \MULT1|wPCNext[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N1
dffeas \MULT1|PC[24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[24]~23_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[24] .is_wysiwyg = "true";
defparam \MULT1|PC[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N11
dffeas \MULT1|bancoRegister|registers[11][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N7
dffeas \MULT1|bancoRegister|registers[9][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N27
dffeas \MULT1|bancoRegister|registers[8][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N1
dffeas \MULT1|bancoRegister|registers[10][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~10_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][24]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][24]~q 
// ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[8][24]~q ),
	.datac(\MULT1|bancoRegister|registers[10][24]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~10 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~11_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux7~10_combout  & (\MULT1|bancoRegister|registers[11][24]~q )) # (!\MULT1|bancoRegister|Mux7~10_combout  & ((\MULT1|bancoRegister|registers[9][24]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux7~10_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[11][24]~q ),
	.datac(\MULT1|bancoRegister|registers[9][24]~q ),
	.datad(\MULT1|bancoRegister|Mux7~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N13
dffeas \MULT1|bancoRegister|registers[1][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y30_N11
dffeas \MULT1|bancoRegister|registers[3][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][24]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][24]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][24]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[3][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~14 .lut_mask = 16'hE020;
defparam \MULT1|bancoRegister|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N21
dffeas \MULT1|bancoRegister|registers[2][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~15_combout  = (\MULT1|bancoRegister|Mux7~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|InstReg [16] & \MULT1|bancoRegister|registers[2][24]~q )))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|Mux7~14_combout ),
	.datad(\MULT1|bancoRegister|registers[2][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~15 .lut_mask = 16'hF4F0;
defparam \MULT1|bancoRegister|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y27_N3
dffeas \MULT1|bancoRegister|registers[5][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N17
dffeas \MULT1|bancoRegister|registers[4][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~12_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][24]~q ) # ((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[4][24]~q  & !\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[5][24]~q ),
	.datab(\MULT1|bancoRegister|registers[4][24]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~12 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N3
dffeas \MULT1|bancoRegister|registers[7][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N17
dffeas \MULT1|bancoRegister|registers[6][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux7~12_combout  & (\MULT1|bancoRegister|registers[7][24]~q )) # (!\MULT1|bancoRegister|Mux7~12_combout  & ((\MULT1|bancoRegister|registers[6][24]~q ))))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux7~12_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux7~12_combout ),
	.datac(\MULT1|bancoRegister|registers[7][24]~q ),
	.datad(\MULT1|bancoRegister|registers[6][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~13 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~16_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux7~13_combout ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux7~15_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux7~15_combout ),
	.datad(\MULT1|bancoRegister|Mux7~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~16 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N13
dffeas \MULT1|bancoRegister|registers[15][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N19
dffeas \MULT1|bancoRegister|registers[14][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N7
dffeas \MULT1|bancoRegister|registers[12][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N13
dffeas \MULT1|bancoRegister|registers[13][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][24]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][24]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[12][24]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[13][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~17 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux7~17_combout  & (\MULT1|bancoRegister|registers[15][24]~q )) # (!\MULT1|bancoRegister|Mux7~17_combout  & ((\MULT1|bancoRegister|registers[14][24]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux7~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][24]~q ),
	.datac(\MULT1|bancoRegister|registers[14][24]~q ),
	.datad(\MULT1|bancoRegister|Mux7~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~19_combout  = (\MULT1|bancoRegister|Mux7~16_combout  & (((\MULT1|bancoRegister|Mux7~18_combout ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux7~16_combout  & (\MULT1|bancoRegister|Mux7~11_combout  & ((\MULT1|InstReg 
// [18]))))

	.dataa(\MULT1|bancoRegister|Mux7~11_combout ),
	.datab(\MULT1|bancoRegister|Mux7~16_combout ),
	.datac(\MULT1|bancoRegister|Mux7~18_combout ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~19 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N19
dffeas \MULT1|bancoRegister|registers[17][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][24]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][24]~feeder_combout  = \MULT1|wDadoEscritaReg[24]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][24]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \MULT1|bancoRegister|registers[21][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~0_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[21][24]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[17][24]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[17][24]~q ),
	.datad(\MULT1|bancoRegister|registers[21][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~0 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \MULT1|bancoRegister|registers[29][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~1_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux7~0_combout  & ((\MULT1|bancoRegister|registers[29][24]~q ))) # (!\MULT1|bancoRegister|Mux7~0_combout  & (\MULT1|bancoRegister|registers[25][24]~q )))) # 
// (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux7~0_combout ))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux7~0_combout ),
	.datac(\MULT1|bancoRegister|registers[25][24]~q ),
	.datad(\MULT1|bancoRegister|registers[29][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~1 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N13
dffeas \MULT1|bancoRegister|registers[31][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N3
dffeas \MULT1|bancoRegister|registers[19][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \MULT1|bancoRegister|registers[23][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[23][24]~q ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][24]~q  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[19][24]~q ),
	.datac(\MULT1|bancoRegister|registers[23][24]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~7 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N1
dffeas \MULT1|bancoRegister|registers[27][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~8_combout  = (\MULT1|bancoRegister|Mux7~7_combout  & ((\MULT1|bancoRegister|registers[31][24]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux7~7_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[27][24]~q ))))

	.dataa(\MULT1|bancoRegister|registers[31][24]~q ),
	.datab(\MULT1|bancoRegister|Mux7~7_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[27][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~8 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \MULT1|bancoRegister|registers[24][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \MULT1|bancoRegister|registers[16][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~4_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[24][24]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[16][24]~q  & !\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[24][24]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[16][24]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~4 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N15
dffeas \MULT1|bancoRegister|registers[20][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N9
dffeas \MULT1|bancoRegister|registers[28][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~5_combout  = (\MULT1|bancoRegister|Mux7~4_combout  & (((\MULT1|bancoRegister|registers[28][24]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux7~4_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[20][24]~q )))

	.dataa(\MULT1|bancoRegister|Mux7~4_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[20][24]~q ),
	.datad(\MULT1|bancoRegister|registers[28][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~5 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N7
dffeas \MULT1|bancoRegister|registers[26][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \MULT1|bancoRegister|registers[18][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~2_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[26][24]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[18][24]~q 
// )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[26][24]~q ),
	.datac(\MULT1|bancoRegister|registers[18][24]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~2 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \MULT1|bancoRegister|registers[22][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \MULT1|bancoRegister|registers[30][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~3_combout  = (\MULT1|bancoRegister|Mux7~2_combout  & (((\MULT1|bancoRegister|registers[30][24]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux7~2_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[22][24]~q )))

	.dataa(\MULT1|bancoRegister|Mux7~2_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][24]~q ),
	.datad(\MULT1|bancoRegister|registers[30][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15]) # (\MULT1|bancoRegister|Mux7~3_combout )))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux7~5_combout  & (!\MULT1|InstReg [15])))

	.dataa(\MULT1|bancoRegister|Mux7~5_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux7~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~6 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux7~6_combout  & ((\MULT1|bancoRegister|Mux7~8_combout ))) # (!\MULT1|bancoRegister|Mux7~6_combout  & (\MULT1|bancoRegister|Mux7~1_combout )))) # (!\MULT1|InstReg [15] & 
// (((\MULT1|bancoRegister|Mux7~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux7~1_combout ),
	.datab(\MULT1|bancoRegister|Mux7~8_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux7~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux7~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux7~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux7~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux7~19_combout ))

	.dataa(\MULT1|InstReg [19]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux7~19_combout ),
	.datad(\MULT1|bancoRegister|Mux7~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux7~20 .lut_mask = 16'hFA50;
defparam \MULT1|bancoRegister|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \MULT1|A[24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux7~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[24] .is_wysiwyg = "true";
defparam \MULT1|A[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \MULT1|wEntrada1ULA[24]~50 (
// Equation(s):
// \MULT1|wEntrada1ULA[24]~50_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [24])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [24])))

	.dataa(\MULT1|PC [24]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|A [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[24]~50 .lut_mask = 16'hB8B8;
defparam \MULT1|wEntrada1ULA[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N19
dffeas \MULT1|PCBack[24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [24]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[24] .is_wysiwyg = "true";
defparam \MULT1|PCBack[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N18
cycloneive_lcell_comb \MULT1|wEntrada1ULA[24]~51 (
// Equation(s):
// \MULT1|wEntrada1ULA[24]~51_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[24]~50_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [24])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[24]~50_combout ),
	.datac(\MULT1|PCBack [24]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[24]~51 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N22
cycloneive_lcell_comb \MULT1|wEntrada2ULA[24]~39 (
// Equation(s):
// \MULT1|wEntrada2ULA[24]~39_combout  = (\MULT1|wEntrada2ULA[0]~25_combout  & (((\MULT1|InstReg [31] & \MULT1|wEntrada2ULA[5]~38_combout )))) # (!\MULT1|wEntrada2ULA[0]~25_combout  & ((\MULT1|B [24]) # ((\MULT1|InstReg [31] & 
// \MULT1|wEntrada2ULA[5]~38_combout ))))

	.dataa(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datab(\MULT1|B [24]),
	.datac(\MULT1|InstReg [31]),
	.datad(\MULT1|wEntrada2ULA[5]~38_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[24]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[24]~39 .lut_mask = 16'hF444;
defparam \MULT1|wEntrada2ULA[24]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N10
cycloneive_lcell_comb \MULT1|ula|Add1~42 (
// Equation(s):
// \MULT1|ula|Add1~42_combout  = (\MULT1|wEntrada2ULA[21]~42_combout  & ((\MULT1|wEntrada1ULA[21]~57_combout  & (!\MULT1|ula|Add1~41 )) # (!\MULT1|wEntrada1ULA[21]~57_combout  & ((\MULT1|ula|Add1~41 ) # (GND))))) # (!\MULT1|wEntrada2ULA[21]~42_combout  & 
// ((\MULT1|wEntrada1ULA[21]~57_combout  & (\MULT1|ula|Add1~41  & VCC)) # (!\MULT1|wEntrada1ULA[21]~57_combout  & (!\MULT1|ula|Add1~41 ))))
// \MULT1|ula|Add1~43  = CARRY((\MULT1|wEntrada2ULA[21]~42_combout  & ((!\MULT1|ula|Add1~41 ) # (!\MULT1|wEntrada1ULA[21]~57_combout ))) # (!\MULT1|wEntrada2ULA[21]~42_combout  & (!\MULT1|wEntrada1ULA[21]~57_combout  & !\MULT1|ula|Add1~41 )))

	.dataa(\MULT1|wEntrada2ULA[21]~42_combout ),
	.datab(\MULT1|wEntrada1ULA[21]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~41 ),
	.combout(\MULT1|ula|Add1~42_combout ),
	.cout(\MULT1|ula|Add1~43 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~42 .lut_mask = 16'h692B;
defparam \MULT1|ula|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N12
cycloneive_lcell_comb \MULT1|ula|Add1~44 (
// Equation(s):
// \MULT1|ula|Add1~44_combout  = ((\MULT1|wEntrada2ULA[22]~41_combout  $ (\MULT1|wEntrada1ULA[22]~55_combout  $ (\MULT1|ula|Add1~43 )))) # (GND)
// \MULT1|ula|Add1~45  = CARRY((\MULT1|wEntrada2ULA[22]~41_combout  & (\MULT1|wEntrada1ULA[22]~55_combout  & !\MULT1|ula|Add1~43 )) # (!\MULT1|wEntrada2ULA[22]~41_combout  & ((\MULT1|wEntrada1ULA[22]~55_combout ) # (!\MULT1|ula|Add1~43 ))))

	.dataa(\MULT1|wEntrada2ULA[22]~41_combout ),
	.datab(\MULT1|wEntrada1ULA[22]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~43 ),
	.combout(\MULT1|ula|Add1~44_combout ),
	.cout(\MULT1|ula|Add1~45 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~44 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneive_lcell_comb \MULT1|ula|Add1~46 (
// Equation(s):
// \MULT1|ula|Add1~46_combout  = (\MULT1|wEntrada2ULA[23]~40_combout  & ((\MULT1|wEntrada1ULA[23]~53_combout  & (!\MULT1|ula|Add1~45 )) # (!\MULT1|wEntrada1ULA[23]~53_combout  & ((\MULT1|ula|Add1~45 ) # (GND))))) # (!\MULT1|wEntrada2ULA[23]~40_combout  & 
// ((\MULT1|wEntrada1ULA[23]~53_combout  & (\MULT1|ula|Add1~45  & VCC)) # (!\MULT1|wEntrada1ULA[23]~53_combout  & (!\MULT1|ula|Add1~45 ))))
// \MULT1|ula|Add1~47  = CARRY((\MULT1|wEntrada2ULA[23]~40_combout  & ((!\MULT1|ula|Add1~45 ) # (!\MULT1|wEntrada1ULA[23]~53_combout ))) # (!\MULT1|wEntrada2ULA[23]~40_combout  & (!\MULT1|wEntrada1ULA[23]~53_combout  & !\MULT1|ula|Add1~45 )))

	.dataa(\MULT1|wEntrada2ULA[23]~40_combout ),
	.datab(\MULT1|wEntrada1ULA[23]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~45 ),
	.combout(\MULT1|ula|Add1~46_combout ),
	.cout(\MULT1|ula|Add1~47 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~46 .lut_mask = 16'h692B;
defparam \MULT1|ula|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N16
cycloneive_lcell_comb \MULT1|ula|Add1~48 (
// Equation(s):
// \MULT1|ula|Add1~48_combout  = ((\MULT1|wEntrada1ULA[24]~51_combout  $ (\MULT1|wEntrada2ULA[24]~39_combout  $ (\MULT1|ula|Add1~47 )))) # (GND)
// \MULT1|ula|Add1~49  = CARRY((\MULT1|wEntrada1ULA[24]~51_combout  & ((!\MULT1|ula|Add1~47 ) # (!\MULT1|wEntrada2ULA[24]~39_combout ))) # (!\MULT1|wEntrada1ULA[24]~51_combout  & (!\MULT1|wEntrada2ULA[24]~39_combout  & !\MULT1|ula|Add1~47 )))

	.dataa(\MULT1|wEntrada1ULA[24]~51_combout ),
	.datab(\MULT1|wEntrada2ULA[24]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~47 ),
	.combout(\MULT1|ula|Add1~48_combout ),
	.cout(\MULT1|ula|Add1~49 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~48 .lut_mask = 16'h962B;
defparam \MULT1|ula|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N14
cycloneive_lcell_comb \MULT1|ula|Add0~46 (
// Equation(s):
// \MULT1|ula|Add0~46_combout  = (\MULT1|wEntrada2ULA[23]~40_combout  & ((\MULT1|wEntrada1ULA[23]~53_combout  & (\MULT1|ula|Add0~45  & VCC)) # (!\MULT1|wEntrada1ULA[23]~53_combout  & (!\MULT1|ula|Add0~45 )))) # (!\MULT1|wEntrada2ULA[23]~40_combout  & 
// ((\MULT1|wEntrada1ULA[23]~53_combout  & (!\MULT1|ula|Add0~45 )) # (!\MULT1|wEntrada1ULA[23]~53_combout  & ((\MULT1|ula|Add0~45 ) # (GND)))))
// \MULT1|ula|Add0~47  = CARRY((\MULT1|wEntrada2ULA[23]~40_combout  & (!\MULT1|wEntrada1ULA[23]~53_combout  & !\MULT1|ula|Add0~45 )) # (!\MULT1|wEntrada2ULA[23]~40_combout  & ((!\MULT1|ula|Add0~45 ) # (!\MULT1|wEntrada1ULA[23]~53_combout ))))

	.dataa(\MULT1|wEntrada2ULA[23]~40_combout ),
	.datab(\MULT1|wEntrada1ULA[23]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~45 ),
	.combout(\MULT1|ula|Add0~46_combout ),
	.cout(\MULT1|ula|Add0~47 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~46 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneive_lcell_comb \MULT1|ula|Add0~48 (
// Equation(s):
// \MULT1|ula|Add0~48_combout  = ((\MULT1|wEntrada2ULA[24]~39_combout  $ (\MULT1|wEntrada1ULA[24]~51_combout  $ (!\MULT1|ula|Add0~47 )))) # (GND)
// \MULT1|ula|Add0~49  = CARRY((\MULT1|wEntrada2ULA[24]~39_combout  & ((\MULT1|wEntrada1ULA[24]~51_combout ) # (!\MULT1|ula|Add0~47 ))) # (!\MULT1|wEntrada2ULA[24]~39_combout  & (\MULT1|wEntrada1ULA[24]~51_combout  & !\MULT1|ula|Add0~47 )))

	.dataa(\MULT1|wEntrada2ULA[24]~39_combout ),
	.datab(\MULT1|wEntrada1ULA[24]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~47 ),
	.combout(\MULT1|ula|Add0~48_combout ),
	.cout(\MULT1|ula|Add0~49 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~48 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N28
cycloneive_lcell_comb \MULT1|ula|Selector7~3 (
// Equation(s):
// \MULT1|ula|Selector7~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~48_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~48_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector7~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneive_lcell_comb \MULT1|ula|Selector7~2 (
// Equation(s):
// \MULT1|ula|Selector7~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~48_combout )) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector7~3_combout ))))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Add1~48_combout ),
	.datab(\MULT1|ula|Selector7~3_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector7~2 .lut_mask = 16'hA0CF;
defparam \MULT1|ula|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N24
cycloneive_lcell_comb \MULT1|ula|Selector7 (
// Equation(s):
// \MULT1|ula|Selector7~combout  = (\MULT1|ula|Selector30~3_combout  & ((\MULT1|ula|Selector7~2_combout  & (\MULT1|wEntrada1ULA[24]~51_combout  & \MULT1|wEntrada2ULA[24]~39_combout )) # (!\MULT1|ula|Selector7~2_combout  & ((\MULT1|wEntrada1ULA[24]~51_combout 
// ) # (\MULT1|wEntrada2ULA[24]~39_combout ))))) # (!\MULT1|ula|Selector30~3_combout  & (\MULT1|ula|Selector7~2_combout ))

	.dataa(\MULT1|ula|Selector30~3_combout ),
	.datab(\MULT1|ula|Selector7~2_combout ),
	.datac(\MULT1|wEntrada1ULA[24]~51_combout ),
	.datad(\MULT1|wEntrada2ULA[24]~39_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector7~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector7 .lut_mask = 16'hE664;
defparam \MULT1|ula|Selector7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N25
dffeas \MULT1|SaidaULA[24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector7~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[24] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N7
dffeas \MULT1|bancoRegister|registers[13][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \MULT1|bancoRegister|registers[11][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[9][25]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[9][25]~feeder_combout  = \MULT1|wDadoEscritaReg[25]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[9][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][25]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[9][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \MULT1|bancoRegister|registers[9][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][25]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][25]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][25]~q ),
	.datad(\MULT1|bancoRegister|registers[9][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux38~17_combout  & (\MULT1|bancoRegister|registers[15][25]~q )) # (!\MULT1|bancoRegister|Mux38~17_combout  & ((\MULT1|bancoRegister|registers[13][25]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux38~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][25]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][25]~q ),
	.datad(\MULT1|bancoRegister|Mux38~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|registers[14][25]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[14][25]~feeder_combout  = \MULT1|wDadoEscritaReg[25]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[14][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][25]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[14][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N19
dffeas \MULT1|bancoRegister|registers[14][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[14][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N3
dffeas \MULT1|bancoRegister|registers[12][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N1
dffeas \MULT1|bancoRegister|registers[8][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|registers[10][25]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[10][25]~feeder_combout  = \MULT1|wDadoEscritaReg[25]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[10][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][25]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[10][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \MULT1|bancoRegister|registers[10][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~10_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][25]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[8][25]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][25]~q ),
	.datad(\MULT1|bancoRegister|registers[10][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~10 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux38~10_combout  & (\MULT1|bancoRegister|registers[14][25]~q )) # (!\MULT1|bancoRegister|Mux38~10_combout  & ((\MULT1|bancoRegister|registers[12][25]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux38~10_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][25]~q ),
	.datac(\MULT1|bancoRegister|registers[12][25]~q ),
	.datad(\MULT1|bancoRegister|Mux38~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N7
dffeas \MULT1|bancoRegister|registers[1][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N23
dffeas \MULT1|bancoRegister|registers[5][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~12_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][25]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][25]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][25]~q ),
	.datad(\MULT1|bancoRegister|registers[5][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~12 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N13
dffeas \MULT1|bancoRegister|registers[3][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N31
dffeas \MULT1|bancoRegister|registers[7][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~13_combout  = (\MULT1|bancoRegister|Mux38~12_combout  & (((\MULT1|bancoRegister|registers[7][25]~q )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux38~12_combout  & (\MULT1|InstReg [21] & 
// (\MULT1|bancoRegister|registers[3][25]~q )))

	.dataa(\MULT1|bancoRegister|Mux38~12_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][25]~q ),
	.datad(\MULT1|bancoRegister|registers[7][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~13 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y30_N31
dffeas \MULT1|bancoRegister|registers[4][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N5
dffeas \MULT1|bancoRegister|registers[6][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y30_N3
dffeas \MULT1|bancoRegister|registers[2][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][25]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][25]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[6][25]~q ),
	.datac(\MULT1|bancoRegister|registers[2][25]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~14 .lut_mask = 16'hD800;
defparam \MULT1|bancoRegister|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~15_combout  = (\MULT1|bancoRegister|Mux38~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][25]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][25]~q ),
	.datad(\MULT1|bancoRegister|Mux38~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~16_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux38~13_combout )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux38~15_combout )))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux38~13_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux38~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux38~16_combout  & (\MULT1|bancoRegister|Mux38~18_combout )) # (!\MULT1|bancoRegister|Mux38~16_combout  & ((\MULT1|bancoRegister|Mux38~11_combout ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux38~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux38~18_combout ),
	.datab(\MULT1|bancoRegister|Mux38~11_combout ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux38~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~19 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y28_N1
dffeas \MULT1|bancoRegister|registers[18][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N7
dffeas \MULT1|bancoRegister|registers[26][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~0_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[26][25]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[18][25]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[18][25]~q ),
	.datad(\MULT1|bancoRegister|registers[26][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~0 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N7
dffeas \MULT1|bancoRegister|registers[19][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \MULT1|bancoRegister|registers[27][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux38~0_combout  & ((\MULT1|bancoRegister|registers[27][25]~q ))) # (!\MULT1|bancoRegister|Mux38~0_combout  & (\MULT1|bancoRegister|registers[19][25]~q )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux38~0_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux38~0_combout ),
	.datac(\MULT1|bancoRegister|registers[19][25]~q ),
	.datad(\MULT1|bancoRegister|registers[27][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~1 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N9
dffeas \MULT1|bancoRegister|registers[25][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y28_N19
dffeas \MULT1|bancoRegister|registers[17][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \MULT1|bancoRegister|registers[24][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \MULT1|bancoRegister|registers[16][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~4_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[24][25]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[16][25]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[24][25]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][25]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~4 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux38~4_combout  & (\MULT1|bancoRegister|registers[25][25]~q )) # (!\MULT1|bancoRegister|Mux38~4_combout  & ((\MULT1|bancoRegister|registers[17][25]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux38~4_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[25][25]~q ),
	.datac(\MULT1|bancoRegister|registers[17][25]~q ),
	.datad(\MULT1|bancoRegister|Mux38~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N21
dffeas \MULT1|bancoRegister|registers[29][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \MULT1|bancoRegister|registers[28][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][25]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][25]~feeder_combout  = \MULT1|wDadoEscritaReg[25]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][25]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N23
dffeas \MULT1|bancoRegister|registers[21][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \MULT1|bancoRegister|registers[20][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~2_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[21][25]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[20][25]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[21][25]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][25]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux38~2_combout  & (\MULT1|bancoRegister|registers[29][25]~q )) # (!\MULT1|bancoRegister|Mux38~2_combout  & ((\MULT1|bancoRegister|registers[28][25]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux38~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][25]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][25]~q ),
	.datad(\MULT1|bancoRegister|Mux38~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21]) # (\MULT1|bancoRegister|Mux38~3_combout )))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux38~5_combout  & (!\MULT1|InstReg [21])))

	.dataa(\MULT1|bancoRegister|Mux38~5_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux38~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~6 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N7
dffeas \MULT1|bancoRegister|registers[30][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N9
dffeas \MULT1|bancoRegister|registers[31][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N29
dffeas \MULT1|bancoRegister|registers[23][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y33_N21
dffeas \MULT1|bancoRegister|registers[22][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~7_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[23][25]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][25]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[23][25]~q ),
	.datad(\MULT1|bancoRegister|registers[22][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~8_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux38~7_combout  & ((\MULT1|bancoRegister|registers[31][25]~q ))) # (!\MULT1|bancoRegister|Mux38~7_combout  & (\MULT1|bancoRegister|registers[30][25]~q )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux38~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][25]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[31][25]~q ),
	.datad(\MULT1|bancoRegister|Mux38~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~8 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux38~6_combout  & ((\MULT1|bancoRegister|Mux38~8_combout ))) # (!\MULT1|bancoRegister|Mux38~6_combout  & (\MULT1|bancoRegister|Mux38~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux38~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux38~1_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux38~6_combout ),
	.datad(\MULT1|bancoRegister|Mux38~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~9 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux38~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux38~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux38~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux38~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux38~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [24]),
	.datad(\MULT1|bancoRegister|Mux38~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux38~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \MULT1|B[25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux38~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[25] .is_wysiwyg = "true";
defparam \MULT1|B[25] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(\MULT1|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\Reset~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MULT1|B [26],\MULT1|B [25],\MULT1|B [24],\MULT1|B [23],\MULT1|B [22],\MULT1|B [21],\MULT1|B [20],\MULT1|B [19],\MULT1|B [18]}),
	.portaaddr({\MULT1|wEndereco[11]~9_combout ,\MULT1|wEndereco[10]~8_combout ,\MULT1|wEndereco[9]~7_combout ,\MULT1|wEndereco[8]~6_combout ,\MULT1|wEndereco[7]~5_combout ,\MULT1|wEndereco[6]~4_combout ,\MULT1|wEndereco[5]~3_combout ,\MULT1|wEndereco[4]~2_combout ,
\MULT1|wEndereco[3]~1_combout ,\MULT1|wEndereco[2]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_output_clock_enable = "ena0";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "de1_data.mif";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "Multiciclo:MULT1|ramD:MemD|altsyncram:altsyncram_component|altsyncram_53l1:auto_generated|altsyncram_9db2:altsyncram1|ALTSYNCRAM";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 10;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 1023;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 1024;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 10;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 1023;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 1024;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 16'hCACA;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .lut_mask = 16'h8080;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]~q ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~1_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2 .lut_mask = 16'hFEFA;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N21
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 16'hAFA0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N11
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 16'hCFC0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N17
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 16'hAFA0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N7
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hCFC0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N13
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hACAC;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N3
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hF5A0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N1
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N4
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[24]~48 (
// Equation(s):
// \MULT1|wDadoEscritaReg[24]~48_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [24])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [24])))

	.dataa(\MULT1|MemReg [24]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datac(\MULT1|PC [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[24]~48 .lut_mask = 16'hB8B8;
defparam \MULT1|wDadoEscritaReg[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[24]~49 (
// Equation(s):
// \MULT1|wDadoEscritaReg[24]~49_combout  = (\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (((\MULT1|wDadoEscritaReg[24]~48_combout )))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|controle_multiciclo|WideOr10~0_combout  & 
// (\MULT1|SaidaULA [24])) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|wDadoEscritaReg[24]~48_combout )))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|SaidaULA [24]),
	.datad(\MULT1|wDadoEscritaReg[24]~48_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[24]~49 .lut_mask = 16'hFB40;
defparam \MULT1|wDadoEscritaReg[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N1
dffeas \MULT1|bancoRegister|registers[25][24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[24]~49_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][24] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~4_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[17][24]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[16][24]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[17][24]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][24]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~4 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux39~4_combout  & (\MULT1|bancoRegister|registers[25][24]~q )) # (!\MULT1|bancoRegister|Mux39~4_combout  & ((\MULT1|bancoRegister|registers[24][24]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux39~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[25][24]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[24][24]~q ),
	.datad(\MULT1|bancoRegister|Mux39~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~2_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[28][24]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][24]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[20][24]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[28][24]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~2 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux39~2_combout  & ((\MULT1|bancoRegister|registers[29][24]~q ))) # (!\MULT1|bancoRegister|Mux39~2_combout  & (\MULT1|bancoRegister|registers[21][24]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux39~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[21][24]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[29][24]~q ),
	.datad(\MULT1|bancoRegister|Mux39~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~3 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21]) # (\MULT1|bancoRegister|Mux39~3_combout )))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux39~5_combout  & (!\MULT1|InstReg [21])))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux39~5_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux39~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~6 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~7_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[30][24]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][24]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[30][24]~q ),
	.datad(\MULT1|bancoRegister|registers[22][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~8_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux39~7_combout  & ((\MULT1|bancoRegister|registers[31][24]~q ))) # (!\MULT1|bancoRegister|Mux39~7_combout  & (\MULT1|bancoRegister|registers[23][24]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux39~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[23][24]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[31][24]~q ),
	.datad(\MULT1|bancoRegister|Mux39~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~8 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~0_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[19][24]~q ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((!\MULT1|InstReg [23] & \MULT1|bancoRegister|registers[18][24]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[19][24]~q ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|registers[18][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~0 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~1_combout  = (\MULT1|bancoRegister|Mux39~0_combout  & ((\MULT1|bancoRegister|registers[27][24]~q ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux39~0_combout  & (((\MULT1|InstReg [23] & 
// \MULT1|bancoRegister|registers[26][24]~q ))))

	.dataa(\MULT1|bancoRegister|Mux39~0_combout ),
	.datab(\MULT1|bancoRegister|registers[27][24]~q ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|registers[26][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~1 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~9_combout  = (\MULT1|bancoRegister|Mux39~6_combout  & ((\MULT1|bancoRegister|Mux39~8_combout ) # ((!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux39~6_combout  & (((\MULT1|InstReg [21] & 
// \MULT1|bancoRegister|Mux39~1_combout ))))

	.dataa(\MULT1|bancoRegister|Mux39~6_combout ),
	.datab(\MULT1|bancoRegister|Mux39~8_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux39~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~9 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~17_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[11][24]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[9][24]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][24]~q ),
	.datad(\MULT1|bancoRegister|registers[9][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~18_combout  = (\MULT1|bancoRegister|Mux39~17_combout  & (((\MULT1|bancoRegister|registers[15][24]~q )) # (!\MULT1|InstReg [22]))) # (!\MULT1|bancoRegister|Mux39~17_combout  & (\MULT1|InstReg [22] & 
// (\MULT1|bancoRegister|registers[13][24]~q )))

	.dataa(\MULT1|bancoRegister|Mux39~17_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][24]~q ),
	.datad(\MULT1|bancoRegister|registers[15][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~18 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][24]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][24]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[6][24]~q ),
	.datac(\MULT1|bancoRegister|registers[2][24]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~14 .lut_mask = 16'hD800;
defparam \MULT1|bancoRegister|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~15_combout  = (\MULT1|bancoRegister|Mux39~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][24]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][24]~q ),
	.datad(\MULT1|bancoRegister|Mux39~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~12_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][24]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][24]~q 
// )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[10][24]~q ),
	.datac(\MULT1|bancoRegister|registers[8][24]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~12 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux39~12_combout  & (\MULT1|bancoRegister|registers[14][24]~q )) # (!\MULT1|bancoRegister|Mux39~12_combout  & ((\MULT1|bancoRegister|registers[12][24]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux39~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][24]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][24]~q ),
	.datad(\MULT1|bancoRegister|Mux39~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~16_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20]) # (\MULT1|bancoRegister|Mux39~13_combout )))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux39~15_combout  & (!\MULT1|InstReg [20])))

	.dataa(\MULT1|bancoRegister|Mux39~15_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux39~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~16 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][24]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][24]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][24]~q ),
	.datad(\MULT1|bancoRegister|registers[5][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~10 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~11_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux39~10_combout  & (\MULT1|bancoRegister|registers[7][24]~q )) # (!\MULT1|bancoRegister|Mux39~10_combout  & ((\MULT1|bancoRegister|registers[3][24]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux39~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][24]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][24]~q ),
	.datad(\MULT1|bancoRegister|Mux39~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~19_combout  = (\MULT1|bancoRegister|Mux39~16_combout  & ((\MULT1|bancoRegister|Mux39~18_combout ) # ((!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux39~16_combout  & (((\MULT1|InstReg [20] & 
// \MULT1|bancoRegister|Mux39~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux39~18_combout ),
	.datab(\MULT1|bancoRegister|Mux39~16_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux39~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~19 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux39~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux39~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux39~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux39~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux39~9_combout ),
	.datac(\MULT1|InstReg [24]),
	.datad(\MULT1|bancoRegister|Mux39~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux39~20 .lut_mask = 16'hCFC0;
defparam \MULT1|bancoRegister|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \MULT1|B[24] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux39~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[24] .is_wysiwyg = "true";
defparam \MULT1|B[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N14
cycloneive_lcell_comb \MULT1|wEntrada2ULA[25]~37 (
// Equation(s):
// \MULT1|wEntrada2ULA[25]~37_combout  = (\MULT1|wEntrada2ULA[31]~30_combout ) # ((\MULT1|B [25] & !\MULT1|wEntrada2ULA[0]~25_combout ))

	.dataa(\MULT1|B [25]),
	.datab(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datac(\MULT1|wEntrada2ULA[31]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[25]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[25]~37 .lut_mask = 16'hF2F2;
defparam \MULT1|wEntrada2ULA[25]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneive_lcell_comb \MULT1|ula|Add0~50 (
// Equation(s):
// \MULT1|ula|Add0~50_combout  = (\MULT1|wEntrada1ULA[25]~49_combout  & ((\MULT1|wEntrada2ULA[25]~37_combout  & (\MULT1|ula|Add0~49  & VCC)) # (!\MULT1|wEntrada2ULA[25]~37_combout  & (!\MULT1|ula|Add0~49 )))) # (!\MULT1|wEntrada1ULA[25]~49_combout  & 
// ((\MULT1|wEntrada2ULA[25]~37_combout  & (!\MULT1|ula|Add0~49 )) # (!\MULT1|wEntrada2ULA[25]~37_combout  & ((\MULT1|ula|Add0~49 ) # (GND)))))
// \MULT1|ula|Add0~51  = CARRY((\MULT1|wEntrada1ULA[25]~49_combout  & (!\MULT1|wEntrada2ULA[25]~37_combout  & !\MULT1|ula|Add0~49 )) # (!\MULT1|wEntrada1ULA[25]~49_combout  & ((!\MULT1|ula|Add0~49 ) # (!\MULT1|wEntrada2ULA[25]~37_combout ))))

	.dataa(\MULT1|wEntrada1ULA[25]~49_combout ),
	.datab(\MULT1|wEntrada2ULA[25]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~49 ),
	.combout(\MULT1|ula|Add0~50_combout ),
	.cout(\MULT1|ula|Add0~51 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~50 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \MULT1|ula|Selector6~3 (
// Equation(s):
// \MULT1|ula|Selector6~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~50_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~50_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector6~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneive_lcell_comb \MULT1|ula|Add1~50 (
// Equation(s):
// \MULT1|ula|Add1~50_combout  = (\MULT1|wEntrada1ULA[25]~49_combout  & ((\MULT1|wEntrada2ULA[25]~37_combout  & (!\MULT1|ula|Add1~49 )) # (!\MULT1|wEntrada2ULA[25]~37_combout  & (\MULT1|ula|Add1~49  & VCC)))) # (!\MULT1|wEntrada1ULA[25]~49_combout  & 
// ((\MULT1|wEntrada2ULA[25]~37_combout  & ((\MULT1|ula|Add1~49 ) # (GND))) # (!\MULT1|wEntrada2ULA[25]~37_combout  & (!\MULT1|ula|Add1~49 ))))
// \MULT1|ula|Add1~51  = CARRY((\MULT1|wEntrada1ULA[25]~49_combout  & (\MULT1|wEntrada2ULA[25]~37_combout  & !\MULT1|ula|Add1~49 )) # (!\MULT1|wEntrada1ULA[25]~49_combout  & ((\MULT1|wEntrada2ULA[25]~37_combout ) # (!\MULT1|ula|Add1~49 ))))

	.dataa(\MULT1|wEntrada1ULA[25]~49_combout ),
	.datab(\MULT1|wEntrada2ULA[25]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~49 ),
	.combout(\MULT1|ula|Add1~50_combout ),
	.cout(\MULT1|ula|Add1~51 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~50 .lut_mask = 16'h694D;
defparam \MULT1|ula|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N22
cycloneive_lcell_comb \MULT1|ula|Selector6~2 (
// Equation(s):
// \MULT1|ula|Selector6~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~50_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector6~3_combout )))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector6~3_combout ),
	.datab(\MULT1|ula|Add1~50_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector6~2 .lut_mask = 16'hC0AF;
defparam \MULT1|ula|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N10
cycloneive_lcell_comb \MULT1|ula|Selector6 (
// Equation(s):
// \MULT1|ula|Selector6~combout  = (\MULT1|ula|Selector6~2_combout  & (((\MULT1|wEntrada1ULA[25]~49_combout  & \MULT1|wEntrada2ULA[25]~37_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector6~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[25]~49_combout ) # (\MULT1|wEntrada2ULA[25]~37_combout ))))

	.dataa(\MULT1|ula|Selector6~2_combout ),
	.datab(\MULT1|wEntrada1ULA[25]~49_combout ),
	.datac(\MULT1|wEntrada2ULA[25]~37_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector6~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector6 .lut_mask = 16'hD4AA;
defparam \MULT1|ula|Selector6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N11
dffeas \MULT1|SaidaULA[25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[25] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneive_lcell_comb \MULT1|wPCNext[25]~24 (
// Equation(s):
// \MULT1|wPCNext[25]~24_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [25]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector6~combout ))

	.dataa(\MULT1|ula|Selector6~combout ),
	.datab(\MULT1|SaidaULA [25]),
	.datac(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wPCNext[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[25]~24 .lut_mask = 16'hCACA;
defparam \MULT1|wPCNext[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N19
dffeas \MULT1|PC[25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[25]~24_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[25] .is_wysiwyg = "true";
defparam \MULT1|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[25]~50 (
// Equation(s):
// \MULT1|wDadoEscritaReg[25]~50_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [25])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [25])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datac(\MULT1|MemReg [25]),
	.datad(\MULT1|PC [25]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[25]~50 .lut_mask = 16'hF3C0;
defparam \MULT1|wDadoEscritaReg[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[25]~51 (
// Equation(s):
// \MULT1|wDadoEscritaReg[25]~51_combout  = (\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[25]~50_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|SaidaULA 
// [25]))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[25]~50_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|wDadoEscritaReg[25]~50_combout ),
	.datac(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datad(\MULT1|SaidaULA [25]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[25]~51 .lut_mask = 16'hDC8C;
defparam \MULT1|wDadoEscritaReg[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N25
dffeas \MULT1|bancoRegister|registers[15][25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[25]~51_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][25] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][25]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][25]~q 
// ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[12][25]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[13][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~17 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux6~17_combout  & (\MULT1|bancoRegister|registers[15][25]~q )) # (!\MULT1|bancoRegister|Mux6~17_combout  & ((\MULT1|bancoRegister|registers[14][25]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux6~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][25]~q ),
	.datac(\MULT1|bancoRegister|Mux6~17_combout ),
	.datad(\MULT1|bancoRegister|registers[14][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~18 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~12_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][25]~q ) # ((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[8][25]~q  & !\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[10][25]~q ),
	.datac(\MULT1|bancoRegister|registers[8][25]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~12 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~13_combout  = (\MULT1|bancoRegister|Mux6~12_combout  & ((\MULT1|bancoRegister|registers[11][25]~q ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux6~12_combout  & (((\MULT1|bancoRegister|registers[9][25]~q  & 
// \MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[11][25]~q ),
	.datab(\MULT1|bancoRegister|registers[9][25]~q ),
	.datac(\MULT1|bancoRegister|Mux6~12_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~13 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][25]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][25]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][25]~q ),
	.datab(\MULT1|bancoRegister|registers[1][25]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~14 .lut_mask = 16'hAC00;
defparam \MULT1|bancoRegister|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~15_combout  = (\MULT1|bancoRegister|Mux6~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[2][25]~q  & \MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[2][25]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux6~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~15 .lut_mask = 16'hFF40;
defparam \MULT1|bancoRegister|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux6~13_combout )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux6~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux6~13_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux6~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~16 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][25]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][25]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[4][25]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][25]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~10 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux6~10_combout  & ((\MULT1|bancoRegister|registers[7][25]~q ))) # (!\MULT1|bancoRegister|Mux6~10_combout  & (\MULT1|bancoRegister|registers[6][25]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux6~10_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][25]~q ),
	.datac(\MULT1|bancoRegister|registers[7][25]~q ),
	.datad(\MULT1|bancoRegister|Mux6~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~11 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux6~16_combout  & (\MULT1|bancoRegister|Mux6~18_combout )) # (!\MULT1|bancoRegister|Mux6~16_combout  & ((\MULT1|bancoRegister|Mux6~11_combout ))))) # (!\MULT1|InstReg 
// [17] & (((\MULT1|bancoRegister|Mux6~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux6~18_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux6~16_combout ),
	.datad(\MULT1|bancoRegister|Mux6~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~19 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~0_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[25][25]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[17][25]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][25]~q ),
	.datad(\MULT1|bancoRegister|registers[17][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~1_combout  = (\MULT1|bancoRegister|Mux6~0_combout  & (((\MULT1|bancoRegister|registers[29][25]~q ) # (!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux6~0_combout  & (\MULT1|bancoRegister|registers[21][25]~q  & 
// ((\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|Mux6~0_combout ),
	.datab(\MULT1|bancoRegister|registers[21][25]~q ),
	.datac(\MULT1|bancoRegister|registers[29][25]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~1 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~2_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18]) # (\MULT1|bancoRegister|registers[22][25]~q )))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][25]~q  & (!\MULT1|InstReg [18])))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[18][25]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[22][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~2 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~3_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux6~2_combout  & ((\MULT1|bancoRegister|registers[30][25]~q ))) # (!\MULT1|bancoRegister|Mux6~2_combout  & (\MULT1|bancoRegister|registers[26][25]~q )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux6~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[26][25]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[30][25]~q ),
	.datad(\MULT1|bancoRegister|Mux6~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~3 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~4_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[20][25]~q ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((!\MULT1|InstReg [18] & \MULT1|bancoRegister|registers[16][25]~q ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[20][25]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[16][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~4 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~5_combout  = (\MULT1|bancoRegister|Mux6~4_combout  & (((\MULT1|bancoRegister|registers[28][25]~q )) # (!\MULT1|InstReg [18]))) # (!\MULT1|bancoRegister|Mux6~4_combout  & (\MULT1|InstReg [18] & 
// (\MULT1|bancoRegister|registers[24][25]~q )))

	.dataa(\MULT1|bancoRegister|Mux6~4_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[24][25]~q ),
	.datad(\MULT1|bancoRegister|registers[28][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~5 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~6_combout  = (\MULT1|InstReg [16] & ((\MULT1|InstReg [15]) # ((\MULT1|bancoRegister|Mux6~3_combout )))) # (!\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux6~5_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux6~3_combout ),
	.datad(\MULT1|bancoRegister|Mux6~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~6 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][25]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][25]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][25]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][25]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~8_combout  = (\MULT1|bancoRegister|Mux6~7_combout  & (((\MULT1|bancoRegister|registers[31][25]~q ) # (!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux6~7_combout  & (\MULT1|bancoRegister|registers[23][25]~q  & 
// ((\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[23][25]~q ),
	.datab(\MULT1|bancoRegister|registers[31][25]~q ),
	.datac(\MULT1|bancoRegister|Mux6~7_combout ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~8 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux6~6_combout  & ((\MULT1|bancoRegister|Mux6~8_combout ))) # (!\MULT1|bancoRegister|Mux6~6_combout  & (\MULT1|bancoRegister|Mux6~1_combout )))) # (!\MULT1|InstReg [15] & 
// (((\MULT1|bancoRegister|Mux6~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux6~1_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux6~6_combout ),
	.datad(\MULT1|bancoRegister|Mux6~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~9 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux6~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux6~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux6~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux6~19_combout ))

	.dataa(\MULT1|InstReg [19]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux6~19_combout ),
	.datad(\MULT1|bancoRegister|Mux6~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux6~20 .lut_mask = 16'hFA50;
defparam \MULT1|bancoRegister|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \MULT1|A[25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux6~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[25] .is_wysiwyg = "true";
defparam \MULT1|A[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneive_lcell_comb \MULT1|wEntrada1ULA[25]~48 (
// Equation(s):
// \MULT1|wEntrada1ULA[25]~48_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [25]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [25]))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|A [25]),
	.datad(\MULT1|PC [25]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[25]~48 .lut_mask = 16'hFC30;
defparam \MULT1|wEntrada1ULA[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N31
dffeas \MULT1|PCBack[25] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [25]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[25] .is_wysiwyg = "true";
defparam \MULT1|PCBack[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneive_lcell_comb \MULT1|wEntrada1ULA[25]~49 (
// Equation(s):
// \MULT1|wEntrada1ULA[25]~49_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[25]~48_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [25])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[25]~48_combout ),
	.datac(\MULT1|PCBack [25]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[25]~49_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[25]~49 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[25]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N20
cycloneive_lcell_comb \MULT1|ula|Add1~52 (
// Equation(s):
// \MULT1|ula|Add1~52_combout  = ((\MULT1|wEntrada2ULA[26]~36_combout  $ (\MULT1|wEntrada1ULA[26]~47_combout  $ (\MULT1|ula|Add1~51 )))) # (GND)
// \MULT1|ula|Add1~53  = CARRY((\MULT1|wEntrada2ULA[26]~36_combout  & (\MULT1|wEntrada1ULA[26]~47_combout  & !\MULT1|ula|Add1~51 )) # (!\MULT1|wEntrada2ULA[26]~36_combout  & ((\MULT1|wEntrada1ULA[26]~47_combout ) # (!\MULT1|ula|Add1~51 ))))

	.dataa(\MULT1|wEntrada2ULA[26]~36_combout ),
	.datab(\MULT1|wEntrada1ULA[26]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~51 ),
	.combout(\MULT1|ula|Add1~52_combout ),
	.cout(\MULT1|ula|Add1~53 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~52 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N20
cycloneive_lcell_comb \MULT1|ula|Add0~52 (
// Equation(s):
// \MULT1|ula|Add0~52_combout  = ((\MULT1|wEntrada2ULA[26]~36_combout  $ (\MULT1|wEntrada1ULA[26]~47_combout  $ (!\MULT1|ula|Add0~51 )))) # (GND)
// \MULT1|ula|Add0~53  = CARRY((\MULT1|wEntrada2ULA[26]~36_combout  & ((\MULT1|wEntrada1ULA[26]~47_combout ) # (!\MULT1|ula|Add0~51 ))) # (!\MULT1|wEntrada2ULA[26]~36_combout  & (\MULT1|wEntrada1ULA[26]~47_combout  & !\MULT1|ula|Add0~51 )))

	.dataa(\MULT1|wEntrada2ULA[26]~36_combout ),
	.datab(\MULT1|wEntrada1ULA[26]~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~51 ),
	.combout(\MULT1|ula|Add0~52_combout ),
	.cout(\MULT1|ula|Add0~53 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~52 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N22
cycloneive_lcell_comb \MULT1|ula|Selector5~3 (
// Equation(s):
// \MULT1|ula|Selector5~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~52_combout  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|ula|Add0~52_combout ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector5~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N2
cycloneive_lcell_comb \MULT1|ula|Selector5~2 (
// Equation(s):
// \MULT1|ula|Selector5~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~52_combout )) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector5~3_combout ))))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Add1~52_combout ),
	.datab(\MULT1|ula|Selector30~1_combout ),
	.datac(\MULT1|ula|Selector5~3_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector5~2 .lut_mask = 16'h88F3;
defparam \MULT1|ula|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N28
cycloneive_lcell_comb \MULT1|ula|Selector5 (
// Equation(s):
// \MULT1|ula|Selector5~combout  = (\MULT1|ula|Selector5~2_combout  & (((\MULT1|wEntrada2ULA[26]~36_combout  & \MULT1|wEntrada1ULA[26]~47_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector5~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada2ULA[26]~36_combout ) # (\MULT1|wEntrada1ULA[26]~47_combout ))))

	.dataa(\MULT1|wEntrada2ULA[26]~36_combout ),
	.datab(\MULT1|ula|Selector5~2_combout ),
	.datac(\MULT1|wEntrada1ULA[26]~47_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector5~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector5 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N29
dffeas \MULT1|SaidaULA[26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[26] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N4
cycloneive_lcell_comb \MULT1|wPCNext[26]~25 (
// Equation(s):
// \MULT1|wPCNext[26]~25_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [26]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector5~combout ))

	.dataa(gnd),
	.datab(\MULT1|ula|Selector5~combout ),
	.datac(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datad(\MULT1|SaidaULA [26]),
	.cin(gnd),
	.combout(\MULT1|wPCNext[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[26]~25 .lut_mask = 16'hFC0C;
defparam \MULT1|wPCNext[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N5
dffeas \MULT1|PC[26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[26]~25_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[26] .is_wysiwyg = "true";
defparam \MULT1|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[26]~52 (
// Equation(s):
// \MULT1|wDadoEscritaReg[26]~52_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [26]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|PC [26]))

	.dataa(gnd),
	.datab(\MULT1|PC [26]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(\MULT1|MemReg [26]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[26]~52 .lut_mask = 16'hFC0C;
defparam \MULT1|wDadoEscritaReg[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[26]~53 (
// Equation(s):
// \MULT1|wDadoEscritaReg[26]~53_combout  = (\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[26]~52_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|SaidaULA 
// [26]))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[26]~52_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|wDadoEscritaReg[26]~52_combout ),
	.datac(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datad(\MULT1|SaidaULA [26]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[26]~53 .lut_mask = 16'hDC8C;
defparam \MULT1|wDadoEscritaReg[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \MULT1|bancoRegister|registers[22][26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[26]~53_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][26] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~7_combout  = (\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[30][26]~q ) # (\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[22][26]~q  & ((!\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[22][26]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[30][26]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~8_combout  = (\MULT1|bancoRegister|Mux37~7_combout  & (((\MULT1|bancoRegister|registers[31][26]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux37~7_combout  & (\MULT1|bancoRegister|registers[23][26]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|Mux37~7_combout ),
	.datab(\MULT1|bancoRegister|registers[23][26]~q ),
	.datac(\MULT1|bancoRegister|registers[31][26]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~8 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~2_combout  = (\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[28][26]~q ) # (\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][26]~q  & ((!\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[20][26]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][26]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~2 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux37~2_combout  & (\MULT1|bancoRegister|registers[29][26]~q )) # (!\MULT1|bancoRegister|Mux37~2_combout  & ((\MULT1|bancoRegister|registers[21][26]~q ))))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux37~2_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux37~2_combout ),
	.datac(\MULT1|bancoRegister|registers[29][26]~q ),
	.datad(\MULT1|bancoRegister|registers[21][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~3 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[17][26]~q ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[16][26]~q  & !\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[17][26]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][26]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~4 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux37~4_combout  & (\MULT1|bancoRegister|registers[25][26]~q )) # (!\MULT1|bancoRegister|Mux37~4_combout  & ((\MULT1|bancoRegister|registers[24][26]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux37~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[25][26]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[24][26]~q ),
	.datad(\MULT1|bancoRegister|Mux37~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux37~3_combout ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((!\MULT1|InstReg [21] & \MULT1|bancoRegister|Mux37~5_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux37~3_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux37~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~6 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~0_combout  = (\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[19][26]~q ) # (\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][26]~q  & ((!\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[18][26]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][26]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~0 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~1_combout  = (\MULT1|bancoRegister|Mux37~0_combout  & (((\MULT1|bancoRegister|registers[27][26]~q ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux37~0_combout  & (\MULT1|bancoRegister|registers[26][26]~q  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[26][26]~q ),
	.datab(\MULT1|bancoRegister|Mux37~0_combout ),
	.datac(\MULT1|bancoRegister|registers[27][26]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~1 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux37~6_combout  & (\MULT1|bancoRegister|Mux37~8_combout )) # (!\MULT1|bancoRegister|Mux37~6_combout  & ((\MULT1|bancoRegister|Mux37~1_combout ))))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux37~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux37~8_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux37~6_combout ),
	.datad(\MULT1|bancoRegister|Mux37~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~9 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][26]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][26]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][26]~q ),
	.datad(\MULT1|bancoRegister|registers[9][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~18_combout  = (\MULT1|bancoRegister|Mux37~17_combout  & ((\MULT1|bancoRegister|registers[15][26]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux37~17_combout  & (((\MULT1|bancoRegister|registers[13][26]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|registers[15][26]~q ),
	.datab(\MULT1|bancoRegister|Mux37~17_combout ),
	.datac(\MULT1|bancoRegister|registers[13][26]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~18 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][26]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[2][26]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][26]~q ),
	.datad(\MULT1|bancoRegister|registers[6][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~15_combout  = (\MULT1|bancoRegister|Mux37~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][26]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][26]~q ),
	.datad(\MULT1|bancoRegister|Mux37~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~12_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][26]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[8][26]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][26]~q ),
	.datad(\MULT1|bancoRegister|registers[10][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux37~12_combout  & (\MULT1|bancoRegister|registers[14][26]~q )) # (!\MULT1|bancoRegister|Mux37~12_combout  & ((\MULT1|bancoRegister|registers[12][26]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux37~12_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][26]~q ),
	.datac(\MULT1|bancoRegister|registers[12][26]~q ),
	.datad(\MULT1|bancoRegister|Mux37~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux37~13_combout ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux37~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux37~15_combout ),
	.datab(\MULT1|bancoRegister|Mux37~13_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~16 .lut_mask = 16'hFC0A;
defparam \MULT1|bancoRegister|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][26]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|registers[1][26]~q  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[5][26]~q ),
	.datac(\MULT1|bancoRegister|registers[1][26]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~10 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~11_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux37~10_combout  & (\MULT1|bancoRegister|registers[7][26]~q )) # (!\MULT1|bancoRegister|Mux37~10_combout  & ((\MULT1|bancoRegister|registers[3][26]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux37~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][26]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][26]~q ),
	.datad(\MULT1|bancoRegister|Mux37~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux37~16_combout  & (\MULT1|bancoRegister|Mux37~18_combout )) # (!\MULT1|bancoRegister|Mux37~16_combout  & ((\MULT1|bancoRegister|Mux37~11_combout ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux37~16_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux37~18_combout ),
	.datac(\MULT1|bancoRegister|Mux37~16_combout ),
	.datad(\MULT1|bancoRegister|Mux37~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~19 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux37~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux37~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux37~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux37~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux37~9_combout ),
	.datab(\MULT1|InstReg [24]),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux37~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux37~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux37~20 .lut_mask = 16'hBB88;
defparam \MULT1|bancoRegister|Mux37~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \MULT1|B[26] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux37~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[26] .is_wysiwyg = "true";
defparam \MULT1|B[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N4
cycloneive_lcell_comb \MULT1|wEntrada2ULA[26]~36 (
// Equation(s):
// \MULT1|wEntrada2ULA[26]~36_combout  = (\MULT1|wEntrada2ULA[31]~30_combout ) # ((\MULT1|B [26] & !\MULT1|wEntrada2ULA[0]~25_combout ))

	.dataa(gnd),
	.datab(\MULT1|B [26]),
	.datac(\MULT1|wEntrada2ULA[31]~30_combout ),
	.datad(\MULT1|wEntrada2ULA[0]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[26]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[26]~36 .lut_mask = 16'hF0FC;
defparam \MULT1|wEntrada2ULA[26]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneive_lcell_comb \MULT1|ula|Add0~54 (
// Equation(s):
// \MULT1|ula|Add0~54_combout  = (\MULT1|wEntrada1ULA[27]~45_combout  & ((\MULT1|wEntrada2ULA[27]~35_combout  & (\MULT1|ula|Add0~53  & VCC)) # (!\MULT1|wEntrada2ULA[27]~35_combout  & (!\MULT1|ula|Add0~53 )))) # (!\MULT1|wEntrada1ULA[27]~45_combout  & 
// ((\MULT1|wEntrada2ULA[27]~35_combout  & (!\MULT1|ula|Add0~53 )) # (!\MULT1|wEntrada2ULA[27]~35_combout  & ((\MULT1|ula|Add0~53 ) # (GND)))))
// \MULT1|ula|Add0~55  = CARRY((\MULT1|wEntrada1ULA[27]~45_combout  & (!\MULT1|wEntrada2ULA[27]~35_combout  & !\MULT1|ula|Add0~53 )) # (!\MULT1|wEntrada1ULA[27]~45_combout  & ((!\MULT1|ula|Add0~53 ) # (!\MULT1|wEntrada2ULA[27]~35_combout ))))

	.dataa(\MULT1|wEntrada1ULA[27]~45_combout ),
	.datab(\MULT1|wEntrada2ULA[27]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~53 ),
	.combout(\MULT1|ula|Add0~54_combout ),
	.cout(\MULT1|ula|Add0~55 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~54 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneive_lcell_comb \MULT1|ula|Selector4~3 (
// Equation(s):
// \MULT1|ula|Selector4~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~54_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~54_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector4~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N22
cycloneive_lcell_comb \MULT1|ula|Add1~54 (
// Equation(s):
// \MULT1|ula|Add1~54_combout  = (\MULT1|wEntrada2ULA[27]~35_combout  & ((\MULT1|wEntrada1ULA[27]~45_combout  & (!\MULT1|ula|Add1~53 )) # (!\MULT1|wEntrada1ULA[27]~45_combout  & ((\MULT1|ula|Add1~53 ) # (GND))))) # (!\MULT1|wEntrada2ULA[27]~35_combout  & 
// ((\MULT1|wEntrada1ULA[27]~45_combout  & (\MULT1|ula|Add1~53  & VCC)) # (!\MULT1|wEntrada1ULA[27]~45_combout  & (!\MULT1|ula|Add1~53 ))))
// \MULT1|ula|Add1~55  = CARRY((\MULT1|wEntrada2ULA[27]~35_combout  & ((!\MULT1|ula|Add1~53 ) # (!\MULT1|wEntrada1ULA[27]~45_combout ))) # (!\MULT1|wEntrada2ULA[27]~35_combout  & (!\MULT1|wEntrada1ULA[27]~45_combout  & !\MULT1|ula|Add1~53 )))

	.dataa(\MULT1|wEntrada2ULA[27]~35_combout ),
	.datab(\MULT1|wEntrada1ULA[27]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~53 ),
	.combout(\MULT1|ula|Add1~54_combout ),
	.cout(\MULT1|ula|Add1~55 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~54 .lut_mask = 16'h692B;
defparam \MULT1|ula|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N12
cycloneive_lcell_comb \MULT1|ula|Selector4~2 (
// Equation(s):
// \MULT1|ula|Selector4~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~54_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector4~3_combout )))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector4~3_combout ),
	.datab(\MULT1|ula|Selector30~1_combout ),
	.datac(\MULT1|ula|Add1~54_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector4~2 .lut_mask = 16'hC0BB;
defparam \MULT1|ula|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N14
cycloneive_lcell_comb \MULT1|ula|Selector4 (
// Equation(s):
// \MULT1|ula|Selector4~combout  = (\MULT1|ula|Selector4~2_combout  & (((\MULT1|wEntrada1ULA[27]~45_combout  & \MULT1|wEntrada2ULA[27]~35_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector4~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[27]~45_combout ) # (\MULT1|wEntrada2ULA[27]~35_combout ))))

	.dataa(\MULT1|wEntrada1ULA[27]~45_combout ),
	.datab(\MULT1|ula|Selector4~2_combout ),
	.datac(\MULT1|wEntrada2ULA[27]~35_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector4~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector4 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N15
dffeas \MULT1|SaidaULA[27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[27] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneive_lcell_comb \MULT1|wPCNext[27]~26 (
// Equation(s):
// \MULT1|wPCNext[27]~26_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [27]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector4~combout ))

	.dataa(gnd),
	.datab(\MULT1|ula|Selector4~combout ),
	.datac(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datad(\MULT1|SaidaULA [27]),
	.cin(gnd),
	.combout(\MULT1|wPCNext[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[27]~26 .lut_mask = 16'hFC0C;
defparam \MULT1|wPCNext[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N7
dffeas \MULT1|PC[27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[27]~26_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[27] .is_wysiwyg = "true";
defparam \MULT1|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneive_lcell_comb \MULT1|wEntrada1ULA[27]~44 (
// Equation(s):
// \MULT1|wEntrada1ULA[27]~44_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [27]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [27]))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|A [27]),
	.datad(\MULT1|PC [27]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[27]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[27]~44 .lut_mask = 16'hFC30;
defparam \MULT1|wEntrada1ULA[27]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N3
dffeas \MULT1|PCBack[27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [27]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[27] .is_wysiwyg = "true";
defparam \MULT1|PCBack[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneive_lcell_comb \MULT1|wEntrada1ULA[27]~45 (
// Equation(s):
// \MULT1|wEntrada1ULA[27]~45_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[27]~44_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [27])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[27]~44_combout ),
	.datac(\MULT1|PCBack [27]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[27]~45 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneive_lcell_comb \MULT1|ula|Add1~56 (
// Equation(s):
// \MULT1|ula|Add1~56_combout  = ((\MULT1|wEntrada2ULA[28]~34_combout  $ (\MULT1|wEntrada1ULA[28]~43_combout  $ (\MULT1|ula|Add1~55 )))) # (GND)
// \MULT1|ula|Add1~57  = CARRY((\MULT1|wEntrada2ULA[28]~34_combout  & (\MULT1|wEntrada1ULA[28]~43_combout  & !\MULT1|ula|Add1~55 )) # (!\MULT1|wEntrada2ULA[28]~34_combout  & ((\MULT1|wEntrada1ULA[28]~43_combout ) # (!\MULT1|ula|Add1~55 ))))

	.dataa(\MULT1|wEntrada2ULA[28]~34_combout ),
	.datab(\MULT1|wEntrada1ULA[28]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~55 ),
	.combout(\MULT1|ula|Add1~56_combout ),
	.cout(\MULT1|ula|Add1~57 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~56 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N26
cycloneive_lcell_comb \MULT1|ula|Add1~58 (
// Equation(s):
// \MULT1|ula|Add1~58_combout  = (\MULT1|wEntrada2ULA[29]~33_combout  & ((\MULT1|wEntrada1ULA[29]~41_combout  & (!\MULT1|ula|Add1~57 )) # (!\MULT1|wEntrada1ULA[29]~41_combout  & ((\MULT1|ula|Add1~57 ) # (GND))))) # (!\MULT1|wEntrada2ULA[29]~33_combout  & 
// ((\MULT1|wEntrada1ULA[29]~41_combout  & (\MULT1|ula|Add1~57  & VCC)) # (!\MULT1|wEntrada1ULA[29]~41_combout  & (!\MULT1|ula|Add1~57 ))))
// \MULT1|ula|Add1~59  = CARRY((\MULT1|wEntrada2ULA[29]~33_combout  & ((!\MULT1|ula|Add1~57 ) # (!\MULT1|wEntrada1ULA[29]~41_combout ))) # (!\MULT1|wEntrada2ULA[29]~33_combout  & (!\MULT1|wEntrada1ULA[29]~41_combout  & !\MULT1|ula|Add1~57 )))

	.dataa(\MULT1|wEntrada2ULA[29]~33_combout ),
	.datab(\MULT1|wEntrada1ULA[29]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~57 ),
	.combout(\MULT1|ula|Add1~58_combout ),
	.cout(\MULT1|ula|Add1~59 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~58 .lut_mask = 16'h692B;
defparam \MULT1|ula|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneive_lcell_comb \MULT1|ula|Add0~56 (
// Equation(s):
// \MULT1|ula|Add0~56_combout  = ((\MULT1|wEntrada1ULA[28]~43_combout  $ (\MULT1|wEntrada2ULA[28]~34_combout  $ (!\MULT1|ula|Add0~55 )))) # (GND)
// \MULT1|ula|Add0~57  = CARRY((\MULT1|wEntrada1ULA[28]~43_combout  & ((\MULT1|wEntrada2ULA[28]~34_combout ) # (!\MULT1|ula|Add0~55 ))) # (!\MULT1|wEntrada1ULA[28]~43_combout  & (\MULT1|wEntrada2ULA[28]~34_combout  & !\MULT1|ula|Add0~55 )))

	.dataa(\MULT1|wEntrada1ULA[28]~43_combout ),
	.datab(\MULT1|wEntrada2ULA[28]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~55 ),
	.combout(\MULT1|ula|Add0~56_combout ),
	.cout(\MULT1|ula|Add0~57 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~56 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N26
cycloneive_lcell_comb \MULT1|ula|Add0~58 (
// Equation(s):
// \MULT1|ula|Add0~58_combout  = (\MULT1|wEntrada2ULA[29]~33_combout  & ((\MULT1|wEntrada1ULA[29]~41_combout  & (\MULT1|ula|Add0~57  & VCC)) # (!\MULT1|wEntrada1ULA[29]~41_combout  & (!\MULT1|ula|Add0~57 )))) # (!\MULT1|wEntrada2ULA[29]~33_combout  & 
// ((\MULT1|wEntrada1ULA[29]~41_combout  & (!\MULT1|ula|Add0~57 )) # (!\MULT1|wEntrada1ULA[29]~41_combout  & ((\MULT1|ula|Add0~57 ) # (GND)))))
// \MULT1|ula|Add0~59  = CARRY((\MULT1|wEntrada2ULA[29]~33_combout  & (!\MULT1|wEntrada1ULA[29]~41_combout  & !\MULT1|ula|Add0~57 )) # (!\MULT1|wEntrada2ULA[29]~33_combout  & ((!\MULT1|ula|Add0~57 ) # (!\MULT1|wEntrada1ULA[29]~41_combout ))))

	.dataa(\MULT1|wEntrada2ULA[29]~33_combout ),
	.datab(\MULT1|wEntrada1ULA[29]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~57 ),
	.combout(\MULT1|ula|Add0~58_combout ),
	.cout(\MULT1|ula|Add0~59 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~58 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N30
cycloneive_lcell_comb \MULT1|ula|Selector2~3 (
// Equation(s):
// \MULT1|ula|Selector2~3_combout  = (\MULT1|ula|Add0~58_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~58_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector2~3 .lut_mask = 16'h0070;
defparam \MULT1|ula|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneive_lcell_comb \MULT1|ula|Selector2~2 (
// Equation(s):
// \MULT1|ula|Selector2~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~58_combout )) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector2~3_combout ))))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector30~1_combout ),
	.datab(\MULT1|ula|Add1~58_combout ),
	.datac(\MULT1|ula|Selector2~3_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector2~2 .lut_mask = 16'h88F5;
defparam \MULT1|ula|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N24
cycloneive_lcell_comb \MULT1|ula|Selector2 (
// Equation(s):
// \MULT1|ula|Selector2~combout  = (\MULT1|ula|Selector2~2_combout  & (((\MULT1|wEntrada1ULA[29]~41_combout  & \MULT1|wEntrada2ULA[29]~33_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector2~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[29]~41_combout ) # (\MULT1|wEntrada2ULA[29]~33_combout ))))

	.dataa(\MULT1|wEntrada1ULA[29]~41_combout ),
	.datab(\MULT1|wEntrada2ULA[29]~33_combout ),
	.datac(\MULT1|ula|Selector2~2_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector2~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector2 .lut_mask = 16'h8EF0;
defparam \MULT1|ula|Selector2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N25
dffeas \MULT1|SaidaULA[29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[29] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N21
dffeas \MULT1|bancoRegister|registers[13][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N21
dffeas \MULT1|bancoRegister|registers[12][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[13][30]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[12][30]~q 
// )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[13][30]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[12][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~17 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N15
dffeas \MULT1|bancoRegister|registers[14][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N1
dffeas \MULT1|bancoRegister|registers[15][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux1~17_combout  & ((\MULT1|bancoRegister|registers[15][30]~q ))) # (!\MULT1|bancoRegister|Mux1~17_combout  & (\MULT1|bancoRegister|registers[14][30]~q )))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux1~17_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux1~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][30]~q ),
	.datad(\MULT1|bancoRegister|registers[15][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \MULT1|bancoRegister|registers[6][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N15
dffeas \MULT1|bancoRegister|registers[4][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \MULT1|bancoRegister|registers[5][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[5][30]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][30]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[4][30]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][30]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~12 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N29
dffeas \MULT1|bancoRegister|registers[7][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~13_combout  = (\MULT1|bancoRegister|Mux1~12_combout  & (((\MULT1|bancoRegister|registers[7][30]~q ) # (!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux1~12_combout  & (\MULT1|bancoRegister|registers[6][30]~q  & 
// ((\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[6][30]~q ),
	.datab(\MULT1|bancoRegister|Mux1~12_combout ),
	.datac(\MULT1|bancoRegister|registers[7][30]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~13 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N11
dffeas \MULT1|bancoRegister|registers[2][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N15
dffeas \MULT1|bancoRegister|registers[3][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \MULT1|bancoRegister|registers[1][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][30]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][30]~q )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[3][30]~q ),
	.datad(\MULT1|bancoRegister|registers[1][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~14 .lut_mask = 16'hC480;
defparam \MULT1|bancoRegister|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~15_combout  = (\MULT1|bancoRegister|Mux1~14_combout ) # ((\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & \MULT1|bancoRegister|registers[2][30]~q )))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[2][30]~q ),
	.datad(\MULT1|bancoRegister|Mux1~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~16_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux1~13_combout ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((!\MULT1|InstReg [18] & \MULT1|bancoRegister|Mux1~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux1~13_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux1~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~16 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N27
dffeas \MULT1|bancoRegister|registers[8][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \MULT1|bancoRegister|registers[10][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][30]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][30]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[8][30]~q ),
	.datac(\MULT1|bancoRegister|registers[10][30]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \MULT1|bancoRegister|registers[9][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~11_combout  = (\MULT1|bancoRegister|Mux1~10_combout  & (((\MULT1|bancoRegister|registers[11][30]~q )) # (!\MULT1|InstReg [15]))) # (!\MULT1|bancoRegister|Mux1~10_combout  & (\MULT1|InstReg [15] & 
// (\MULT1|bancoRegister|registers[9][30]~q )))

	.dataa(\MULT1|bancoRegister|Mux1~10_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[9][30]~q ),
	.datad(\MULT1|bancoRegister|registers[11][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~11 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~19_combout  = (\MULT1|bancoRegister|Mux1~16_combout  & ((\MULT1|bancoRegister|Mux1~18_combout ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux1~16_combout  & (((\MULT1|bancoRegister|Mux1~11_combout  & \MULT1|InstReg 
// [18]))))

	.dataa(\MULT1|bancoRegister|Mux1~18_combout ),
	.datab(\MULT1|bancoRegister|Mux1~16_combout ),
	.datac(\MULT1|bancoRegister|Mux1~11_combout ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~19 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N7
dffeas \MULT1|bancoRegister|registers[17][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N13
dffeas \MULT1|bancoRegister|registers[21][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~0_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[21][30]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[17][30]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[17][30]~q ),
	.datad(\MULT1|bancoRegister|registers[21][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~0 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N3
dffeas \MULT1|bancoRegister|registers[25][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N7
dffeas \MULT1|bancoRegister|registers[29][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~1_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux1~0_combout  & ((\MULT1|bancoRegister|registers[29][30]~q ))) # (!\MULT1|bancoRegister|Mux1~0_combout  & (\MULT1|bancoRegister|registers[25][30]~q )))) # 
// (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux1~0_combout ))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux1~0_combout ),
	.datac(\MULT1|bancoRegister|registers[25][30]~q ),
	.datad(\MULT1|bancoRegister|registers[29][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~1 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N21
dffeas \MULT1|bancoRegister|registers[24][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N23
dffeas \MULT1|bancoRegister|registers[16][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~4_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[24][30]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[16][30]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[24][30]~q ),
	.datad(\MULT1|bancoRegister|registers[16][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~4 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \MULT1|bancoRegister|registers[28][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N21
dffeas \MULT1|bancoRegister|registers[20][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~5_combout  = (\MULT1|bancoRegister|Mux1~4_combout  & ((\MULT1|bancoRegister|registers[28][30]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux1~4_combout  & (((\MULT1|bancoRegister|registers[20][30]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|Mux1~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][30]~q ),
	.datac(\MULT1|bancoRegister|registers[20][30]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N13
dffeas \MULT1|bancoRegister|registers[30][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N23
dffeas \MULT1|bancoRegister|registers[18][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N3
dffeas \MULT1|bancoRegister|registers[26][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[26][30]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][30]~q )))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][30]~q ),
	.datad(\MULT1|bancoRegister|registers[26][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N11
dffeas \MULT1|bancoRegister|registers[22][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~3_combout  = (\MULT1|bancoRegister|Mux1~2_combout  & ((\MULT1|bancoRegister|registers[30][30]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux1~2_combout  & (((\MULT1|bancoRegister|registers[22][30]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[30][30]~q ),
	.datab(\MULT1|bancoRegister|Mux1~2_combout ),
	.datac(\MULT1|bancoRegister|registers[22][30]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux1~3_combout ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux1~5_combout  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux1~5_combout ),
	.datac(\MULT1|bancoRegister|Mux1~3_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~6 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \MULT1|bancoRegister|registers[31][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \MULT1|bancoRegister|registers[19][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \MULT1|bancoRegister|registers[23][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[23][30]~q ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][30]~q  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[19][30]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[23][30]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \MULT1|bancoRegister|registers[27][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~8_combout  = (\MULT1|bancoRegister|Mux1~7_combout  & ((\MULT1|bancoRegister|registers[31][30]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux1~7_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[27][30]~q ))))

	.dataa(\MULT1|bancoRegister|registers[31][30]~q ),
	.datab(\MULT1|bancoRegister|Mux1~7_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[27][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~8 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux1~6_combout  & ((\MULT1|bancoRegister|Mux1~8_combout ))) # (!\MULT1|bancoRegister|Mux1~6_combout  & (\MULT1|bancoRegister|Mux1~1_combout )))) # (!\MULT1|InstReg [15] & 
// (((\MULT1|bancoRegister|Mux1~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux1~1_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux1~6_combout ),
	.datad(\MULT1|bancoRegister|Mux1~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~9 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux1~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux1~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux1~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux1~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|InstReg [19]),
	.datac(\MULT1|bancoRegister|Mux1~19_combout ),
	.datad(\MULT1|bancoRegister|Mux1~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux1~20 .lut_mask = 16'hFC30;
defparam \MULT1|bancoRegister|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \MULT1|A[30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[30] .is_wysiwyg = "true";
defparam \MULT1|A[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N12
cycloneive_lcell_comb \MULT1|wPCNext[30]~29 (
// Equation(s):
// \MULT1|wPCNext[30]~29_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [30]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector1~combout ))

	.dataa(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datab(\MULT1|ula|Selector1~combout ),
	.datac(\MULT1|SaidaULA [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wPCNext[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[30]~29 .lut_mask = 16'hE4E4;
defparam \MULT1|wPCNext[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N13
dffeas \MULT1|PC[30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[30]~29_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[30] .is_wysiwyg = "true";
defparam \MULT1|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N26
cycloneive_lcell_comb \MULT1|wEntrada1ULA[30]~38 (
// Equation(s):
// \MULT1|wEntrada1ULA[30]~38_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [30]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [30]))

	.dataa(gnd),
	.datab(\MULT1|A [30]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datad(\MULT1|PC [30]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[30]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[30]~38 .lut_mask = 16'hFC0C;
defparam \MULT1|wEntrada1ULA[30]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N23
dffeas \MULT1|PCBack[30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [30]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[30] .is_wysiwyg = "true";
defparam \MULT1|PCBack[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N22
cycloneive_lcell_comb \MULT1|wEntrada1ULA[30]~39 (
// Equation(s):
// \MULT1|wEntrada1ULA[30]~39_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[30]~38_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [30])))

	.dataa(\MULT1|wEntrada1ULA[30]~38_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [30]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[30]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[30]~39 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[30]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N28
cycloneive_lcell_comb \MULT1|wEntrada2ULA[30]~32 (
// Equation(s):
// \MULT1|wEntrada2ULA[30]~32_combout  = (\MULT1|wEntrada2ULA[31]~30_combout ) # ((\MULT1|B [30] & !\MULT1|wEntrada2ULA[0]~25_combout ))

	.dataa(\MULT1|B [30]),
	.datab(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datac(\MULT1|wEntrada2ULA[31]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[30]~32 .lut_mask = 16'hF2F2;
defparam \MULT1|wEntrada2ULA[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N28
cycloneive_lcell_comb \MULT1|ula|Add0~60 (
// Equation(s):
// \MULT1|ula|Add0~60_combout  = ((\MULT1|wEntrada1ULA[30]~39_combout  $ (\MULT1|wEntrada2ULA[30]~32_combout  $ (!\MULT1|ula|Add0~59 )))) # (GND)
// \MULT1|ula|Add0~61  = CARRY((\MULT1|wEntrada1ULA[30]~39_combout  & ((\MULT1|wEntrada2ULA[30]~32_combout ) # (!\MULT1|ula|Add0~59 ))) # (!\MULT1|wEntrada1ULA[30]~39_combout  & (\MULT1|wEntrada2ULA[30]~32_combout  & !\MULT1|ula|Add0~59 )))

	.dataa(\MULT1|wEntrada1ULA[30]~39_combout ),
	.datab(\MULT1|wEntrada2ULA[30]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~59 ),
	.combout(\MULT1|ula|Add0~60_combout ),
	.cout(\MULT1|ula|Add0~61 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~60 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N24
cycloneive_lcell_comb \MULT1|ula|Selector1~3 (
// Equation(s):
// \MULT1|ula|Selector1~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~60_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|ula|Add0~60_combout ),
	.datac(\MULT1|aluControl|WideOr0~6_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector1~3 .lut_mask = 16'h0444;
defparam \MULT1|ula|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N28
cycloneive_lcell_comb \MULT1|ula|Add1~60 (
// Equation(s):
// \MULT1|ula|Add1~60_combout  = ((\MULT1|wEntrada2ULA[30]~32_combout  $ (\MULT1|wEntrada1ULA[30]~39_combout  $ (\MULT1|ula|Add1~59 )))) # (GND)
// \MULT1|ula|Add1~61  = CARRY((\MULT1|wEntrada2ULA[30]~32_combout  & (\MULT1|wEntrada1ULA[30]~39_combout  & !\MULT1|ula|Add1~59 )) # (!\MULT1|wEntrada2ULA[30]~32_combout  & ((\MULT1|wEntrada1ULA[30]~39_combout ) # (!\MULT1|ula|Add1~59 ))))

	.dataa(\MULT1|wEntrada2ULA[30]~32_combout ),
	.datab(\MULT1|wEntrada1ULA[30]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~59 ),
	.combout(\MULT1|ula|Add1~60_combout ),
	.cout(\MULT1|ula|Add1~61 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~60 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N14
cycloneive_lcell_comb \MULT1|ula|Selector1~2 (
// Equation(s):
// \MULT1|ula|Selector1~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~60_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector1~3_combout )))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector1~3_combout ),
	.datab(\MULT1|ula|Selector30~1_combout ),
	.datac(\MULT1|ula|Selector30~2_combout ),
	.datad(\MULT1|ula|Add1~60_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector1~2 .lut_mask = 16'hCB0B;
defparam \MULT1|ula|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N20
cycloneive_lcell_comb \MULT1|ula|Selector1 (
// Equation(s):
// \MULT1|ula|Selector1~combout  = (\MULT1|ula|Selector1~2_combout  & (((\MULT1|wEntrada1ULA[30]~39_combout  & \MULT1|wEntrada2ULA[30]~32_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector1~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[30]~39_combout ) # (\MULT1|wEntrada2ULA[30]~32_combout ))))

	.dataa(\MULT1|wEntrada1ULA[30]~39_combout ),
	.datab(\MULT1|ula|Selector1~2_combout ),
	.datac(\MULT1|wEntrada2ULA[30]~32_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector1~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector1 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N21
dffeas \MULT1|SaidaULA[30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[30] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N2
cycloneive_lcell_comb \MULT1|wEntrada2ULA[31]~31 (
// Equation(s):
// \MULT1|wEntrada2ULA[31]~31_combout  = (\MULT1|wEntrada2ULA[31]~30_combout ) # ((\MULT1|B [31] & !\MULT1|wEntrada2ULA[0]~25_combout ))

	.dataa(\MULT1|B [31]),
	.datab(gnd),
	.datac(\MULT1|wEntrada2ULA[31]~30_combout ),
	.datad(\MULT1|wEntrada2ULA[0]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[31]~31 .lut_mask = 16'hF0FA;
defparam \MULT1|wEntrada2ULA[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y32_N5
dffeas \MULT1|bancoRegister|registers[12][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N27
dffeas \MULT1|bancoRegister|registers[13][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~17_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[13][31]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][31]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[12][31]~q ),
	.datac(\MULT1|bancoRegister|registers[13][31]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N5
dffeas \MULT1|bancoRegister|registers[15][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux0~17_combout  & ((\MULT1|bancoRegister|registers[15][31]~q ))) # (!\MULT1|bancoRegister|Mux0~17_combout  & (\MULT1|bancoRegister|registers[14][31]~q )))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux0~17_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux0~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][31]~q ),
	.datad(\MULT1|bancoRegister|registers[15][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \MULT1|bancoRegister|registers[4][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \MULT1|bancoRegister|registers[5][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~10_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[5][31]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][31]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[4][31]~q ),
	.datac(\MULT1|bancoRegister|registers[5][31]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N23
dffeas \MULT1|bancoRegister|registers[7][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N21
dffeas \MULT1|bancoRegister|registers[6][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux0~10_combout  & (\MULT1|bancoRegister|registers[7][31]~q )) # (!\MULT1|bancoRegister|Mux0~10_combout  & ((\MULT1|bancoRegister|registers[6][31]~q ))))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux0~10_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux0~10_combout ),
	.datac(\MULT1|bancoRegister|registers[7][31]~q ),
	.datad(\MULT1|bancoRegister|registers[6][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~11 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N17
dffeas \MULT1|bancoRegister|registers[11][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N11
dffeas \MULT1|bancoRegister|registers[9][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N27
dffeas \MULT1|bancoRegister|registers[8][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N29
dffeas \MULT1|bancoRegister|registers[10][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][31]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][31]~q 
// ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[8][31]~q ),
	.datac(\MULT1|bancoRegister|registers[10][31]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~12 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~13_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux0~12_combout  & (\MULT1|bancoRegister|registers[11][31]~q )) # (!\MULT1|bancoRegister|Mux0~12_combout  & ((\MULT1|bancoRegister|registers[9][31]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux0~12_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[11][31]~q ),
	.datac(\MULT1|bancoRegister|registers[9][31]~q ),
	.datad(\MULT1|bancoRegister|Mux0~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \MULT1|bancoRegister|registers[1][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N21
dffeas \MULT1|bancoRegister|registers[3][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][31]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][31]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[1][31]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[3][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~14 .lut_mask = 16'hA808;
defparam \MULT1|bancoRegister|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \MULT1|bancoRegister|registers[2][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~15_combout  = (\MULT1|bancoRegister|Mux0~14_combout ) # ((\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & \MULT1|bancoRegister|registers[2][31]~q )))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux0~14_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[2][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~15 .lut_mask = 16'hCECC;
defparam \MULT1|bancoRegister|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~16_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux0~13_combout )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux0~15_combout )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|Mux0~13_combout ),
	.datad(\MULT1|bancoRegister|Mux0~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~16 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux0~16_combout  & (\MULT1|bancoRegister|Mux0~18_combout )) # (!\MULT1|bancoRegister|Mux0~16_combout  & ((\MULT1|bancoRegister|Mux0~11_combout ))))) # (!\MULT1|InstReg 
// [17] & (((\MULT1|bancoRegister|Mux0~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux0~18_combout ),
	.datac(\MULT1|bancoRegister|Mux0~11_combout ),
	.datad(\MULT1|bancoRegister|Mux0~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N29
dffeas \MULT1|bancoRegister|registers[26][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N21
dffeas \MULT1|bancoRegister|registers[30][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N17
dffeas \MULT1|bancoRegister|registers[22][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N31
dffeas \MULT1|bancoRegister|registers[18][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~2_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[22][31]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[18][31]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][31]~q ),
	.datad(\MULT1|bancoRegister|registers[18][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~3_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux0~2_combout  & ((\MULT1|bancoRegister|registers[30][31]~q ))) # (!\MULT1|bancoRegister|Mux0~2_combout  & (\MULT1|bancoRegister|registers[26][31]~q )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux0~2_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[26][31]~q ),
	.datac(\MULT1|bancoRegister|registers[30][31]~q ),
	.datad(\MULT1|bancoRegister|Mux0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~3 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N15
dffeas \MULT1|bancoRegister|registers[28][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N19
dffeas \MULT1|bancoRegister|registers[24][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N13
dffeas \MULT1|bancoRegister|registers[20][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N5
dffeas \MULT1|bancoRegister|registers[16][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~4_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[20][31]~q ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[16][31]~q  & !\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[20][31]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[16][31]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~4 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~5_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux0~4_combout  & (\MULT1|bancoRegister|registers[28][31]~q )) # (!\MULT1|bancoRegister|Mux0~4_combout  & ((\MULT1|bancoRegister|registers[24][31]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux0~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][31]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[24][31]~q ),
	.datad(\MULT1|bancoRegister|Mux0~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux0~3_combout )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux0~5_combout )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux0~3_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux0~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~6 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N23
dffeas \MULT1|bancoRegister|registers[19][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N5
dffeas \MULT1|bancoRegister|registers[27][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][31]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][31]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][31]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][31]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N9
dffeas \MULT1|bancoRegister|registers[31][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N21
dffeas \MULT1|bancoRegister|registers[23][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux0~7_combout  & (\MULT1|bancoRegister|registers[31][31]~q )) # (!\MULT1|bancoRegister|Mux0~7_combout  & ((\MULT1|bancoRegister|registers[23][31]~q ))))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux0~7_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux0~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][31]~q ),
	.datad(\MULT1|bancoRegister|registers[23][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~8 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N17
dffeas \MULT1|bancoRegister|registers[25][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N3
dffeas \MULT1|bancoRegister|registers[17][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~0_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[25][31]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[17][31]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][31]~q ),
	.datad(\MULT1|bancoRegister|registers[17][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N11
dffeas \MULT1|bancoRegister|registers[29][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N27
dffeas \MULT1|bancoRegister|registers[21][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~1_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux0~0_combout  & (\MULT1|bancoRegister|registers[29][31]~q )) # (!\MULT1|bancoRegister|Mux0~0_combout  & ((\MULT1|bancoRegister|registers[21][31]~q ))))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux0~0_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux0~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][31]~q ),
	.datad(\MULT1|bancoRegister|registers[21][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~9_combout  = (\MULT1|bancoRegister|Mux0~6_combout  & ((\MULT1|bancoRegister|Mux0~8_combout ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux0~6_combout  & (((\MULT1|InstReg [15] & \MULT1|bancoRegister|Mux0~1_combout 
// ))))

	.dataa(\MULT1|bancoRegister|Mux0~6_combout ),
	.datab(\MULT1|bancoRegister|Mux0~8_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~9 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux0~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux0~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux0~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux0~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux0~19_combout ),
	.datab(\MULT1|bancoRegister|Mux0~9_combout ),
	.datac(gnd),
	.datad(\MULT1|InstReg [19]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux0~20 .lut_mask = 16'hCCAA;
defparam \MULT1|bancoRegister|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y27_N9
dffeas \MULT1|A[31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[31] .is_wysiwyg = "true";
defparam \MULT1|A[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N22
cycloneive_lcell_comb \MULT1|wPCNext[31]~30 (
// Equation(s):
// \MULT1|wPCNext[31]~30_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [31])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector0~combout )))

	.dataa(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datab(gnd),
	.datac(\MULT1|SaidaULA [31]),
	.datad(\MULT1|ula|Selector0~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[31]~30 .lut_mask = 16'hF5A0;
defparam \MULT1|wPCNext[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N23
dffeas \MULT1|PC[31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[31]~30_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[31] .is_wysiwyg = "true";
defparam \MULT1|PC[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N30
cycloneive_lcell_comb \MULT1|wEntrada1ULA[31]~36 (
// Equation(s):
// \MULT1|wEntrada1ULA[31]~36_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [31]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [31]))

	.dataa(\MULT1|A [31]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(gnd),
	.datad(\MULT1|PC [31]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[31]~36 .lut_mask = 16'hEE22;
defparam \MULT1|wEntrada1ULA[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N9
dffeas \MULT1|PCBack[31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [31]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[31] .is_wysiwyg = "true";
defparam \MULT1|PCBack[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N8
cycloneive_lcell_comb \MULT1|wEntrada1ULA[31]~37 (
// Equation(s):
// \MULT1|wEntrada1ULA[31]~37_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[31]~36_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [31])))

	.dataa(\MULT1|wEntrada1ULA[31]~36_combout ),
	.datab(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datac(\MULT1|PCBack [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[31]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[31]~37 .lut_mask = 16'hB8B8;
defparam \MULT1|wEntrada1ULA[31]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneive_lcell_comb \MULT1|ula|Add0~62 (
// Equation(s):
// \MULT1|ula|Add0~62_combout  = \MULT1|wEntrada2ULA[31]~31_combout  $ (\MULT1|ula|Add0~61  $ (\MULT1|wEntrada1ULA[31]~37_combout ))

	.dataa(gnd),
	.datab(\MULT1|wEntrada2ULA[31]~31_combout ),
	.datac(gnd),
	.datad(\MULT1|wEntrada1ULA[31]~37_combout ),
	.cin(\MULT1|ula|Add0~61 ),
	.combout(\MULT1|ula|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Add0~62 .lut_mask = 16'hC33C;
defparam \MULT1|ula|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N4
cycloneive_lcell_comb \MULT1|ula|Selector0~3 (
// Equation(s):
// \MULT1|ula|Selector0~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~62_combout  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|ula|Add0~62_combout ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector0~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N30
cycloneive_lcell_comb \MULT1|ula|Add1~62 (
// Equation(s):
// \MULT1|ula|Add1~62_combout  = \MULT1|wEntrada2ULA[31]~31_combout  $ (\MULT1|ula|Add1~61  $ (!\MULT1|wEntrada1ULA[31]~37_combout ))

	.dataa(gnd),
	.datab(\MULT1|wEntrada2ULA[31]~31_combout ),
	.datac(gnd),
	.datad(\MULT1|wEntrada1ULA[31]~37_combout ),
	.cin(\MULT1|ula|Add1~61 ),
	.combout(\MULT1|ula|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Add1~62 .lut_mask = 16'h3CC3;
defparam \MULT1|ula|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N28
cycloneive_lcell_comb \MULT1|ula|Selector0~2 (
// Equation(s):
// \MULT1|ula|Selector0~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~62_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector0~3_combout )))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector0~3_combout ),
	.datab(\MULT1|ula|Selector30~1_combout ),
	.datac(\MULT1|ula|Selector30~2_combout ),
	.datad(\MULT1|ula|Add1~62_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector0~2 .lut_mask = 16'hCB0B;
defparam \MULT1|ula|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N30
cycloneive_lcell_comb \MULT1|ula|Selector0 (
// Equation(s):
// \MULT1|ula|Selector0~combout  = (\MULT1|ula|Selector30~3_combout  & ((\MULT1|ula|Selector0~2_combout  & (\MULT1|wEntrada2ULA[31]~31_combout  & \MULT1|wEntrada1ULA[31]~37_combout )) # (!\MULT1|ula|Selector0~2_combout  & ((\MULT1|wEntrada2ULA[31]~31_combout 
// ) # (\MULT1|wEntrada1ULA[31]~37_combout ))))) # (!\MULT1|ula|Selector30~3_combout  & (\MULT1|ula|Selector0~2_combout ))

	.dataa(\MULT1|ula|Selector30~3_combout ),
	.datab(\MULT1|ula|Selector0~2_combout ),
	.datac(\MULT1|wEntrada2ULA[31]~31_combout ),
	.datad(\MULT1|wEntrada1ULA[31]~37_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector0~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector0 .lut_mask = 16'hE664;
defparam \MULT1|ula|Selector0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N31
dffeas \MULT1|SaidaULA[31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[31] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(\MULT1|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\Reset~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\MULT1|B [31],\MULT1|B [30],\MULT1|B [29],\MULT1|B [28],\MULT1|B [27]}),
	.portaaddr({\MULT1|wEndereco[11]~9_combout ,\MULT1|wEndereco[10]~8_combout ,\MULT1|wEndereco[9]~7_combout ,\MULT1|wEndereco[8]~6_combout ,\MULT1|wEndereco[7]~5_combout ,\MULT1|wEndereco[6]~4_combout ,\MULT1|wEndereco[5]~3_combout ,\MULT1|wEndereco[4]~2_combout ,
\MULT1|wEndereco[3]~1_combout ,\MULT1|wEndereco[2]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_output_clock_enable = "ena0";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "de1_data.mif";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "Multiciclo:MULT1|ramD:MemD|altsyncram:altsyncram_component|altsyncram_53l1:auto_generated|altsyncram_9db2:altsyncram1|ALTSYNCRAM";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 10;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 1023;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 1024;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 10;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 1023;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 1024;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 16'hFC30;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N11
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 16'hFC0C;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N29
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 16'hAFA0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N19
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 16'hF5A0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N25
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N16
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[31]~62 (
// Equation(s):
// \MULT1|wDadoEscritaReg[31]~62_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [31])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [31])))

	.dataa(gnd),
	.datab(\MULT1|MemReg [31]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(\MULT1|PC [31]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[31]~62 .lut_mask = 16'hCFC0;
defparam \MULT1|wDadoEscritaReg[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[31]~63 (
// Equation(s):
// \MULT1|wDadoEscritaReg[31]~63_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[31]~62_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [31])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[31]~62_combout ))))

	.dataa(\MULT1|SaidaULA [31]),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[31]~62_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[31]~63 .lut_mask = 16'hFB08;
defparam \MULT1|wDadoEscritaReg[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \MULT1|bancoRegister|registers[14][31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[31]~63_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][31] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~10_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][31]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][31]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][31]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][31]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~10 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux32~10_combout  & (\MULT1|bancoRegister|registers[14][31]~q )) # (!\MULT1|bancoRegister|Mux32~10_combout  & ((\MULT1|bancoRegister|registers[12][31]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux32~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][31]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][31]~q ),
	.datad(\MULT1|bancoRegister|Mux32~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][31]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][31]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][31]~q ),
	.datad(\MULT1|bancoRegister|registers[9][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux32~17_combout  & ((\MULT1|bancoRegister|registers[15][31]~q ))) # (!\MULT1|bancoRegister|Mux32~17_combout  & (\MULT1|bancoRegister|registers[13][31]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux32~17_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux32~17_combout ),
	.datac(\MULT1|bancoRegister|registers[13][31]~q ),
	.datad(\MULT1|bancoRegister|registers[15][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][31]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][31]~q )))))

	.dataa(\MULT1|bancoRegister|registers[6][31]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][31]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~14 .lut_mask = 16'h88C0;
defparam \MULT1|bancoRegister|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~15_combout  = (\MULT1|bancoRegister|Mux32~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[4][31]~q  & \MULT1|InstReg [22])))

	.dataa(\MULT1|bancoRegister|Mux32~14_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][31]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~15 .lut_mask = 16'hBAAA;
defparam \MULT1|bancoRegister|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~12_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][31]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|registers[1][31]~q  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|registers[5][31]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][31]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~12 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~13_combout  = (\MULT1|bancoRegister|Mux32~12_combout  & ((\MULT1|bancoRegister|registers[7][31]~q ) # ((!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux32~12_combout  & (((\MULT1|bancoRegister|registers[3][31]~q  & 
// \MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|registers[7][31]~q ),
	.datab(\MULT1|bancoRegister|Mux32~12_combout ),
	.datac(\MULT1|bancoRegister|registers[3][31]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~13 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~16_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux32~13_combout ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux32~15_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux32~15_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux32~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~16 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux32~16_combout  & ((\MULT1|bancoRegister|Mux32~18_combout ))) # (!\MULT1|bancoRegister|Mux32~16_combout  & (\MULT1|bancoRegister|Mux32~11_combout )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux32~16_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux32~11_combout ),
	.datac(\MULT1|bancoRegister|Mux32~18_combout ),
	.datad(\MULT1|bancoRegister|Mux32~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~19 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~7_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[23][31]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][31]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[23][31]~q ),
	.datad(\MULT1|bancoRegister|registers[22][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~8_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux32~7_combout  & ((\MULT1|bancoRegister|registers[31][31]~q ))) # (!\MULT1|bancoRegister|Mux32~7_combout  & (\MULT1|bancoRegister|registers[30][31]~q )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux32~7_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[30][31]~q ),
	.datac(\MULT1|bancoRegister|registers[31][31]~q ),
	.datad(\MULT1|bancoRegister|Mux32~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~8 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][31]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][31]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][31]~q ),
	.datad(\MULT1|bancoRegister|registers[26][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux32~0_combout  & (\MULT1|bancoRegister|registers[27][31]~q )) # (!\MULT1|bancoRegister|Mux32~0_combout  & ((\MULT1|bancoRegister|registers[19][31]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux32~0_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[27][31]~q ),
	.datac(\MULT1|bancoRegister|registers[19][31]~q ),
	.datad(\MULT1|bancoRegister|Mux32~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~1 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~4_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][31]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][31]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][31]~q ),
	.datad(\MULT1|bancoRegister|registers[24][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux32~4_combout  & ((\MULT1|bancoRegister|registers[25][31]~q ))) # (!\MULT1|bancoRegister|Mux32~4_combout  & (\MULT1|bancoRegister|registers[17][31]~q )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux32~4_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux32~4_combout ),
	.datac(\MULT1|bancoRegister|registers[17][31]~q ),
	.datad(\MULT1|bancoRegister|registers[25][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[21][31]~q ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[20][31]~q  & !\MULT1|InstReg [23]))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[21][31]~q ),
	.datac(\MULT1|bancoRegister|registers[20][31]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~2 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux32~2_combout  & (\MULT1|bancoRegister|registers[29][31]~q )) # (!\MULT1|bancoRegister|Mux32~2_combout  & ((\MULT1|bancoRegister|registers[28][31]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux32~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][31]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][31]~q ),
	.datad(\MULT1|bancoRegister|Mux32~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux32~3_combout ) # (\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux32~5_combout  & ((!\MULT1|InstReg [21]))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux32~5_combout ),
	.datac(\MULT1|bancoRegister|Mux32~3_combout ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~6 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux32~6_combout  & (\MULT1|bancoRegister|Mux32~8_combout )) # (!\MULT1|bancoRegister|Mux32~6_combout  & ((\MULT1|bancoRegister|Mux32~1_combout ))))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux32~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux32~8_combout ),
	.datab(\MULT1|bancoRegister|Mux32~1_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux32~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~9 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux32~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux32~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux32~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux32~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux32~19_combout ),
	.datab(\MULT1|InstReg [24]),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux32~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux32~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \MULT1|B[31] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux32~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[31] .is_wysiwyg = "true";
defparam \MULT1|B[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N6
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[30]~60 (
// Equation(s):
// \MULT1|wDadoEscritaReg[30]~60_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [30])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [30])))

	.dataa(gnd),
	.datab(\MULT1|MemReg [30]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(\MULT1|PC [30]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[30]~60 .lut_mask = 16'hCFC0;
defparam \MULT1|wDadoEscritaReg[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[30]~61 (
// Equation(s):
// \MULT1|wDadoEscritaReg[30]~61_combout  = (\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (((\MULT1|wDadoEscritaReg[30]~60_combout )))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|controle_multiciclo|WideOr10~0_combout  & 
// (\MULT1|SaidaULA [30])) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|wDadoEscritaReg[30]~60_combout )))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|SaidaULA [30]),
	.datad(\MULT1|wDadoEscritaReg[30]~60_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[30]~61 .lut_mask = 16'hFB40;
defparam \MULT1|wDadoEscritaReg[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N27
dffeas \MULT1|bancoRegister|registers[11][30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[30]~61_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][30] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][30]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][30]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][30]~q ),
	.datad(\MULT1|bancoRegister|registers[9][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~18_combout  = (\MULT1|bancoRegister|Mux33~17_combout  & ((\MULT1|bancoRegister|registers[15][30]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux33~17_combout  & (((\MULT1|bancoRegister|registers[13][30]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|Mux33~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][30]~q ),
	.datac(\MULT1|bancoRegister|registers[13][30]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~12_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[10][30]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[8][30]~q )))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][30]~q ),
	.datad(\MULT1|bancoRegister|registers[10][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~12 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~13_combout  = (\MULT1|bancoRegister|Mux33~12_combout  & (((\MULT1|bancoRegister|registers[14][30]~q )) # (!\MULT1|InstReg [22]))) # (!\MULT1|bancoRegister|Mux33~12_combout  & (\MULT1|InstReg [22] & 
// (\MULT1|bancoRegister|registers[12][30]~q )))

	.dataa(\MULT1|bancoRegister|Mux33~12_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][30]~q ),
	.datad(\MULT1|bancoRegister|registers[14][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~13 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][30]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][30]~q )))))

	.dataa(\MULT1|bancoRegister|registers[6][30]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][30]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~14 .lut_mask = 16'h88C0;
defparam \MULT1|bancoRegister|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~15_combout  = (\MULT1|bancoRegister|Mux33~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[4][30]~q  & \MULT1|InstReg [22])))

	.dataa(\MULT1|bancoRegister|Mux33~14_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][30]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~15 .lut_mask = 16'hBAAA;
defparam \MULT1|bancoRegister|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~16_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux33~13_combout ) # ((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux33~15_combout  & !\MULT1|InstReg [20]))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux33~13_combout ),
	.datac(\MULT1|bancoRegister|Mux33~15_combout ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~16 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][30]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|registers[1][30]~q  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[5][30]~q ),
	.datac(\MULT1|bancoRegister|registers[1][30]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~10 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~11_combout  = (\MULT1|bancoRegister|Mux33~10_combout  & ((\MULT1|bancoRegister|registers[7][30]~q ) # ((!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux33~10_combout  & (((\MULT1|bancoRegister|registers[3][30]~q  & 
// \MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|registers[7][30]~q ),
	.datab(\MULT1|bancoRegister|Mux33~10_combout ),
	.datac(\MULT1|bancoRegister|registers[3][30]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~11 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux33~16_combout  & (\MULT1|bancoRegister|Mux33~18_combout )) # (!\MULT1|bancoRegister|Mux33~16_combout  & ((\MULT1|bancoRegister|Mux33~11_combout ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux33~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux33~18_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|Mux33~16_combout ),
	.datad(\MULT1|bancoRegister|Mux33~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~19 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~0_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[19][30]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[18][30]~q )))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][30]~q ),
	.datad(\MULT1|bancoRegister|registers[18][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~1_combout  = (\MULT1|bancoRegister|Mux33~0_combout  & (((\MULT1|bancoRegister|registers[27][30]~q )) # (!\MULT1|InstReg [23]))) # (!\MULT1|bancoRegister|Mux33~0_combout  & (\MULT1|InstReg [23] & 
// ((\MULT1|bancoRegister|registers[26][30]~q ))))

	.dataa(\MULT1|bancoRegister|Mux33~0_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[27][30]~q ),
	.datad(\MULT1|bancoRegister|registers[26][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~1 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[17][30]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][30]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][30]~q ),
	.datad(\MULT1|bancoRegister|registers[17][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~5_combout  = (\MULT1|bancoRegister|Mux33~4_combout  & (((\MULT1|bancoRegister|registers[25][30]~q )) # (!\MULT1|InstReg [23]))) # (!\MULT1|bancoRegister|Mux33~4_combout  & (\MULT1|InstReg [23] & 
// (\MULT1|bancoRegister|registers[24][30]~q )))

	.dataa(\MULT1|bancoRegister|Mux33~4_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[24][30]~q ),
	.datad(\MULT1|bancoRegister|registers[25][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~5 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~2_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[28][30]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][30]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[20][30]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[28][30]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~2 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux33~2_combout  & ((\MULT1|bancoRegister|registers[29][30]~q ))) # (!\MULT1|bancoRegister|Mux33~2_combout  & (\MULT1|bancoRegister|registers[21][30]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux33~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[21][30]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[29][30]~q ),
	.datad(\MULT1|bancoRegister|Mux33~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~3 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|Mux33~3_combout )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|Mux33~5_combout )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux33~5_combout ),
	.datad(\MULT1|bancoRegister|Mux33~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~6 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~7_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[30][30]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[22][30]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[22][30]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[30][30]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~7 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~8_combout  = (\MULT1|bancoRegister|Mux33~7_combout  & (((\MULT1|bancoRegister|registers[31][30]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux33~7_combout  & (\MULT1|bancoRegister|registers[23][30]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|Mux33~7_combout ),
	.datab(\MULT1|bancoRegister|registers[23][30]~q ),
	.datac(\MULT1|bancoRegister|registers[31][30]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~8 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~9_combout  = (\MULT1|bancoRegister|Mux33~6_combout  & (((\MULT1|bancoRegister|Mux33~8_combout ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux33~6_combout  & (\MULT1|bancoRegister|Mux33~1_combout  & (\MULT1|InstReg 
// [21])))

	.dataa(\MULT1|bancoRegister|Mux33~1_combout ),
	.datab(\MULT1|bancoRegister|Mux33~6_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux33~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~9 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux33~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux33~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux33~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux33~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux33~19_combout ),
	.datac(\MULT1|bancoRegister|Mux33~9_combout ),
	.datad(\MULT1|InstReg [24]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux33~20 .lut_mask = 16'hF0CC;
defparam \MULT1|bancoRegister|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N29
dffeas \MULT1|B[30] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux33~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[30] .is_wysiwyg = "true";
defparam \MULT1|B[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[29]~58 (
// Equation(s):
// \MULT1|wDadoEscritaReg[29]~58_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [29])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [29])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datac(\MULT1|MemReg [29]),
	.datad(\MULT1|PC [29]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[29]~58 .lut_mask = 16'hF3C0;
defparam \MULT1|wDadoEscritaReg[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[29]~59 (
// Equation(s):
// \MULT1|wDadoEscritaReg[29]~59_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[29]~58_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [29])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[29]~58_combout ))))

	.dataa(\MULT1|SaidaULA [29]),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[29]~58_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[29]~59 .lut_mask = 16'hFB08;
defparam \MULT1|wDadoEscritaReg[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y29_N27
dffeas \MULT1|bancoRegister|registers[11][29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[29]~59_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][29] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~17_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[11][29]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[9][29]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][29]~q ),
	.datad(\MULT1|bancoRegister|registers[9][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~18_combout  = (\MULT1|bancoRegister|Mux34~17_combout  & ((\MULT1|bancoRegister|registers[15][29]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux34~17_combout  & (((\MULT1|bancoRegister|registers[13][29]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|Mux34~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][29]~q ),
	.datac(\MULT1|bancoRegister|registers[13][29]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~10_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][29]~q ) # ((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|registers[8][29]~q  & !\MULT1|InstReg [22]))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[10][29]~q ),
	.datac(\MULT1|bancoRegister|registers[8][29]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~10 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~11_combout  = (\MULT1|bancoRegister|Mux34~10_combout  & ((\MULT1|bancoRegister|registers[14][29]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux34~10_combout  & (((\MULT1|bancoRegister|registers[12][29]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|Mux34~10_combout ),
	.datab(\MULT1|bancoRegister|registers[14][29]~q ),
	.datac(\MULT1|bancoRegister|registers[12][29]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~11 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][29]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][29]~q )))))

	.dataa(\MULT1|bancoRegister|registers[6][29]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][29]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~14 .lut_mask = 16'h88C0;
defparam \MULT1|bancoRegister|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~15_combout  = (\MULT1|bancoRegister|Mux34~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[4][29]~q  & \MULT1|InstReg [22])))

	.dataa(\MULT1|bancoRegister|Mux34~14_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][29]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~15 .lut_mask = 16'hBAAA;
defparam \MULT1|bancoRegister|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~12_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[5][29]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[1][29]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[5][29]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][29]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~12 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~13_combout  = (\MULT1|bancoRegister|Mux34~12_combout  & (((\MULT1|bancoRegister|registers[7][29]~q )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux34~12_combout  & (\MULT1|InstReg [21] & 
// (\MULT1|bancoRegister|registers[3][29]~q )))

	.dataa(\MULT1|bancoRegister|Mux34~12_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][29]~q ),
	.datad(\MULT1|bancoRegister|registers[7][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~13 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~16_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux34~13_combout ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux34~15_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux34~15_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux34~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~16 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux34~16_combout  & (\MULT1|bancoRegister|Mux34~18_combout )) # (!\MULT1|bancoRegister|Mux34~16_combout  & ((\MULT1|bancoRegister|Mux34~11_combout ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux34~16_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux34~18_combout ),
	.datac(\MULT1|bancoRegister|Mux34~11_combout ),
	.datad(\MULT1|bancoRegister|Mux34~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][29]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][29]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][29]~q ),
	.datad(\MULT1|bancoRegister|registers[26][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux34~0_combout  & (\MULT1|bancoRegister|registers[27][29]~q )) # (!\MULT1|bancoRegister|Mux34~0_combout  & ((\MULT1|bancoRegister|registers[19][29]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux34~0_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[27][29]~q ),
	.datac(\MULT1|bancoRegister|registers[19][29]~q ),
	.datad(\MULT1|bancoRegister|Mux34~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~1 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~4_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[24][29]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[16][29]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[24][29]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][29]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~4 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux34~4_combout  & ((\MULT1|bancoRegister|registers[25][29]~q ))) # (!\MULT1|bancoRegister|Mux34~4_combout  & (\MULT1|bancoRegister|registers[17][29]~q )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux34~4_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux34~4_combout ),
	.datac(\MULT1|bancoRegister|registers[17][29]~q ),
	.datad(\MULT1|bancoRegister|registers[25][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[21][29]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][29]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][29]~q ),
	.datad(\MULT1|bancoRegister|registers[21][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux34~2_combout  & (\MULT1|bancoRegister|registers[29][29]~q )) # (!\MULT1|bancoRegister|Mux34~2_combout  & ((\MULT1|bancoRegister|registers[28][29]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux34~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][29]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][29]~q ),
	.datad(\MULT1|bancoRegister|Mux34~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21]) # (\MULT1|bancoRegister|Mux34~3_combout )))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux34~5_combout  & (!\MULT1|InstReg [21])))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux34~5_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux34~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~6 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~7_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[23][29]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][29]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[23][29]~q ),
	.datad(\MULT1|bancoRegister|registers[22][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~8_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux34~7_combout  & (\MULT1|bancoRegister|registers[31][29]~q )) # (!\MULT1|bancoRegister|Mux34~7_combout  & ((\MULT1|bancoRegister|registers[30][29]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux34~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[31][29]~q ),
	.datab(\MULT1|bancoRegister|registers[30][29]~q ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux34~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~8 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~9_combout  = (\MULT1|bancoRegister|Mux34~6_combout  & (((\MULT1|bancoRegister|Mux34~8_combout ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux34~6_combout  & (\MULT1|bancoRegister|Mux34~1_combout  & (\MULT1|InstReg 
// [21])))

	.dataa(\MULT1|bancoRegister|Mux34~1_combout ),
	.datab(\MULT1|bancoRegister|Mux34~6_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux34~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~9 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux34~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux34~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux34~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux34~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux34~19_combout ),
	.datab(\MULT1|InstReg [24]),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux34~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux34~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux34~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux34~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y29_N5
dffeas \MULT1|B[29] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux34~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[29] .is_wysiwyg = "true";
defparam \MULT1|B[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 16'hCFC0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N31
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \MULT1|wPCNext[28]~27 (
// Equation(s):
// \MULT1|wPCNext[28]~27_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [28]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector3~combout ))

	.dataa(\MULT1|ula|Selector3~combout ),
	.datab(gnd),
	.datac(\MULT1|SaidaULA [28]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[28]~27 .lut_mask = 16'hF0AA;
defparam \MULT1|wPCNext[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N23
dffeas \MULT1|PC[28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[28]~27_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[28] .is_wysiwyg = "true";
defparam \MULT1|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[28]~56 (
// Equation(s):
// \MULT1|wDadoEscritaReg[28]~56_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [28])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [28])))

	.dataa(gnd),
	.datab(\MULT1|MemReg [28]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(\MULT1|PC [28]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[28]~56 .lut_mask = 16'hCFC0;
defparam \MULT1|wDadoEscritaReg[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[28]~57 (
// Equation(s):
// \MULT1|wDadoEscritaReg[28]~57_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[28]~56_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [28])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[28]~56_combout ))))

	.dataa(\MULT1|SaidaULA [28]),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[28]~56_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[28]~57 .lut_mask = 16'hFB08;
defparam \MULT1|wDadoEscritaReg[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|registers[3][28]~10 (
// Equation(s):
// \MULT1|bancoRegister|registers[3][28]~10_combout  = !\MULT1|wDadoEscritaReg[28]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[3][28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][28]~10 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[3][28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N19
dffeas \MULT1|bancoRegister|registers[3][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[3][28]~10_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N15
dffeas \MULT1|bancoRegister|registers[7][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N25
dffeas \MULT1|bancoRegister|registers[1][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y29_N13
dffeas \MULT1|bancoRegister|registers[5][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][28]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][28]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][28]~q ),
	.datad(\MULT1|bancoRegister|registers[5][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~10 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~11_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux35~10_combout  & ((\MULT1|bancoRegister|registers[7][28]~q ))) # (!\MULT1|bancoRegister|Mux35~10_combout  & (!\MULT1|bancoRegister|registers[3][28]~q )))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux35~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[3][28]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[7][28]~q ),
	.datad(\MULT1|bancoRegister|Mux35~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~11 .lut_mask = 16'hF344;
defparam \MULT1|bancoRegister|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N11
dffeas \MULT1|bancoRegister|registers[6][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][28]~11 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][28]~11_combout  = !\MULT1|wDadoEscritaReg[28]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][28]~11 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[2][28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y33_N3
dffeas \MULT1|bancoRegister|registers[2][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][28]~11_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][28]~q )) # (!\MULT1|InstReg [22] & ((!\MULT1|bancoRegister|registers[2][28]~q )))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[6][28]~q ),
	.datad(\MULT1|bancoRegister|registers[2][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~14 .lut_mask = 16'h80A2;
defparam \MULT1|bancoRegister|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N29
dffeas \MULT1|bancoRegister|registers[4][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~15_combout  = (\MULT1|bancoRegister|Mux35~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[4][28]~q  & \MULT1|InstReg [22])))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|Mux35~14_combout ),
	.datac(\MULT1|bancoRegister|registers[4][28]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~15 .lut_mask = 16'hDCCC;
defparam \MULT1|bancoRegister|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y33_N3
dffeas \MULT1|bancoRegister|registers[10][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N5
dffeas \MULT1|bancoRegister|registers[8][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~12_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][28]~q ) # ((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|registers[8][28]~q  & !\MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|registers[10][28]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][28]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~12 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N31
dffeas \MULT1|bancoRegister|registers[12][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N23
dffeas \MULT1|bancoRegister|registers[14][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux35~12_combout  & ((\MULT1|bancoRegister|registers[14][28]~q ))) # (!\MULT1|bancoRegister|Mux35~12_combout  & (\MULT1|bancoRegister|registers[12][28]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux35~12_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux35~12_combout ),
	.datac(\MULT1|bancoRegister|registers[12][28]~q ),
	.datad(\MULT1|bancoRegister|registers[14][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux35~13_combout ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux35~15_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux35~15_combout ),
	.datac(\MULT1|bancoRegister|Mux35~13_combout ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~16 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \MULT1|bancoRegister|registers[11][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N25
dffeas \MULT1|bancoRegister|registers[9][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~17_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[11][28]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[9][28]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][28]~q ),
	.datad(\MULT1|bancoRegister|registers[9][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \MULT1|bancoRegister|registers[13][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y33_N17
dffeas \MULT1|bancoRegister|registers[15][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~18_combout  = (\MULT1|bancoRegister|Mux35~17_combout  & (((\MULT1|bancoRegister|registers[15][28]~q )) # (!\MULT1|InstReg [22]))) # (!\MULT1|bancoRegister|Mux35~17_combout  & (\MULT1|InstReg [22] & 
// (\MULT1|bancoRegister|registers[13][28]~q )))

	.dataa(\MULT1|bancoRegister|Mux35~17_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][28]~q ),
	.datad(\MULT1|bancoRegister|registers[15][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~18 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~19_combout  = (\MULT1|bancoRegister|Mux35~16_combout  & (((\MULT1|bancoRegister|Mux35~18_combout ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux35~16_combout  & (\MULT1|bancoRegister|Mux35~11_combout  & 
// (\MULT1|InstReg [20])))

	.dataa(\MULT1|bancoRegister|Mux35~11_combout ),
	.datab(\MULT1|bancoRegister|Mux35~16_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux35~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~19 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N25
dffeas \MULT1|bancoRegister|registers[20][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N15
dffeas \MULT1|bancoRegister|registers[28][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~2_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[28][28]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][28]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[20][28]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[28][28]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~2 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \MULT1|bancoRegister|registers[29][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N9
dffeas \MULT1|bancoRegister|registers[21][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~3_combout  = (\MULT1|bancoRegister|Mux35~2_combout  & (((\MULT1|bancoRegister|registers[29][28]~q )) # (!\MULT1|InstReg [20]))) # (!\MULT1|bancoRegister|Mux35~2_combout  & (\MULT1|InstReg [20] & 
// ((\MULT1|bancoRegister|registers[21][28]~q ))))

	.dataa(\MULT1|bancoRegister|Mux35~2_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[29][28]~q ),
	.datad(\MULT1|bancoRegister|registers[21][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~3 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N21
dffeas \MULT1|bancoRegister|registers[25][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N21
dffeas \MULT1|bancoRegister|registers[24][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N15
dffeas \MULT1|bancoRegister|registers[16][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N11
dffeas \MULT1|bancoRegister|registers[17][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~4_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[17][28]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[16][28]~q ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][28]~q ),
	.datad(\MULT1|bancoRegister|registers[17][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux35~4_combout  & (\MULT1|bancoRegister|registers[25][28]~q )) # (!\MULT1|bancoRegister|Mux35~4_combout  & ((\MULT1|bancoRegister|registers[24][28]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux35~4_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[25][28]~q ),
	.datac(\MULT1|bancoRegister|registers[24][28]~q ),
	.datad(\MULT1|bancoRegister|Mux35~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux35~3_combout ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((!\MULT1|InstReg [21] & \MULT1|bancoRegister|Mux35~5_combout ))))

	.dataa(\MULT1|bancoRegister|Mux35~3_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux35~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~6 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N19
dffeas \MULT1|bancoRegister|registers[26][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N27
dffeas \MULT1|bancoRegister|registers[27][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \MULT1|bancoRegister|registers[19][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N5
dffeas \MULT1|bancoRegister|registers[18][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~0_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[19][28]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[18][28]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[19][28]~q ),
	.datad(\MULT1|bancoRegister|registers[18][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~0 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~1_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux35~0_combout  & ((\MULT1|bancoRegister|registers[27][28]~q ))) # (!\MULT1|bancoRegister|Mux35~0_combout  & (\MULT1|bancoRegister|registers[26][28]~q )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux35~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[26][28]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[27][28]~q ),
	.datad(\MULT1|bancoRegister|Mux35~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~1 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N13
dffeas \MULT1|bancoRegister|registers[31][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \MULT1|bancoRegister|registers[23][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \MULT1|bancoRegister|registers[30][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \MULT1|bancoRegister|registers[22][28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[28]~57_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][28] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~7_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[30][28]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][28]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[30][28]~q ),
	.datad(\MULT1|bancoRegister|registers[22][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~8_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux35~7_combout  & (\MULT1|bancoRegister|registers[31][28]~q )) # (!\MULT1|bancoRegister|Mux35~7_combout  & ((\MULT1|bancoRegister|registers[23][28]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux35~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[31][28]~q ),
	.datab(\MULT1|bancoRegister|registers[23][28]~q ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux35~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~8 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~9_combout  = (\MULT1|bancoRegister|Mux35~6_combout  & (((\MULT1|bancoRegister|Mux35~8_combout ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux35~6_combout  & (\MULT1|bancoRegister|Mux35~1_combout  & (\MULT1|InstReg 
// [21])))

	.dataa(\MULT1|bancoRegister|Mux35~6_combout ),
	.datab(\MULT1|bancoRegister|Mux35~1_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux35~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~9 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux35~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux35~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux35~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux35~19_combout ))

	.dataa(\MULT1|InstReg [24]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux35~19_combout ),
	.datad(\MULT1|bancoRegister|Mux35~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux35~20 .lut_mask = 16'hFA50;
defparam \MULT1|bancoRegister|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \MULT1|B[28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux35~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[28] .is_wysiwyg = "true";
defparam \MULT1|B[28] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\MULT1|InstReg[31]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\MULT1|B [31],\MULT1|B [30],\MULT1|B [29],\MULT1|B [28],\MULT1|B [27]}),
	.portaaddr({\MULT1|wEndereco[11]~9_combout ,\MULT1|wEndereco[10]~8_combout ,\MULT1|wEndereco[9]~7_combout ,\MULT1|wEndereco[8]~6_combout ,\MULT1|wEndereco[7]~5_combout ,\MULT1|wEndereco[6]~4_combout ,\MULT1|wEndereco[5]~3_combout ,\MULT1|wEndereco[4]~2_combout ,
\MULT1|wEndereco[3]~1_combout ,\MULT1|wEndereco[2]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]}),
	.portbaddr({\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus ),
	.portbdataout(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .clk0_output_clock_enable = "ena0";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_offset_in_bits = 1;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .data_interleave_width_in_bits = 1;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file = "de1_text.mif";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .init_file_layout = "port_a";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .logical_ram_name = "Multiciclo:MULT1|ramI:MemC|altsyncram:altsyncram_component|altsyncram_r5l1:auto_generated|altsyncram_keb2:altsyncram1|ALTSYNCRAM";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .operation_mode = "bidir_dual_port";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_address_width = 10;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_byte_enable_clock = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_out_clock = "clock0";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_data_width = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_address = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_first_bit_number = 27;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_last_address = 1023;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_depth = 1024;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_logical_ram_width = 32;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_address_width = 10;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_in_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_out_clock = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_data_width = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_address = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_first_bit_number = 27;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_last_address = 1023;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_depth = 1024;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_logical_ram_width = 32;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_read_enable_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .port_b_write_enable_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .ram_block_type = "M9K";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N6
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [31]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .lut_mask = 16'hF0AA;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N7
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N28
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [31]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [30]),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .lut_mask = 16'hCCAA;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N29
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N18
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [29]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [30]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .lut_mask = 16'hF3C0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N19
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N0
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [28]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [29]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .lut_mask = 16'hF3C0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N1
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N14
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [27]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [28]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .lut_mask = 16'hF3C0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N15
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N26
cycloneive_lcell_comb \MULT1|wEntrada2ULA[9]~68 (
// Equation(s):
// \MULT1|wEntrada2ULA[9]~68_combout  = (\MULT1|wEntrada2ULA[0]~25_combout  & (((\MULT1|InstReg [29] & \MULT1|wEntrada2ULA[5]~38_combout )))) # (!\MULT1|wEntrada2ULA[0]~25_combout  & ((\MULT1|B [9]) # ((\MULT1|InstReg [29] & \MULT1|wEntrada2ULA[5]~38_combout 
// ))))

	.dataa(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datab(\MULT1|B [9]),
	.datac(\MULT1|InstReg [29]),
	.datad(\MULT1|wEntrada2ULA[5]~38_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[9]~68 .lut_mask = 16'hF444;
defparam \MULT1|wEntrada2ULA[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|registers[14][9]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[14][9]~feeder_combout  = \MULT1|wDadoEscritaReg[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][9]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N27
dffeas \MULT1|bancoRegister|registers[14][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \MULT1|bancoRegister|registers[13][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N27
dffeas \MULT1|bancoRegister|registers[12][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[13][9]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[12][9]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[13][9]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[12][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~17 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \MULT1|bancoRegister|registers[15][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~18_combout  = (\MULT1|bancoRegister|Mux22~17_combout  & (((\MULT1|bancoRegister|registers[15][9]~q ) # (!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux22~17_combout  & (\MULT1|bancoRegister|registers[14][9]~q  & 
// (\MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|registers[14][9]~q ),
	.datab(\MULT1|bancoRegister|Mux22~17_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[15][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~18 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N25
dffeas \MULT1|bancoRegister|registers[6][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y31_N3
dffeas \MULT1|bancoRegister|registers[7][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N29
dffeas \MULT1|bancoRegister|registers[5][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N27
dffeas \MULT1|bancoRegister|registers[4][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~10_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16]) # ((\MULT1|bancoRegister|registers[5][9]~q )))) # (!\MULT1|InstReg [15] & (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[4][9]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][9]~q ),
	.datad(\MULT1|bancoRegister|registers[4][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~10 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux22~10_combout  & ((\MULT1|bancoRegister|registers[7][9]~q ))) # (!\MULT1|bancoRegister|Mux22~10_combout  & (\MULT1|bancoRegister|registers[6][9]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux22~10_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][9]~q ),
	.datac(\MULT1|bancoRegister|registers[7][9]~q ),
	.datad(\MULT1|bancoRegister|Mux22~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~11 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N15
dffeas \MULT1|bancoRegister|registers[11][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N23
dffeas \MULT1|bancoRegister|registers[8][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N21
dffeas \MULT1|bancoRegister|registers[10][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][9]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][9]~q 
// ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[8][9]~q ),
	.datac(\MULT1|bancoRegister|registers[10][9]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~12 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N5
dffeas \MULT1|bancoRegister|registers[9][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~13_combout  = (\MULT1|bancoRegister|Mux22~12_combout  & ((\MULT1|bancoRegister|registers[11][9]~q ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux22~12_combout  & (((\MULT1|bancoRegister|registers[9][9]~q  & 
// \MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[11][9]~q ),
	.datab(\MULT1|bancoRegister|Mux22~12_combout ),
	.datac(\MULT1|bancoRegister|registers[9][9]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~13 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][9]~7 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][9]~7_combout  = !\MULT1|wDadoEscritaReg[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][9]~7 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[2][9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y27_N3
dffeas \MULT1|bancoRegister|registers[2][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][9]~7_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N31
dffeas \MULT1|bancoRegister|registers[1][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N11
dffeas \MULT1|bancoRegister|registers[3][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][9]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][9]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[1][9]~q ),
	.datac(\MULT1|bancoRegister|registers[3][9]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~14 .lut_mask = 16'hA088;
defparam \MULT1|bancoRegister|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~15_combout  = (\MULT1|bancoRegister|Mux22~14_combout ) # ((!\MULT1|InstReg [15] & (!\MULT1|bancoRegister|registers[2][9]~q  & \MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[2][9]~q ),
	.datac(\MULT1|bancoRegister|Mux22~14_combout ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~15 .lut_mask = 16'hF1F0;
defparam \MULT1|bancoRegister|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux22~13_combout )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux22~15_combout )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux22~13_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux22~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux22~16_combout  & (\MULT1|bancoRegister|Mux22~18_combout )) # (!\MULT1|bancoRegister|Mux22~16_combout  & ((\MULT1|bancoRegister|Mux22~11_combout ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux22~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux22~18_combout ),
	.datac(\MULT1|bancoRegister|Mux22~11_combout ),
	.datad(\MULT1|bancoRegister|Mux22~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][9]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][9]~feeder_combout  = \MULT1|wDadoEscritaReg[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][9]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N29
dffeas \MULT1|bancoRegister|registers[21][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|registers[29][9]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[29][9]~feeder_combout  = \MULT1|wDadoEscritaReg[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[29][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][9]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[29][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N29
dffeas \MULT1|bancoRegister|registers[29][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[29][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N3
dffeas \MULT1|bancoRegister|registers[17][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \MULT1|bancoRegister|registers[25][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~0_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[25][9]~q ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[17][9]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[17][9]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[25][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~0 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~1_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux22~0_combout  & ((\MULT1|bancoRegister|registers[29][9]~q ))) # (!\MULT1|bancoRegister|Mux22~0_combout  & (\MULT1|bancoRegister|registers[21][9]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux22~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[21][9]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[29][9]~q ),
	.datad(\MULT1|bancoRegister|Mux22~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~1 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N17
dffeas \MULT1|bancoRegister|registers[20][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N15
dffeas \MULT1|bancoRegister|registers[16][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[20][9]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[16][9]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[20][9]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[16][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~4 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N11
dffeas \MULT1|bancoRegister|registers[28][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N1
dffeas \MULT1|bancoRegister|registers[24][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~5_combout  = (\MULT1|bancoRegister|Mux22~4_combout  & ((\MULT1|bancoRegister|registers[28][9]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux22~4_combout  & (((\MULT1|bancoRegister|registers[24][9]~q  & 
// \MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux22~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][9]~q ),
	.datac(\MULT1|bancoRegister|registers[24][9]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N17
dffeas \MULT1|bancoRegister|registers[26][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N3
dffeas \MULT1|bancoRegister|registers[30][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N9
dffeas \MULT1|bancoRegister|registers[22][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N27
dffeas \MULT1|bancoRegister|registers[18][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~2_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[22][9]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[18][9]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][9]~q ),
	.datad(\MULT1|bancoRegister|registers[18][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~3_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux22~2_combout  & ((\MULT1|bancoRegister|registers[30][9]~q ))) # (!\MULT1|bancoRegister|Mux22~2_combout  & (\MULT1|bancoRegister|registers[26][9]~q )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux22~2_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[26][9]~q ),
	.datac(\MULT1|bancoRegister|registers[30][9]~q ),
	.datad(\MULT1|bancoRegister|Mux22~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~3 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux22~3_combout ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux22~5_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux22~5_combout ),
	.datac(\MULT1|bancoRegister|Mux22~3_combout ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~6 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N5
dffeas \MULT1|bancoRegister|registers[31][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N21
dffeas \MULT1|bancoRegister|registers[23][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N13
dffeas \MULT1|bancoRegister|registers[19][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][9]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][9]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][9]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][9]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux22~7_combout  & (\MULT1|bancoRegister|registers[31][9]~q )) # (!\MULT1|bancoRegister|Mux22~7_combout  & ((\MULT1|bancoRegister|registers[23][9]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux22~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[31][9]~q ),
	.datab(\MULT1|bancoRegister|registers[23][9]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux22~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~8 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux22~6_combout  & ((\MULT1|bancoRegister|Mux22~8_combout ))) # (!\MULT1|bancoRegister|Mux22~6_combout  & (\MULT1|bancoRegister|Mux22~1_combout )))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux22~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux22~1_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux22~6_combout ),
	.datad(\MULT1|bancoRegister|Mux22~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~9 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux22~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux22~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux22~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux22~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux22~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux22~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux22~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N21
dffeas \MULT1|A[9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux22~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[9] .is_wysiwyg = "true";
defparam \MULT1|A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneive_lcell_comb \MULT1|wEntrada1ULA[9]~80 (
// Equation(s):
// \MULT1|wEntrada1ULA[9]~80_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [9]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [9]))

	.dataa(\MULT1|A [9]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[9]~80_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[9]~80 .lut_mask = 16'hE2E2;
defparam \MULT1|wEntrada1ULA[9]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N5
dffeas \MULT1|PCBack[9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [9]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[9] .is_wysiwyg = "true";
defparam \MULT1|PCBack[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneive_lcell_comb \MULT1|wEntrada1ULA[9]~81 (
// Equation(s):
// \MULT1|wEntrada1ULA[9]~81_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[9]~80_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [9])))

	.dataa(\MULT1|wEntrada1ULA[9]~80_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [9]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[9]~81 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \MULT1|wPCNext[8]~7 (
// Equation(s):
// \MULT1|wPCNext[8]~7_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [8])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector23~combout )))

	.dataa(\MULT1|SaidaULA [8]),
	.datab(gnd),
	.datac(\MULT1|ula|Selector23~combout ),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[8]~7 .lut_mask = 16'hAAF0;
defparam \MULT1|wPCNext[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N1
dffeas \MULT1|PC[8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[8] .is_wysiwyg = "true";
defparam \MULT1|PC[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\MULT1|InstReg[31]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MULT1|B [26],\MULT1|B [25],\MULT1|B [24],\MULT1|B [23],\MULT1|B [22],\MULT1|B [21],\MULT1|B [20],\MULT1|B [19],\MULT1|B [18]}),
	.portaaddr({\MULT1|wEndereco[11]~9_combout ,\MULT1|wEndereco[10]~8_combout ,\MULT1|wEndereco[9]~7_combout ,\MULT1|wEndereco[8]~6_combout ,\MULT1|wEndereco[7]~5_combout ,\MULT1|wEndereco[6]~4_combout ,\MULT1|wEndereco[5]~3_combout ,\MULT1|wEndereco[4]~2_combout ,
\MULT1|wEndereco[3]~1_combout ,\MULT1|wEndereco[2]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]}),
	.portbaddr({\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus ),
	.portbdataout(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .clk0_output_clock_enable = "ena0";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_offset_in_bits = 1;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .data_interleave_width_in_bits = 1;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file = "de1_text.mif";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .init_file_layout = "port_a";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .logical_ram_name = "Multiciclo:MULT1|ramI:MemC|altsyncram:altsyncram_component|altsyncram_r5l1:auto_generated|altsyncram_keb2:altsyncram1|ALTSYNCRAM";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .operation_mode = "bidir_dual_port";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_address_width = 10;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_byte_enable_clock = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_out_clock = "clock0";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_data_width = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_address = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_first_bit_number = 18;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_last_address = 1023;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_depth = 1024;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_logical_ram_width = 32;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_address_width = 10;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_in_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_out_clock = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_data_width = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_address = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_first_bit_number = 18;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_last_address = 1023;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_depth = 1024;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_logical_ram_width = 32;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_read_enable_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .port_b_write_enable_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .ram_block_type = "M9K";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a18 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00300C05038180C05100280A0F00838;
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N20
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [26]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [27]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .lut_mask = 16'hCCF0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N21
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N26
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [25]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [26]),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .lut_mask = 16'hAACC;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N27
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N16
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [24]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [25]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .lut_mask = 16'hCCF0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N17
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N30
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [23]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [24]),
	.datac(gnd),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .lut_mask = 16'hAACC;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N31
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N4
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [22]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [23]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .lut_mask = 16'hCCF0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N5
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N2
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [22]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [21]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .lut_mask = 16'hFC30;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N3
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N24
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [20]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [21]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .lut_mask = 16'hF3C0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N25
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N22
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hF3C0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N23
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N18
cycloneive_lcell_comb \MULT1|wEntrada2ULA[5]~72 (
// Equation(s):
// \MULT1|wEntrada2ULA[5]~72_combout  = (\MULT1|wEntrada2ULA[0]~25_combout  & (\MULT1|wEntrada2ULA[5]~38_combout  & ((\MULT1|InstReg [25])))) # (!\MULT1|wEntrada2ULA[0]~25_combout  & ((\MULT1|B [5]) # ((\MULT1|wEntrada2ULA[5]~38_combout  & \MULT1|InstReg 
// [25]))))

	.dataa(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datab(\MULT1|wEntrada2ULA[5]~38_combout ),
	.datac(\MULT1|B [5]),
	.datad(\MULT1|InstReg [25]),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[5]~72 .lut_mask = 16'hDC50;
defparam \MULT1|wEntrada2ULA[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N25
dffeas \MULT1|bancoRegister|registers[31][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N7
dffeas \MULT1|bancoRegister|registers[27][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N25
dffeas \MULT1|bancoRegister|registers[19][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~7_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[27][5]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[19][5]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][5]~q ),
	.datad(\MULT1|bancoRegister|registers[19][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N13
dffeas \MULT1|bancoRegister|registers[23][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux26~7_combout  & (\MULT1|bancoRegister|registers[31][5]~q )) # (!\MULT1|bancoRegister|Mux26~7_combout  & ((\MULT1|bancoRegister|registers[23][5]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux26~7_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[31][5]~q ),
	.datac(\MULT1|bancoRegister|Mux26~7_combout ),
	.datad(\MULT1|bancoRegister|registers[23][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~8 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N1
dffeas \MULT1|bancoRegister|registers[22][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N15
dffeas \MULT1|bancoRegister|registers[18][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~2_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[22][5]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[18][5]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][5]~q ),
	.datad(\MULT1|bancoRegister|registers[18][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N23
dffeas \MULT1|bancoRegister|registers[30][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N25
dffeas \MULT1|bancoRegister|registers[26][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~3_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux26~2_combout  & (\MULT1|bancoRegister|registers[30][5]~q )) # (!\MULT1|bancoRegister|Mux26~2_combout  & ((\MULT1|bancoRegister|registers[26][5]~q ))))) # 
// (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux26~2_combout ))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux26~2_combout ),
	.datac(\MULT1|bancoRegister|registers[30][5]~q ),
	.datad(\MULT1|bancoRegister|registers[26][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~3 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N3
dffeas \MULT1|bancoRegister|registers[28][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N23
dffeas \MULT1|bancoRegister|registers[24][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N9
dffeas \MULT1|bancoRegister|registers[20][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N1
dffeas \MULT1|bancoRegister|registers[16][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[20][5]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[16][5]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[20][5]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[16][5]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~4 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~5_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux26~4_combout  & (\MULT1|bancoRegister|registers[28][5]~q )) # (!\MULT1|bancoRegister|Mux26~4_combout  & ((\MULT1|bancoRegister|registers[24][5]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux26~4_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[28][5]~q ),
	.datac(\MULT1|bancoRegister|registers[24][5]~q ),
	.datad(\MULT1|bancoRegister|Mux26~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux26~3_combout )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux26~5_combout )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux26~3_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux26~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~6 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N15
dffeas \MULT1|bancoRegister|registers[17][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y28_N17
dffeas \MULT1|bancoRegister|registers[25][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~0_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[25][5]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[17][5]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[17][5]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][5]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~0 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y28_N29
dffeas \MULT1|bancoRegister|registers[29][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][5]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][5]~feeder_combout  = \MULT1|wDadoEscritaReg[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][5]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N17
dffeas \MULT1|bancoRegister|registers[21][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~1_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux26~0_combout  & (\MULT1|bancoRegister|registers[29][5]~q )) # (!\MULT1|bancoRegister|Mux26~0_combout  & ((\MULT1|bancoRegister|registers[21][5]~q ))))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux26~0_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux26~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][5]~q ),
	.datad(\MULT1|bancoRegister|registers[21][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux26~6_combout  & (\MULT1|bancoRegister|Mux26~8_combout )) # (!\MULT1|bancoRegister|Mux26~6_combout  & ((\MULT1|bancoRegister|Mux26~1_combout ))))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux26~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux26~8_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux26~6_combout ),
	.datad(\MULT1|bancoRegister|Mux26~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~9 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \MULT1|bancoRegister|registers[15][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N19
dffeas \MULT1|bancoRegister|registers[13][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N13
dffeas \MULT1|bancoRegister|registers[12][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~17_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[13][5]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[12][5]~q )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[13][5]~q ),
	.datad(\MULT1|bancoRegister|registers[12][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux26~17_combout  & ((\MULT1|bancoRegister|registers[15][5]~q ))) # (!\MULT1|bancoRegister|Mux26~17_combout  & (\MULT1|bancoRegister|registers[14][5]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux26~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][5]~q ),
	.datab(\MULT1|bancoRegister|registers[15][5]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux26~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~18 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N11
dffeas \MULT1|bancoRegister|registers[7][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N19
dffeas \MULT1|bancoRegister|registers[6][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N21
dffeas \MULT1|bancoRegister|registers[5][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N7
dffeas \MULT1|bancoRegister|registers[4][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~10_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[5][5]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[4][5]~q )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][5]~q ),
	.datad(\MULT1|bancoRegister|registers[4][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~10 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux26~10_combout  & (\MULT1|bancoRegister|registers[7][5]~q )) # (!\MULT1|bancoRegister|Mux26~10_combout  & ((\MULT1|bancoRegister|registers[6][5]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux26~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][5]~q ),
	.datab(\MULT1|bancoRegister|registers[6][5]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux26~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~11 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N11
dffeas \MULT1|bancoRegister|registers[3][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N21
dffeas \MULT1|bancoRegister|registers[1][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][5]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][5]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][5]~q ),
	.datab(\MULT1|bancoRegister|registers[1][5]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~14 .lut_mask = 16'hA0C0;
defparam \MULT1|bancoRegister|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][5]~3 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][5]~3_combout  = !\MULT1|wDadoEscritaReg[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][5]~3 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[2][5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N29
dffeas \MULT1|bancoRegister|registers[2][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][5]~3_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~15_combout  = (\MULT1|bancoRegister|Mux26~14_combout ) # ((!\MULT1|bancoRegister|registers[2][5]~q  & (!\MULT1|InstReg [15] & \MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|Mux26~14_combout ),
	.datab(\MULT1|bancoRegister|registers[2][5]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~15 .lut_mask = 16'hABAA;
defparam \MULT1|bancoRegister|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N13
dffeas \MULT1|bancoRegister|registers[11][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N11
dffeas \MULT1|bancoRegister|registers[9][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N29
dffeas \MULT1|bancoRegister|registers[8][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N27
dffeas \MULT1|bancoRegister|registers[10][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][5]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][5]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[8][5]~q ),
	.datac(\MULT1|bancoRegister|registers[10][5]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~12 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~13_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux26~12_combout  & (\MULT1|bancoRegister|registers[11][5]~q )) # (!\MULT1|bancoRegister|Mux26~12_combout  & ((\MULT1|bancoRegister|registers[9][5]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux26~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[11][5]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[9][5]~q ),
	.datad(\MULT1|bancoRegister|Mux26~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~16_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux26~13_combout ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux26~15_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|Mux26~15_combout ),
	.datad(\MULT1|bancoRegister|Mux26~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~16 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux26~16_combout  & (\MULT1|bancoRegister|Mux26~18_combout )) # (!\MULT1|bancoRegister|Mux26~16_combout  & ((\MULT1|bancoRegister|Mux26~11_combout ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux26~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux26~18_combout ),
	.datac(\MULT1|bancoRegister|Mux26~11_combout ),
	.datad(\MULT1|bancoRegister|Mux26~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux26~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux26~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux26~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux26~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux26~9_combout ),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux26~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux26~20 .lut_mask = 16'hCFC0;
defparam \MULT1|bancoRegister|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y29_N25
dffeas \MULT1|A[5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux26~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[5] .is_wysiwyg = "true";
defparam \MULT1|A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \MULT1|wPCNext[5]~4 (
// Equation(s):
// \MULT1|wPCNext[5]~4_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [5]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector26~combout ))

	.dataa(gnd),
	.datab(\MULT1|ula|Selector26~combout ),
	.datac(\MULT1|SaidaULA [5]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[5]~4 .lut_mask = 16'hF0CC;
defparam \MULT1|wPCNext[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N27
dffeas \MULT1|PC[5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[5]~4_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[5] .is_wysiwyg = "true";
defparam \MULT1|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneive_lcell_comb \MULT1|wEntrada1ULA[5]~88 (
// Equation(s):
// \MULT1|wEntrada1ULA[5]~88_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [5]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [5]))

	.dataa(\MULT1|A [5]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[5]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[5]~88 .lut_mask = 16'hE2E2;
defparam \MULT1|wEntrada1ULA[5]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N9
dffeas \MULT1|PCBack[5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [5]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[5] .is_wysiwyg = "true";
defparam \MULT1|PCBack[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneive_lcell_comb \MULT1|wEntrada1ULA[5]~89 (
// Equation(s):
// \MULT1|wEntrada1ULA[5]~89_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[5]~88_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [5])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[5]~88_combout ),
	.datac(\MULT1|PCBack [5]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[5]~89_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[5]~89 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[5]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \MULT1|wEntrada2ULA[4]~76 (
// Equation(s):
// \MULT1|wEntrada2ULA[4]~76_combout  = (\MULT1|Equal5~0_combout  & (\MULT1|InstReg [24] & \MULT1|wEntrada2ULA[4]~75_combout ))

	.dataa(\MULT1|Equal5~0_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [24]),
	.datad(\MULT1|wEntrada2ULA[4]~75_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[4]~76_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[4]~76 .lut_mask = 16'hA000;
defparam \MULT1|wEntrada2ULA[4]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \MULT1|wEntrada2ULA[4]~73 (
// Equation(s):
// \MULT1|wEntrada2ULA[4]~73_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_ADDI~q  & (\MULT1|controle_multiciclo|WideOr0~0_combout  & (\MULT1|B [4] & !\MULT1|controle_multiciclo|pr_state.ST_JALR~q )))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ),
	.datab(\MULT1|controle_multiciclo|WideOr0~0_combout ),
	.datac(\MULT1|B [4]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[4]~73 .lut_mask = 16'h0040;
defparam \MULT1|wEntrada2ULA[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \MULT1|wEntrada2ULA[4]~78 (
// Equation(s):
// \MULT1|wEntrada2ULA[4]~78_combout  = (\MULT1|wEntrada2ULA[4]~76_combout ) # ((\MULT1|wEntrada2ULA[4]~73_combout ) # ((\MULT1|wEntrada2ULA[4]~77_combout  & \MULT1|InstReg [11])))

	.dataa(\MULT1|wEntrada2ULA[4]~76_combout ),
	.datab(\MULT1|wEntrada2ULA[4]~77_combout ),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|wEntrada2ULA[4]~73_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[4]~78 .lut_mask = 16'hFFEA;
defparam \MULT1|wEntrada2ULA[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N9
dffeas \MULT1|bancoRegister|registers[14][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N29
dffeas \MULT1|bancoRegister|registers[13][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N17
dffeas \MULT1|bancoRegister|registers[12][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[13][2]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[12][2]~q 
// )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[13][2]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[12][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~17 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N1
dffeas \MULT1|bancoRegister|registers[15][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux29~17_combout  & ((\MULT1|bancoRegister|registers[15][2]~q ))) # (!\MULT1|bancoRegister|Mux29~17_combout  & (\MULT1|bancoRegister|registers[14][2]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux29~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][2]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|Mux29~17_combout ),
	.datad(\MULT1|bancoRegister|registers[15][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~18 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N31
dffeas \MULT1|bancoRegister|registers[10][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N29
dffeas \MULT1|bancoRegister|registers[8][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~10_combout  = (\MULT1|InstReg [15] & (\MULT1|InstReg [16])) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[10][2]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[8][2]~q )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][2]~q ),
	.datad(\MULT1|bancoRegister|registers[8][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~10 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N13
dffeas \MULT1|bancoRegister|registers[9][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~11_combout  = (\MULT1|bancoRegister|Mux29~10_combout  & ((\MULT1|bancoRegister|registers[11][2]~q ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux29~10_combout  & (((\MULT1|bancoRegister|registers[9][2]~q  & 
// \MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux29~10_combout ),
	.datab(\MULT1|bancoRegister|registers[11][2]~q ),
	.datac(\MULT1|bancoRegister|registers[9][2]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~11 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][2]~0 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][2]~0_combout  = !\MULT1|wDadoEscritaReg[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][2]~0 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[2][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N27
dffeas \MULT1|bancoRegister|registers[2][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][2]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N21
dffeas \MULT1|bancoRegister|registers[1][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N11
dffeas \MULT1|bancoRegister|registers[3][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][2]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][2]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[1][2]~q ),
	.datad(\MULT1|bancoRegister|registers[3][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~15_combout  = (\MULT1|bancoRegister|Mux29~14_combout ) # ((\MULT1|InstReg [16] & (!\MULT1|bancoRegister|registers[2][2]~q  & !\MULT1|InstReg [15])))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[2][2]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux29~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~15 .lut_mask = 16'hFF02;
defparam \MULT1|bancoRegister|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N9
dffeas \MULT1|bancoRegister|registers[6][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y26_N27
dffeas \MULT1|bancoRegister|registers[7][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N15
dffeas \MULT1|bancoRegister|registers[5][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N31
dffeas \MULT1|bancoRegister|registers[4][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~12_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[5][2]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[4][2]~q )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][2]~q ),
	.datad(\MULT1|bancoRegister|registers[4][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~12 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux29~12_combout  & ((\MULT1|bancoRegister|registers[7][2]~q ))) # (!\MULT1|bancoRegister|Mux29~12_combout  & (\MULT1|bancoRegister|registers[6][2]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux29~12_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][2]~q ),
	.datac(\MULT1|bancoRegister|registers[7][2]~q ),
	.datad(\MULT1|bancoRegister|Mux29~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~13 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18]) # (\MULT1|bancoRegister|Mux29~13_combout )))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux29~15_combout  & (!\MULT1|InstReg [18])))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux29~15_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux29~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~16 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~19_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux29~16_combout  & (\MULT1|bancoRegister|Mux29~18_combout )) # (!\MULT1|bancoRegister|Mux29~16_combout  & ((\MULT1|bancoRegister|Mux29~11_combout ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux29~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux29~18_combout ),
	.datab(\MULT1|bancoRegister|Mux29~11_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux29~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~19 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N25
dffeas \MULT1|bancoRegister|registers[29][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N29
dffeas \MULT1|bancoRegister|registers[25][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N29
dffeas \MULT1|bancoRegister|registers[17][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N15
dffeas \MULT1|bancoRegister|registers[21][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~0_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[21][2]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[17][2]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[17][2]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[21][2]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~0 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~1_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux29~0_combout  & (\MULT1|bancoRegister|registers[29][2]~q )) # (!\MULT1|bancoRegister|Mux29~0_combout  & ((\MULT1|bancoRegister|registers[25][2]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux29~0_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[29][2]~q ),
	.datac(\MULT1|bancoRegister|registers[25][2]~q ),
	.datad(\MULT1|bancoRegister|Mux29~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~1 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N9
dffeas \MULT1|bancoRegister|registers[16][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N25
dffeas \MULT1|bancoRegister|registers[24][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~4_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[24][2]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[16][2]~q )))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[16][2]~q ),
	.datad(\MULT1|bancoRegister|registers[24][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N21
dffeas \MULT1|bancoRegister|registers[20][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N7
dffeas \MULT1|bancoRegister|registers[28][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~5_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux29~4_combout  & ((\MULT1|bancoRegister|registers[28][2]~q ))) # (!\MULT1|bancoRegister|Mux29~4_combout  & (\MULT1|bancoRegister|registers[20][2]~q )))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux29~4_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux29~4_combout ),
	.datac(\MULT1|bancoRegister|registers[20][2]~q ),
	.datad(\MULT1|bancoRegister|registers[28][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N17
dffeas \MULT1|bancoRegister|registers[30][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N31
dffeas \MULT1|bancoRegister|registers[22][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N3
dffeas \MULT1|bancoRegister|registers[26][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N19
dffeas \MULT1|bancoRegister|registers[18][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[26][2]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[18][2]~q  & !\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[26][2]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[18][2]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~2 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~3_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux29~2_combout  & (\MULT1|bancoRegister|registers[30][2]~q )) # (!\MULT1|bancoRegister|Mux29~2_combout  & ((\MULT1|bancoRegister|registers[22][2]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux29~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][2]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][2]~q ),
	.datad(\MULT1|bancoRegister|Mux29~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~6_combout  = (\MULT1|InstReg [16] & ((\MULT1|InstReg [15]) # ((\MULT1|bancoRegister|Mux29~3_combout )))) # (!\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|Mux29~5_combout )))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux29~5_combout ),
	.datad(\MULT1|bancoRegister|Mux29~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~6 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N31
dffeas \MULT1|bancoRegister|registers[27][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N17
dffeas \MULT1|bancoRegister|registers[31][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|registers[23][2]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[23][2]~feeder_combout  = \MULT1|wDadoEscritaReg[2]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][2]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N7
dffeas \MULT1|bancoRegister|registers[23][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N5
dffeas \MULT1|bancoRegister|registers[19][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~7_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[23][2]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[19][2]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[23][2]~q ),
	.datad(\MULT1|bancoRegister|registers[19][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~8_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux29~7_combout  & ((\MULT1|bancoRegister|registers[31][2]~q ))) # (!\MULT1|bancoRegister|Mux29~7_combout  & (\MULT1|bancoRegister|registers[27][2]~q )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux29~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[27][2]~q ),
	.datab(\MULT1|bancoRegister|registers[31][2]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux29~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~8 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~9_combout  = (\MULT1|bancoRegister|Mux29~6_combout  & (((\MULT1|bancoRegister|Mux29~8_combout ) # (!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux29~6_combout  & (\MULT1|bancoRegister|Mux29~1_combout  & ((\MULT1|InstReg 
// [15]))))

	.dataa(\MULT1|bancoRegister|Mux29~1_combout ),
	.datab(\MULT1|bancoRegister|Mux29~6_combout ),
	.datac(\MULT1|bancoRegister|Mux29~8_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~9 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux29~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux29~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux29~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux29~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux29~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux29~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux29~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N19
dffeas \MULT1|A[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux29~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[2] .is_wysiwyg = "true";
defparam \MULT1|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N10
cycloneive_lcell_comb \MULT1|wEntrada1ULA[2]~94 (
// Equation(s):
// \MULT1|wEntrada1ULA[2]~94_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [2]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [2]))

	.dataa(gnd),
	.datab(\MULT1|A [2]),
	.datac(\MULT1|PC [2]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[2]~94 .lut_mask = 16'hF0CC;
defparam \MULT1|wEntrada1ULA[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N29
dffeas \MULT1|PCBack[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [2]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[2] .is_wysiwyg = "true";
defparam \MULT1|PCBack[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N28
cycloneive_lcell_comb \MULT1|wEntrada1ULA[2]~95 (
// Equation(s):
// \MULT1|wEntrada1ULA[2]~95_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[2]~94_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [2])))

	.dataa(\MULT1|wEntrada1ULA[2]~94_combout ),
	.datab(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datac(\MULT1|PCBack [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[2]~95_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[2]~95 .lut_mask = 16'hB8B8;
defparam \MULT1|wEntrada1ULA[2]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \MULT1|wEntrada2ULA[1]~87 (
// Equation(s):
// \MULT1|wEntrada2ULA[1]~87_combout  = (\MULT1|Equal5~0_combout  & (\MULT1|InstReg [21] & \MULT1|wEntrada2ULA[4]~75_combout ))

	.dataa(\MULT1|Equal5~0_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(gnd),
	.datad(\MULT1|wEntrada2ULA[4]~75_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[1]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[1]~87 .lut_mask = 16'h8800;
defparam \MULT1|wEntrada2ULA[1]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \MULT1|wEntrada2ULA[1]~86 (
// Equation(s):
// \MULT1|wEntrada2ULA[1]~86_combout  = (\MULT1|B [1] & (\MULT1|controle_multiciclo|WideOr0~0_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_ADDI~q  & !\MULT1|controle_multiciclo|pr_state.ST_JALR~q )))

	.dataa(\MULT1|B [1]),
	.datab(\MULT1|controle_multiciclo|WideOr0~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[1]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[1]~86 .lut_mask = 16'h0008;
defparam \MULT1|wEntrada2ULA[1]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \MULT1|wEntrada2ULA[1]~88 (
// Equation(s):
// \MULT1|wEntrada2ULA[1]~88_combout  = (\MULT1|wEntrada2ULA[1]~87_combout ) # ((\MULT1|wEntrada2ULA[1]~86_combout ) # ((\MULT1|wEntrada2ULA[4]~77_combout  & \MULT1|InstReg [8])))

	.dataa(\MULT1|wEntrada2ULA[1]~87_combout ),
	.datab(\MULT1|wEntrada2ULA[4]~77_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|wEntrada2ULA[1]~86_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[1]~88_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[1]~88 .lut_mask = 16'hFFEA;
defparam \MULT1|wEntrada2ULA[1]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N3
dffeas \MULT1|bancoRegister|registers[10][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N1
dffeas \MULT1|bancoRegister|registers[8][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~10_combout  = (\MULT1|InstReg [15] & (\MULT1|InstReg [16])) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[10][0]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[8][0]~q )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][0]~q ),
	.datad(\MULT1|bancoRegister|registers[8][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~10 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y28_N9
dffeas \MULT1|bancoRegister|registers[9][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N17
dffeas \MULT1|bancoRegister|registers[11][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~11_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux31~10_combout  & ((\MULT1|bancoRegister|registers[11][0]~q ))) # (!\MULT1|bancoRegister|Mux31~10_combout  & (\MULT1|bancoRegister|registers[9][0]~q )))) # 
// (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|Mux31~10_combout ))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux31~10_combout ),
	.datac(\MULT1|bancoRegister|registers[9][0]~q ),
	.datad(\MULT1|bancoRegister|registers[11][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~11 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N21
dffeas \MULT1|bancoRegister|registers[15][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N3
dffeas \MULT1|bancoRegister|registers[13][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N7
dffeas \MULT1|bancoRegister|registers[12][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~17_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][0]~q ) # ((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[12][0]~q  & !\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[13][0]~q ),
	.datac(\MULT1|bancoRegister|registers[12][0]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~17 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y28_N1
dffeas \MULT1|bancoRegister|registers[14][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux31~17_combout  & (\MULT1|bancoRegister|registers[15][0]~q )) # (!\MULT1|bancoRegister|Mux31~17_combout  & ((\MULT1|bancoRegister|registers[14][0]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux31~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][0]~q ),
	.datac(\MULT1|bancoRegister|Mux31~17_combout ),
	.datad(\MULT1|bancoRegister|registers[14][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~18 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N5
dffeas \MULT1|bancoRegister|registers[2][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N19
dffeas \MULT1|bancoRegister|registers[1][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N9
dffeas \MULT1|bancoRegister|registers[3][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][0]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][0]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[1][0]~q ),
	.datad(\MULT1|bancoRegister|registers[3][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~15_combout  = (\MULT1|bancoRegister|Mux31~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[2][0]~q  & \MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[2][0]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux31~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~15 .lut_mask = 16'hFF40;
defparam \MULT1|bancoRegister|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N25
dffeas \MULT1|bancoRegister|registers[5][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N25
dffeas \MULT1|bancoRegister|registers[4][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~12_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[5][0]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[4][0]~q )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][0]~q ),
	.datad(\MULT1|bancoRegister|registers[4][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~12 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|registers[7][0]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[7][0]~feeder_combout  = \MULT1|wDadoEscritaReg[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][0]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \MULT1|bancoRegister|registers[7][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|registers[6][0]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[6][0]~feeder_combout  = \MULT1|wDadoEscritaReg[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[6][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][0]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[6][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \MULT1|bancoRegister|registers[6][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux31~12_combout  & (\MULT1|bancoRegister|registers[7][0]~q )) # (!\MULT1|bancoRegister|Mux31~12_combout  & ((\MULT1|bancoRegister|registers[6][0]~q ))))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux31~12_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux31~12_combout ),
	.datac(\MULT1|bancoRegister|registers[7][0]~q ),
	.datad(\MULT1|bancoRegister|registers[6][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~13 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~16_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux31~13_combout ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux31~15_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux31~15_combout ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux31~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~16 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~19_combout  = (\MULT1|bancoRegister|Mux31~16_combout  & (((\MULT1|bancoRegister|Mux31~18_combout ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux31~16_combout  & (\MULT1|bancoRegister|Mux31~11_combout  & 
// ((\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux31~11_combout ),
	.datab(\MULT1|bancoRegister|Mux31~18_combout ),
	.datac(\MULT1|bancoRegister|Mux31~16_combout ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~19 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N9
dffeas \MULT1|bancoRegister|registers[19][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N1
dffeas \MULT1|bancoRegister|registers[23][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[23][0]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][0]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[19][0]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[23][0]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~7 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N9
dffeas \MULT1|bancoRegister|registers[31][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~8_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux31~7_combout  & ((\MULT1|bancoRegister|registers[31][0]~q ))) # (!\MULT1|bancoRegister|Mux31~7_combout  & (\MULT1|bancoRegister|registers[27][0]~q )))) # 
// (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux31~7_combout ))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux31~7_combout ),
	.datac(\MULT1|bancoRegister|registers[27][0]~q ),
	.datad(\MULT1|bancoRegister|registers[31][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~8 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N11
dffeas \MULT1|bancoRegister|registers[28][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y27_N25
dffeas \MULT1|bancoRegister|registers[20][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N13
dffeas \MULT1|bancoRegister|registers[16][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y27_N11
dffeas \MULT1|bancoRegister|registers[24][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17]) # (\MULT1|bancoRegister|registers[24][0]~q )))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[16][0]~q  & (!\MULT1|InstReg [17])))

	.dataa(\MULT1|bancoRegister|registers[16][0]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[24][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~4 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~5_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux31~4_combout  & (\MULT1|bancoRegister|registers[28][0]~q )) # (!\MULT1|bancoRegister|Mux31~4_combout  & ((\MULT1|bancoRegister|registers[20][0]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux31~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][0]~q ),
	.datab(\MULT1|bancoRegister|registers[20][0]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux31~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~5 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N11
dffeas \MULT1|bancoRegister|registers[30][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \MULT1|bancoRegister|registers[18][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N9
dffeas \MULT1|bancoRegister|registers[26][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[26][0]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][0]~q )))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][0]~q ),
	.datad(\MULT1|bancoRegister|registers[26][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N9
dffeas \MULT1|bancoRegister|registers[22][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~3_combout  = (\MULT1|bancoRegister|Mux31~2_combout  & ((\MULT1|bancoRegister|registers[30][0]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux31~2_combout  & (((\MULT1|bancoRegister|registers[22][0]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[30][0]~q ),
	.datab(\MULT1|bancoRegister|Mux31~2_combout ),
	.datac(\MULT1|bancoRegister|registers[22][0]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux31~3_combout ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux31~5_combout ))))

	.dataa(\MULT1|bancoRegister|Mux31~5_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux31~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~6 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N1
dffeas \MULT1|bancoRegister|registers[21][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|registers[17][0]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[17][0]~feeder_combout  = \MULT1|wDadoEscritaReg[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[17][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][0]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[17][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N27
dffeas \MULT1|bancoRegister|registers[17][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~0_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[21][0]~q ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[17][0]~q  & !\MULT1|InstReg [18]))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[21][0]~q ),
	.datac(\MULT1|bancoRegister|registers[17][0]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~0 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[25][0]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[25][0]~feeder_combout  = \MULT1|wDadoEscritaReg[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][0]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N25
dffeas \MULT1|bancoRegister|registers[25][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[25][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N21
dffeas \MULT1|bancoRegister|registers[29][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~1_combout  = (\MULT1|bancoRegister|Mux31~0_combout  & (((\MULT1|bancoRegister|registers[29][0]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux31~0_combout  & (\MULT1|bancoRegister|registers[25][0]~q  & 
// ((\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux31~0_combout ),
	.datab(\MULT1|bancoRegister|registers[25][0]~q ),
	.datac(\MULT1|bancoRegister|registers[29][0]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~1 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux31~6_combout  & (\MULT1|bancoRegister|Mux31~8_combout )) # (!\MULT1|bancoRegister|Mux31~6_combout  & ((\MULT1|bancoRegister|Mux31~1_combout ))))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux31~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux31~8_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux31~6_combout ),
	.datad(\MULT1|bancoRegister|Mux31~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~9 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux31~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux31~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux31~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux31~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux31~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux31~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux31~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N23
dffeas \MULT1|A[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux31~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[0] .is_wysiwyg = "true";
defparam \MULT1|A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N12
cycloneive_lcell_comb \MULT1|wEntrada1ULA[0]~33 (
// Equation(s):
// \MULT1|wEntrada1ULA[0]~33_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [0])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [0])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [0]),
	.datad(\MULT1|A [0]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[0]~33 .lut_mask = 16'hF3C0;
defparam \MULT1|wEntrada1ULA[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N1
dffeas \MULT1|PCBack[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [0]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[0] .is_wysiwyg = "true";
defparam \MULT1|PCBack[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N0
cycloneive_lcell_comb \MULT1|wEntrada1ULA[0]~35 (
// Equation(s):
// \MULT1|wEntrada1ULA[0]~35_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[0]~33_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [0])))

	.dataa(\MULT1|wEntrada1ULA[0]~33_combout ),
	.datab(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datac(\MULT1|PCBack [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[0]~35 .lut_mask = 16'hB8B8;
defparam \MULT1|wEntrada1ULA[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N0
cycloneive_lcell_comb \MULT1|ula|Add0~0 (
// Equation(s):
// \MULT1|ula|Add0~0_combout  = (\MULT1|wEntrada2ULA[0]~29_combout  & (\MULT1|wEntrada1ULA[0]~35_combout  $ (VCC))) # (!\MULT1|wEntrada2ULA[0]~29_combout  & (\MULT1|wEntrada1ULA[0]~35_combout  & VCC))
// \MULT1|ula|Add0~1  = CARRY((\MULT1|wEntrada2ULA[0]~29_combout  & \MULT1|wEntrada1ULA[0]~35_combout ))

	.dataa(\MULT1|wEntrada2ULA[0]~29_combout ),
	.datab(\MULT1|wEntrada1ULA[0]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT1|ula|Add0~0_combout ),
	.cout(\MULT1|ula|Add0~1 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~0 .lut_mask = 16'h6688;
defparam \MULT1|ula|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N2
cycloneive_lcell_comb \MULT1|ula|Add0~2 (
// Equation(s):
// \MULT1|ula|Add0~2_combout  = (\MULT1|wEntrada2ULA[1]~88_combout  & ((\MULT1|wEntrada1ULA[1]~97_combout  & (\MULT1|ula|Add0~1  & VCC)) # (!\MULT1|wEntrada1ULA[1]~97_combout  & (!\MULT1|ula|Add0~1 )))) # (!\MULT1|wEntrada2ULA[1]~88_combout  & 
// ((\MULT1|wEntrada1ULA[1]~97_combout  & (!\MULT1|ula|Add0~1 )) # (!\MULT1|wEntrada1ULA[1]~97_combout  & ((\MULT1|ula|Add0~1 ) # (GND)))))
// \MULT1|ula|Add0~3  = CARRY((\MULT1|wEntrada2ULA[1]~88_combout  & (!\MULT1|wEntrada1ULA[1]~97_combout  & !\MULT1|ula|Add0~1 )) # (!\MULT1|wEntrada2ULA[1]~88_combout  & ((!\MULT1|ula|Add0~1 ) # (!\MULT1|wEntrada1ULA[1]~97_combout ))))

	.dataa(\MULT1|wEntrada2ULA[1]~88_combout ),
	.datab(\MULT1|wEntrada1ULA[1]~97_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~1 ),
	.combout(\MULT1|ula|Add0~2_combout ),
	.cout(\MULT1|ula|Add0~3 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~2 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N4
cycloneive_lcell_comb \MULT1|ula|Selector30~4 (
// Equation(s):
// \MULT1|ula|Selector30~4_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~2_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|ula|Add0~2_combout ),
	.datac(\MULT1|aluControl|WideOr0~6_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector30~4 .lut_mask = 16'h0444;
defparam \MULT1|ula|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N0
cycloneive_lcell_comb \MULT1|ula|Add1~0 (
// Equation(s):
// \MULT1|ula|Add1~0_combout  = (\MULT1|wEntrada2ULA[0]~29_combout  & (\MULT1|wEntrada1ULA[0]~35_combout  $ (VCC))) # (!\MULT1|wEntrada2ULA[0]~29_combout  & ((\MULT1|wEntrada1ULA[0]~35_combout ) # (GND)))
// \MULT1|ula|Add1~1  = CARRY((\MULT1|wEntrada1ULA[0]~35_combout ) # (!\MULT1|wEntrada2ULA[0]~29_combout ))

	.dataa(\MULT1|wEntrada2ULA[0]~29_combout ),
	.datab(\MULT1|wEntrada1ULA[0]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT1|ula|Add1~0_combout ),
	.cout(\MULT1|ula|Add1~1 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~0 .lut_mask = 16'h66DD;
defparam \MULT1|ula|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N2
cycloneive_lcell_comb \MULT1|ula|Add1~2 (
// Equation(s):
// \MULT1|ula|Add1~2_combout  = (\MULT1|wEntrada1ULA[1]~97_combout  & ((\MULT1|wEntrada2ULA[1]~88_combout  & (!\MULT1|ula|Add1~1 )) # (!\MULT1|wEntrada2ULA[1]~88_combout  & (\MULT1|ula|Add1~1  & VCC)))) # (!\MULT1|wEntrada1ULA[1]~97_combout  & 
// ((\MULT1|wEntrada2ULA[1]~88_combout  & ((\MULT1|ula|Add1~1 ) # (GND))) # (!\MULT1|wEntrada2ULA[1]~88_combout  & (!\MULT1|ula|Add1~1 ))))
// \MULT1|ula|Add1~3  = CARRY((\MULT1|wEntrada1ULA[1]~97_combout  & (\MULT1|wEntrada2ULA[1]~88_combout  & !\MULT1|ula|Add1~1 )) # (!\MULT1|wEntrada1ULA[1]~97_combout  & ((\MULT1|wEntrada2ULA[1]~88_combout ) # (!\MULT1|ula|Add1~1 ))))

	.dataa(\MULT1|wEntrada1ULA[1]~97_combout ),
	.datab(\MULT1|wEntrada2ULA[1]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~1 ),
	.combout(\MULT1|ula|Add1~2_combout ),
	.cout(\MULT1|ula|Add1~3 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~2 .lut_mask = 16'h694D;
defparam \MULT1|ula|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N28
cycloneive_lcell_comb \MULT1|ula|Selector30~5 (
// Equation(s):
// \MULT1|ula|Selector30~5_combout  = (\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector30~1_combout  & \MULT1|ula|Add1~2_combout )))) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector30~4_combout ) # ((!\MULT1|ula|Selector30~1_combout 
// ))))

	.dataa(\MULT1|ula|Selector30~4_combout ),
	.datab(\MULT1|ula|Selector30~2_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Add1~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector30~5 .lut_mask = 16'hE323;
defparam \MULT1|ula|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N18
cycloneive_lcell_comb \MULT1|ula|Selector30 (
// Equation(s):
// \MULT1|ula|Selector30~combout  = (\MULT1|ula|Selector30~5_combout  & (((\MULT1|wEntrada2ULA[1]~88_combout  & \MULT1|wEntrada1ULA[1]~97_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector30~5_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada2ULA[1]~88_combout ) # (\MULT1|wEntrada1ULA[1]~97_combout ))))

	.dataa(\MULT1|wEntrada2ULA[1]~88_combout ),
	.datab(\MULT1|ula|Selector30~5_combout ),
	.datac(\MULT1|wEntrada1ULA[1]~97_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector30~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector30 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N19
dffeas \MULT1|SaidaULA[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector30~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[1] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N8
cycloneive_lcell_comb \MULT1|wPCNext[1]~0 (
// Equation(s):
// \MULT1|wPCNext[1]~0_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [1]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector30~combout ))

	.dataa(\MULT1|ula|Selector30~combout ),
	.datab(\MULT1|SaidaULA [1]),
	.datac(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wPCNext[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[1]~0 .lut_mask = 16'hCACA;
defparam \MULT1|wPCNext[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N9
dffeas \MULT1|PC[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[1] .is_wysiwyg = "true";
defparam \MULT1|PC[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y36_N19
dffeas \MULT1|PCBack[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [1]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[1] .is_wysiwyg = "true";
defparam \MULT1|PCBack[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|registers[14][8]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[14][8]~feeder_combout  = \MULT1|wDadoEscritaReg[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][8]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N11
dffeas \MULT1|bancoRegister|registers[14][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \MULT1|bancoRegister|registers[12][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N3
dffeas \MULT1|bancoRegister|registers[10][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~12_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][8]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[8][8]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][8]~q ),
	.datad(\MULT1|bancoRegister|registers[10][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux55~12_combout  & (\MULT1|bancoRegister|registers[14][8]~q )) # (!\MULT1|bancoRegister|Mux55~12_combout  & ((\MULT1|bancoRegister|registers[12][8]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux55~12_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][8]~q ),
	.datac(\MULT1|bancoRegister|registers[12][8]~q ),
	.datad(\MULT1|bancoRegister|Mux55~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N1
dffeas \MULT1|bancoRegister|registers[4][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y31_N5
dffeas \MULT1|bancoRegister|registers[6][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][8]~6 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][8]~6_combout  = !\MULT1|wDadoEscritaReg[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][8]~6 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[2][8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y31_N29
dffeas \MULT1|bancoRegister|registers[2][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][8]~6_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][8]~q )) # (!\MULT1|InstReg [22] & ((!\MULT1|bancoRegister|registers[2][8]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[6][8]~q ),
	.datad(\MULT1|bancoRegister|registers[2][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~14 .lut_mask = 16'h80C4;
defparam \MULT1|bancoRegister|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~15_combout  = (\MULT1|bancoRegister|Mux55~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][8]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][8]~q ),
	.datad(\MULT1|bancoRegister|Mux55~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~16_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|Mux55~13_combout )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux55~15_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|Mux55~13_combout ),
	.datad(\MULT1|bancoRegister|Mux55~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~16 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N27
dffeas \MULT1|bancoRegister|registers[11][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N9
dffeas \MULT1|bancoRegister|registers[9][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][8]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][8]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][8]~q ),
	.datad(\MULT1|bancoRegister|registers[9][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N5
dffeas \MULT1|bancoRegister|registers[15][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N27
dffeas \MULT1|bancoRegister|registers[13][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~18_combout  = (\MULT1|bancoRegister|Mux55~17_combout  & ((\MULT1|bancoRegister|registers[15][8]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux55~17_combout  & (((\MULT1|bancoRegister|registers[13][8]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|Mux55~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][8]~q ),
	.datac(\MULT1|bancoRegister|registers[13][8]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N19
dffeas \MULT1|bancoRegister|registers[1][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N17
dffeas \MULT1|bancoRegister|registers[5][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~10_combout  = (\MULT1|InstReg [21] & (\MULT1|InstReg [22])) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][8]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[1][8]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][8]~q ),
	.datad(\MULT1|bancoRegister|registers[5][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~10 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[7][8]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[7][8]~feeder_combout  = \MULT1|wDadoEscritaReg[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][8]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N25
dffeas \MULT1|bancoRegister|registers[7][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y31_N25
dffeas \MULT1|bancoRegister|registers[3][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~11_combout  = (\MULT1|bancoRegister|Mux55~10_combout  & ((\MULT1|bancoRegister|registers[7][8]~q ) # ((!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux55~10_combout  & (((\MULT1|InstReg [21] & 
// \MULT1|bancoRegister|registers[3][8]~q ))))

	.dataa(\MULT1|bancoRegister|Mux55~10_combout ),
	.datab(\MULT1|bancoRegister|registers[7][8]~q ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|registers[3][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~11 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~19_combout  = (\MULT1|bancoRegister|Mux55~16_combout  & (((\MULT1|bancoRegister|Mux55~18_combout )) # (!\MULT1|InstReg [20]))) # (!\MULT1|bancoRegister|Mux55~16_combout  & (\MULT1|InstReg [20] & 
// ((\MULT1|bancoRegister|Mux55~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux55~16_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|Mux55~18_combout ),
	.datad(\MULT1|bancoRegister|Mux55~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~19 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N7
dffeas \MULT1|bancoRegister|registers[16][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N13
dffeas \MULT1|bancoRegister|registers[17][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[17][8]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][8]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][8]~q ),
	.datad(\MULT1|bancoRegister|registers[17][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N23
dffeas \MULT1|bancoRegister|registers[24][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N13
dffeas \MULT1|bancoRegister|registers[25][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux55~4_combout  & ((\MULT1|bancoRegister|registers[25][8]~q ))) # (!\MULT1|bancoRegister|Mux55~4_combout  & (\MULT1|bancoRegister|registers[24][8]~q )))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux55~4_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux55~4_combout ),
	.datac(\MULT1|bancoRegister|registers[24][8]~q ),
	.datad(\MULT1|bancoRegister|registers[25][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N1
dffeas \MULT1|bancoRegister|registers[28][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N7
dffeas \MULT1|bancoRegister|registers[20][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~2_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[28][8]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[20][8]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][8]~q ),
	.datad(\MULT1|bancoRegister|registers[20][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N23
dffeas \MULT1|bancoRegister|registers[29][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N13
dffeas \MULT1|bancoRegister|registers[21][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~3_combout  = (\MULT1|bancoRegister|Mux55~2_combout  & (((\MULT1|bancoRegister|registers[29][8]~q )) # (!\MULT1|InstReg [20]))) # (!\MULT1|bancoRegister|Mux55~2_combout  & (\MULT1|InstReg [20] & 
// ((\MULT1|bancoRegister|registers[21][8]~q ))))

	.dataa(\MULT1|bancoRegister|Mux55~2_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[29][8]~q ),
	.datad(\MULT1|bancoRegister|registers[21][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~3 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|Mux55~3_combout )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|Mux55~5_combout )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux55~5_combout ),
	.datad(\MULT1|bancoRegister|Mux55~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~6 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \MULT1|bancoRegister|registers[23][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N5
dffeas \MULT1|bancoRegister|registers[31][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N23
dffeas \MULT1|bancoRegister|registers[22][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N1
dffeas \MULT1|bancoRegister|registers[30][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~7_combout  = (\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[30][8]~q ) # (\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[22][8]~q  & ((!\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[22][8]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[30][8]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~8_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux55~7_combout  & ((\MULT1|bancoRegister|registers[31][8]~q ))) # (!\MULT1|bancoRegister|Mux55~7_combout  & (\MULT1|bancoRegister|registers[23][8]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux55~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[23][8]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[31][8]~q ),
	.datad(\MULT1|bancoRegister|Mux55~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~8 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \MULT1|bancoRegister|registers[18][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N5
dffeas \MULT1|bancoRegister|registers[19][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~0_combout  = (\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[19][8]~q ) # (\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][8]~q  & ((!\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[18][8]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][8]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~0 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N19
dffeas \MULT1|bancoRegister|registers[26][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N21
dffeas \MULT1|bancoRegister|registers[27][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~1_combout  = (\MULT1|bancoRegister|Mux55~0_combout  & (((\MULT1|bancoRegister|registers[27][8]~q ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux55~0_combout  & (\MULT1|bancoRegister|registers[26][8]~q  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux55~0_combout ),
	.datab(\MULT1|bancoRegister|registers[26][8]~q ),
	.datac(\MULT1|bancoRegister|registers[27][8]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~1 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~9_combout  = (\MULT1|bancoRegister|Mux55~6_combout  & (((\MULT1|bancoRegister|Mux55~8_combout )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux55~6_combout  & (\MULT1|InstReg [21] & 
// ((\MULT1|bancoRegister|Mux55~1_combout ))))

	.dataa(\MULT1|bancoRegister|Mux55~6_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux55~8_combout ),
	.datad(\MULT1|bancoRegister|Mux55~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~9 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux55~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux55~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux55~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux55~19_combout ))

	.dataa(\MULT1|InstReg [24]),
	.datab(\MULT1|bancoRegister|Mux55~19_combout ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux55~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux55~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux55~20 .lut_mask = 16'hEE44;
defparam \MULT1|bancoRegister|Mux55~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N21
dffeas \MULT1|B[8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux55~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[8] .is_wysiwyg = "true";
defparam \MULT1|B[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(\MULT1|comb~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(!\Reset~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MULT1|B [8],\MULT1|B [7],\MULT1|B [6],\MULT1|B [5],\MULT1|B [4],\MULT1|B [3],\MULT1|B [2],\MULT1|B [1],\MULT1|B [0]}),
	.portaaddr({\MULT1|wEndereco[11]~9_combout ,\MULT1|wEndereco[10]~8_combout ,\MULT1|wEndereco[9]~7_combout ,\MULT1|wEndereco[8]~6_combout ,\MULT1|wEndereco[7]~5_combout ,\MULT1|wEndereco[6]~4_combout ,\MULT1|wEndereco[5]~3_combout ,\MULT1|wEndereco[4]~2_combout ,
\MULT1|wEndereco[3]~1_combout ,\MULT1|wEndereco[2]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "de1_data.mif";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Multiciclo:MULT1|ramD:MemD|altsyncram:altsyncram_component|altsyncram_53l1:auto_generated|altsyncram_9db2:altsyncram1|ALTSYNCRAM";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 9;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hDD88;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N1
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hEE44;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N7
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hCCF0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N29
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N26
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hEE44;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N27
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hCCF0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N25
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hEE44;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N23
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hAAF0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N21
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF5A0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N19
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \MULT1|wPCNext[7]~6 (
// Equation(s):
// \MULT1|wPCNext[7]~6_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [7]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector24~combout ))

	.dataa(\MULT1|ula|Selector24~combout ),
	.datab(gnd),
	.datac(\MULT1|SaidaULA [7]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[7]~6 .lut_mask = 16'hF0AA;
defparam \MULT1|wPCNext[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N31
dffeas \MULT1|PC[7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[7]~6_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[7] .is_wysiwyg = "true";
defparam \MULT1|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N2
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[7]~14 (
// Equation(s):
// \MULT1|wDadoEscritaReg[7]~14_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [7])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [7])))

	.dataa(\MULT1|MemReg [7]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datac(gnd),
	.datad(\MULT1|PC [7]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[7]~14 .lut_mask = 16'hBB88;
defparam \MULT1|wDadoEscritaReg[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N0
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[7]~15 (
// Equation(s):
// \MULT1|wDadoEscritaReg[7]~15_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[7]~14_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|SaidaULA 
// [7]))))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[7]~14_combout ))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|wDadoEscritaReg[7]~14_combout ),
	.datac(\MULT1|SaidaULA [7]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[7]~15 .lut_mask = 16'hCCE4;
defparam \MULT1|wDadoEscritaReg[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N7
dffeas \MULT1|bancoRegister|registers[11][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N21
dffeas \MULT1|bancoRegister|registers[9][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][7]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][7]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][7]~q ),
	.datad(\MULT1|bancoRegister|registers[9][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N7
dffeas \MULT1|bancoRegister|registers[13][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N1
dffeas \MULT1|bancoRegister|registers[15][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~18_combout  = (\MULT1|bancoRegister|Mux56~17_combout  & (((\MULT1|bancoRegister|registers[15][7]~q )) # (!\MULT1|InstReg [22]))) # (!\MULT1|bancoRegister|Mux56~17_combout  & (\MULT1|InstReg [22] & 
// (\MULT1|bancoRegister|registers[13][7]~q )))

	.dataa(\MULT1|bancoRegister|Mux56~17_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][7]~q ),
	.datad(\MULT1|bancoRegister|registers[15][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~18 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N31
dffeas \MULT1|bancoRegister|registers[4][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][7]~5 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][7]~5_combout  = !\MULT1|wDadoEscritaReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][7]~5 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[2][7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N31
dffeas \MULT1|bancoRegister|registers[2][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][7]~5_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N5
dffeas \MULT1|bancoRegister|registers[6][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][7]~q ))) # (!\MULT1|InstReg [22] & (!\MULT1|bancoRegister|registers[2][7]~q ))))

	.dataa(\MULT1|bancoRegister|registers[2][7]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[6][7]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~14 .lut_mask = 16'hC044;
defparam \MULT1|bancoRegister|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~15_combout  = (\MULT1|bancoRegister|Mux56~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][7]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][7]~q ),
	.datad(\MULT1|bancoRegister|Mux56~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N31
dffeas \MULT1|bancoRegister|registers[7][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N23
dffeas \MULT1|bancoRegister|registers[3][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y27_N25
dffeas \MULT1|bancoRegister|registers[1][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|registers[5][7]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[5][7]~feeder_combout  = \MULT1|wDadoEscritaReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][7]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N19
dffeas \MULT1|bancoRegister|registers[5][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~12_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][7]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][7]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][7]~q ),
	.datad(\MULT1|bancoRegister|registers[5][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~12 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~13_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux56~12_combout  & (\MULT1|bancoRegister|registers[7][7]~q )) # (!\MULT1|bancoRegister|Mux56~12_combout  & ((\MULT1|bancoRegister|registers[3][7]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux56~12_combout ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[7][7]~q ),
	.datac(\MULT1|bancoRegister|registers[3][7]~q ),
	.datad(\MULT1|bancoRegister|Mux56~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~16_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux56~13_combout ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux56~15_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|Mux56~15_combout ),
	.datad(\MULT1|bancoRegister|Mux56~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~16 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[10][7]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[10][7]~feeder_combout  = \MULT1|wDadoEscritaReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[10][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][7]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[10][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N25
dffeas \MULT1|bancoRegister|registers[10][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N25
dffeas \MULT1|bancoRegister|registers[8][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~10_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][7]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][7]~q 
// )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[10][7]~q ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|registers[8][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~10 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N29
dffeas \MULT1|bancoRegister|registers[12][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|registers[14][7]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[14][7]~feeder_combout  = \MULT1|wDadoEscritaReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][7]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N1
dffeas \MULT1|bancoRegister|registers[14][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~11_combout  = (\MULT1|bancoRegister|Mux56~10_combout  & (((\MULT1|bancoRegister|registers[14][7]~q )) # (!\MULT1|InstReg [22]))) # (!\MULT1|bancoRegister|Mux56~10_combout  & (\MULT1|InstReg [22] & 
// (\MULT1|bancoRegister|registers[12][7]~q )))

	.dataa(\MULT1|bancoRegister|Mux56~10_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][7]~q ),
	.datad(\MULT1|bancoRegister|registers[14][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~11 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~19_combout  = (\MULT1|bancoRegister|Mux56~16_combout  & ((\MULT1|bancoRegister|Mux56~18_combout ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux56~16_combout  & (((\MULT1|InstReg [23] & 
// \MULT1|bancoRegister|Mux56~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux56~18_combout ),
	.datab(\MULT1|bancoRegister|Mux56~16_combout ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux56~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~19 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N1
dffeas \MULT1|bancoRegister|registers[27][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N21
dffeas \MULT1|bancoRegister|registers[26][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N15
dffeas \MULT1|bancoRegister|registers[18][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[26][7]~q ) # ((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[18][7]~q  & !\MULT1|InstReg [20]))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[26][7]~q ),
	.datac(\MULT1|bancoRegister|registers[18][7]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~0 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N25
dffeas \MULT1|bancoRegister|registers[19][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~1_combout  = (\MULT1|bancoRegister|Mux56~0_combout  & ((\MULT1|bancoRegister|registers[27][7]~q ) # ((!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux56~0_combout  & (((\MULT1|bancoRegister|registers[19][7]~q  & 
// \MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[27][7]~q ),
	.datab(\MULT1|bancoRegister|Mux56~0_combout ),
	.datac(\MULT1|bancoRegister|registers[19][7]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~1 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N25
dffeas \MULT1|bancoRegister|registers[23][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[22][7]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[22][7]~feeder_combout  = \MULT1|wDadoEscritaReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[22][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][7]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[22][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \MULT1|bancoRegister|registers[22][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[22][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~7_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[23][7]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][7]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[23][7]~q ),
	.datad(\MULT1|bancoRegister|registers[22][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N1
dffeas \MULT1|bancoRegister|registers[30][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N29
dffeas \MULT1|bancoRegister|registers[31][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~8_combout  = (\MULT1|bancoRegister|Mux56~7_combout  & (((\MULT1|bancoRegister|registers[31][7]~q ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux56~7_combout  & (\MULT1|bancoRegister|registers[30][7]~q  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux56~7_combout ),
	.datab(\MULT1|bancoRegister|registers[30][7]~q ),
	.datac(\MULT1|bancoRegister|registers[31][7]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~8 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|registers[29][7]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[29][7]~feeder_combout  = \MULT1|wDadoEscritaReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[29][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][7]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[29][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N17
dffeas \MULT1|bancoRegister|registers[29][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[29][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N23
dffeas \MULT1|bancoRegister|registers[28][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][7]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][7]~feeder_combout  = \MULT1|wDadoEscritaReg[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][7]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N17
dffeas \MULT1|bancoRegister|registers[21][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N29
dffeas \MULT1|bancoRegister|registers[20][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~2_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[21][7]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[20][7]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[21][7]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][7]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux56~2_combout  & (\MULT1|bancoRegister|registers[29][7]~q )) # (!\MULT1|bancoRegister|Mux56~2_combout  & ((\MULT1|bancoRegister|registers[28][7]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux56~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][7]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][7]~q ),
	.datad(\MULT1|bancoRegister|Mux56~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y31_N27
dffeas \MULT1|bancoRegister|registers[16][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N7
dffeas \MULT1|bancoRegister|registers[24][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~4_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][7]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][7]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][7]~q ),
	.datad(\MULT1|bancoRegister|registers[24][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y28_N19
dffeas \MULT1|bancoRegister|registers[25][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N9
dffeas \MULT1|bancoRegister|registers[17][7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[7]~15_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][7] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~5_combout  = (\MULT1|bancoRegister|Mux56~4_combout  & ((\MULT1|bancoRegister|registers[25][7]~q ) # ((!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux56~4_combout  & (((\MULT1|bancoRegister|registers[17][7]~q  & 
// \MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|Mux56~4_combout ),
	.datab(\MULT1|bancoRegister|registers[25][7]~q ),
	.datac(\MULT1|bancoRegister|registers[17][7]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux56~3_combout ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((!\MULT1|InstReg [21] & \MULT1|bancoRegister|Mux56~5_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux56~3_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux56~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~6 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux56~6_combout  & ((\MULT1|bancoRegister|Mux56~8_combout ))) # (!\MULT1|bancoRegister|Mux56~6_combout  & (\MULT1|bancoRegister|Mux56~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux56~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux56~1_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux56~8_combout ),
	.datad(\MULT1|bancoRegister|Mux56~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~9 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux56~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux56~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux56~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux56~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux56~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [24]),
	.datad(\MULT1|bancoRegister|Mux56~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux56~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux56~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux56~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N5
dffeas \MULT1|B[7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux56~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[7] .is_wysiwyg = "true";
defparam \MULT1|B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[6]~12 (
// Equation(s):
// \MULT1|wDadoEscritaReg[6]~12_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [6])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [6])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datac(\MULT1|MemReg [6]),
	.datad(\MULT1|PC [6]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[6]~12 .lut_mask = 16'hF3C0;
defparam \MULT1|wDadoEscritaReg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[6]~13 (
// Equation(s):
// \MULT1|wDadoEscritaReg[6]~13_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[6]~12_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [6])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[6]~12_combout ))))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datac(\MULT1|SaidaULA [6]),
	.datad(\MULT1|wDadoEscritaReg[6]~12_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[6]~13 .lut_mask = 16'hFD20;
defparam \MULT1|wDadoEscritaReg[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N3
dffeas \MULT1|bancoRegister|registers[11][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N1
dffeas \MULT1|bancoRegister|registers[9][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][6]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][6]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][6]~q ),
	.datad(\MULT1|bancoRegister|registers[9][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N11
dffeas \MULT1|bancoRegister|registers[13][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N21
dffeas \MULT1|bancoRegister|registers[15][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux57~17_combout  & ((\MULT1|bancoRegister|registers[15][6]~q ))) # (!\MULT1|bancoRegister|Mux57~17_combout  & (\MULT1|bancoRegister|registers[13][6]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux57~17_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux57~17_combout ),
	.datac(\MULT1|bancoRegister|registers[13][6]~q ),
	.datad(\MULT1|bancoRegister|registers[15][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N5
dffeas \MULT1|bancoRegister|registers[5][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y30_N19
dffeas \MULT1|bancoRegister|registers[1][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~10_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[5][6]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[1][6]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[5][6]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][6]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~10 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y30_N17
dffeas \MULT1|bancoRegister|registers[3][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|registers[7][6]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[7][6]~feeder_combout  = \MULT1|wDadoEscritaReg[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][6]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N29
dffeas \MULT1|bancoRegister|registers[7][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~11_combout  = (\MULT1|bancoRegister|Mux57~10_combout  & (((\MULT1|bancoRegister|registers[7][6]~q )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux57~10_combout  & (\MULT1|InstReg [21] & 
// (\MULT1|bancoRegister|registers[3][6]~q )))

	.dataa(\MULT1|bancoRegister|Mux57~10_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][6]~q ),
	.datad(\MULT1|bancoRegister|registers[7][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~11 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N7
dffeas \MULT1|bancoRegister|registers[6][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][6]~4 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][6]~4_combout  = !\MULT1|wDadoEscritaReg[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][6]~4 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[2][6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N3
dffeas \MULT1|bancoRegister|registers[2][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][6]~4_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][6]~q )) # (!\MULT1|InstReg [22] & ((!\MULT1|bancoRegister|registers[2][6]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[6][6]~q ),
	.datad(\MULT1|bancoRegister|registers[2][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~14 .lut_mask = 16'h80C4;
defparam \MULT1|bancoRegister|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N11
dffeas \MULT1|bancoRegister|registers[4][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~15_combout  = (\MULT1|bancoRegister|Mux57~14_combout ) # ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[4][6]~q  & !\MULT1|InstReg [21])))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux57~14_combout ),
	.datac(\MULT1|bancoRegister|registers[4][6]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~15 .lut_mask = 16'hCCEC;
defparam \MULT1|bancoRegister|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N9
dffeas \MULT1|bancoRegister|registers[14][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \MULT1|bancoRegister|registers[12][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N9
dffeas \MULT1|bancoRegister|registers[10][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N11
dffeas \MULT1|bancoRegister|registers[8][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~12_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][6]~q ) # ((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|registers[8][6]~q  & !\MULT1|InstReg [22]))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[10][6]~q ),
	.datac(\MULT1|bancoRegister|registers[8][6]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~12 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux57~12_combout  & (\MULT1|bancoRegister|registers[14][6]~q )) # (!\MULT1|bancoRegister|Mux57~12_combout  & ((\MULT1|bancoRegister|registers[12][6]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux57~12_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][6]~q ),
	.datac(\MULT1|bancoRegister|registers[12][6]~q ),
	.datad(\MULT1|bancoRegister|Mux57~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux57~13_combout ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux57~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux57~15_combout ),
	.datab(\MULT1|bancoRegister|Mux57~13_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~16 .lut_mask = 16'hFC0A;
defparam \MULT1|bancoRegister|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux57~16_combout  & (\MULT1|bancoRegister|Mux57~18_combout )) # (!\MULT1|bancoRegister|Mux57~16_combout  & ((\MULT1|bancoRegister|Mux57~11_combout ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux57~16_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux57~18_combout ),
	.datac(\MULT1|bancoRegister|Mux57~11_combout ),
	.datad(\MULT1|bancoRegister|Mux57~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N25
dffeas \MULT1|bancoRegister|registers[23][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N27
dffeas \MULT1|bancoRegister|registers[31][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N27
dffeas \MULT1|bancoRegister|registers[30][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N25
dffeas \MULT1|bancoRegister|registers[22][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~7_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[30][6]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[22][6]~q ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[30][6]~q ),
	.datad(\MULT1|bancoRegister|registers[22][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~8_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux57~7_combout  & ((\MULT1|bancoRegister|registers[31][6]~q ))) # (!\MULT1|bancoRegister|Mux57~7_combout  & (\MULT1|bancoRegister|registers[23][6]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux57~7_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[23][6]~q ),
	.datac(\MULT1|bancoRegister|registers[31][6]~q ),
	.datad(\MULT1|bancoRegister|Mux57~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~8 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y32_N17
dffeas \MULT1|bancoRegister|registers[25][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N9
dffeas \MULT1|bancoRegister|registers[24][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N23
dffeas \MULT1|bancoRegister|registers[17][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N17
dffeas \MULT1|bancoRegister|registers[16][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~4_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[17][6]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[16][6]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[17][6]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][6]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~4 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux57~4_combout  & (\MULT1|bancoRegister|registers[25][6]~q )) # (!\MULT1|bancoRegister|Mux57~4_combout  & ((\MULT1|bancoRegister|registers[24][6]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux57~4_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[25][6]~q ),
	.datac(\MULT1|bancoRegister|registers[24][6]~q ),
	.datad(\MULT1|bancoRegister|Mux57~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N3
dffeas \MULT1|bancoRegister|registers[21][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y32_N19
dffeas \MULT1|bancoRegister|registers[29][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N19
dffeas \MULT1|bancoRegister|registers[28][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N25
dffeas \MULT1|bancoRegister|registers[20][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~2_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[28][6]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[20][6]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][6]~q ),
	.datad(\MULT1|bancoRegister|registers[20][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux57~2_combout  & ((\MULT1|bancoRegister|registers[29][6]~q ))) # (!\MULT1|bancoRegister|Mux57~2_combout  & (\MULT1|bancoRegister|registers[21][6]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux57~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[21][6]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[29][6]~q ),
	.datad(\MULT1|bancoRegister|Mux57~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~3 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~6_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux57~3_combout ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux57~5_combout ))))

	.dataa(\MULT1|bancoRegister|Mux57~5_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|InstReg [22]),
	.datad(\MULT1|bancoRegister|Mux57~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~6 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N11
dffeas \MULT1|bancoRegister|registers[27][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y28_N17
dffeas \MULT1|bancoRegister|registers[26][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N29
dffeas \MULT1|bancoRegister|registers[19][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|registers[18][6]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[18][6]~feeder_combout  = \MULT1|wDadoEscritaReg[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[6]~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[18][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][6]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[18][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \MULT1|bancoRegister|registers[18][6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][6] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~0_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[19][6]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[18][6]~q )))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][6]~q ),
	.datad(\MULT1|bancoRegister|registers[18][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~1_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux57~0_combout  & (\MULT1|bancoRegister|registers[27][6]~q )) # (!\MULT1|bancoRegister|Mux57~0_combout  & ((\MULT1|bancoRegister|registers[26][6]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux57~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[27][6]~q ),
	.datab(\MULT1|bancoRegister|registers[26][6]~q ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux57~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~1 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux57~6_combout  & (\MULT1|bancoRegister|Mux57~8_combout )) # (!\MULT1|bancoRegister|Mux57~6_combout  & ((\MULT1|bancoRegister|Mux57~1_combout ))))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux57~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux57~8_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux57~6_combout ),
	.datad(\MULT1|bancoRegister|Mux57~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~9 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux57~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux57~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux57~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux57~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux57~19_combout ),
	.datac(\MULT1|InstReg [24]),
	.datad(\MULT1|bancoRegister|Mux57~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux57~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux57~20 .lut_mask = 16'hFC0C;
defparam \MULT1|bancoRegister|Mux57~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N3
dffeas \MULT1|B[6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux57~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[6] .is_wysiwyg = "true";
defparam \MULT1|B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N30
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[1]~2 (
// Equation(s):
// \MULT1|wDadoEscritaReg[1]~2_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [1]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|PC [1]))

	.dataa(gnd),
	.datab(\MULT1|PC [1]),
	.datac(\MULT1|MemReg [1]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[1]~2 .lut_mask = 16'hF0CC;
defparam \MULT1|wDadoEscritaReg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[1]~3 (
// Equation(s):
// \MULT1|wDadoEscritaReg[1]~3_combout  = (\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[1]~2_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|SaidaULA 
// [1]))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[1]~2_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|wDadoEscritaReg[1]~2_combout ),
	.datac(\MULT1|SaidaULA [1]),
	.datad(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[1]~3 .lut_mask = 16'hD8CC;
defparam \MULT1|wDadoEscritaReg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N9
dffeas \MULT1|bancoRegister|registers[20][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N29
dffeas \MULT1|bancoRegister|registers[16][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~4_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[20][1]~q ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((!\MULT1|InstReg [18] & \MULT1|bancoRegister|registers[16][1]~q ))))

	.dataa(\MULT1|bancoRegister|registers[20][1]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[16][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~4 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y27_N3
dffeas \MULT1|bancoRegister|registers[28][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N3
dffeas \MULT1|bancoRegister|registers[24][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~5_combout  = (\MULT1|bancoRegister|Mux30~4_combout  & ((\MULT1|bancoRegister|registers[28][1]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux30~4_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[24][1]~q ))))

	.dataa(\MULT1|bancoRegister|Mux30~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][1]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[24][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~5 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N3
dffeas \MULT1|bancoRegister|registers[22][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N11
dffeas \MULT1|bancoRegister|registers[18][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~2_combout  = (\MULT1|InstReg [17] & ((\MULT1|InstReg [18]) # ((\MULT1|bancoRegister|registers[22][1]~q )))) # (!\MULT1|InstReg [17] & (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[18][1]~q ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[22][1]~q ),
	.datad(\MULT1|bancoRegister|registers[18][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N19
dffeas \MULT1|bancoRegister|registers[30][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y28_N9
dffeas \MULT1|bancoRegister|registers[26][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~3_combout  = (\MULT1|bancoRegister|Mux30~2_combout  & ((\MULT1|bancoRegister|registers[30][1]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux30~2_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[26][1]~q ))))

	.dataa(\MULT1|bancoRegister|Mux30~2_combout ),
	.datab(\MULT1|bancoRegister|registers[30][1]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[26][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~3 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux30~3_combout ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux30~5_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux30~5_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~6 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N1
dffeas \MULT1|bancoRegister|registers[29][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N1
dffeas \MULT1|bancoRegister|registers[17][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N17
dffeas \MULT1|bancoRegister|registers[25][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~0_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[25][1]~q ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[17][1]~q 
// ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[17][1]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[25][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~0 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][1]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][1]~feeder_combout  = \MULT1|wDadoEscritaReg[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][1]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N9
dffeas \MULT1|bancoRegister|registers[21][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~1_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux30~0_combout  & (\MULT1|bancoRegister|registers[29][1]~q )) # (!\MULT1|bancoRegister|Mux30~0_combout  & ((\MULT1|bancoRegister|registers[21][1]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux30~0_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[29][1]~q ),
	.datac(\MULT1|bancoRegister|Mux30~0_combout ),
	.datad(\MULT1|bancoRegister|registers[21][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~1 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N13
dffeas \MULT1|bancoRegister|registers[23][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N19
dffeas \MULT1|bancoRegister|registers[19][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N25
dffeas \MULT1|bancoRegister|registers[27][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][1]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][1]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][1]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][1]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N21
dffeas \MULT1|bancoRegister|registers[31][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux30~7_combout  & ((\MULT1|bancoRegister|registers[31][1]~q ))) # (!\MULT1|bancoRegister|Mux30~7_combout  & (\MULT1|bancoRegister|registers[23][1]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux30~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[23][1]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux30~7_combout ),
	.datad(\MULT1|bancoRegister|registers[31][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~8 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~9_combout  = (\MULT1|bancoRegister|Mux30~6_combout  & (((\MULT1|bancoRegister|Mux30~8_combout )) # (!\MULT1|InstReg [15]))) # (!\MULT1|bancoRegister|Mux30~6_combout  & (\MULT1|InstReg [15] & (\MULT1|bancoRegister|Mux30~1_combout 
// )))

	.dataa(\MULT1|bancoRegister|Mux30~6_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux30~1_combout ),
	.datad(\MULT1|bancoRegister|Mux30~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~9 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N29
dffeas \MULT1|bancoRegister|registers[5][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y25_N17
dffeas \MULT1|bancoRegister|registers[4][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~10_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[5][1]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[4][1]~q )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][1]~q ),
	.datad(\MULT1|bancoRegister|registers[4][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~10 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \MULT1|bancoRegister|registers[6][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \MULT1|bancoRegister|registers[7][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~11_combout  = (\MULT1|bancoRegister|Mux30~10_combout  & (((\MULT1|bancoRegister|registers[7][1]~q ) # (!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux30~10_combout  & (\MULT1|bancoRegister|registers[6][1]~q  & 
// ((\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|Mux30~10_combout ),
	.datab(\MULT1|bancoRegister|registers[6][1]~q ),
	.datac(\MULT1|bancoRegister|registers[7][1]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~11 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y25_N21
dffeas \MULT1|bancoRegister|registers[2][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N5
dffeas \MULT1|bancoRegister|registers[3][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y26_N31
dffeas \MULT1|bancoRegister|registers[1][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][1]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][1]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][1]~q ),
	.datab(\MULT1|bancoRegister|registers[1][1]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~14 .lut_mask = 16'hAC00;
defparam \MULT1|bancoRegister|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~15_combout  = (\MULT1|bancoRegister|Mux30~14_combout ) # ((\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & \MULT1|bancoRegister|registers[2][1]~q )))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[2][1]~q ),
	.datad(\MULT1|bancoRegister|Mux30~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N21
dffeas \MULT1|bancoRegister|registers[11][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N5
dffeas \MULT1|bancoRegister|registers[9][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y28_N7
dffeas \MULT1|bancoRegister|registers[10][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N25
dffeas \MULT1|bancoRegister|registers[8][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~12_combout  = (\MULT1|InstReg [15] & (\MULT1|InstReg [16])) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[10][1]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[8][1]~q )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][1]~q ),
	.datad(\MULT1|bancoRegister|registers[8][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~12 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~13_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux30~12_combout  & (\MULT1|bancoRegister|registers[11][1]~q )) # (!\MULT1|bancoRegister|Mux30~12_combout  & ((\MULT1|bancoRegister|registers[9][1]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux30~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[11][1]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[9][1]~q ),
	.datad(\MULT1|bancoRegister|Mux30~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~16_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux30~13_combout ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux30~15_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|Mux30~15_combout ),
	.datad(\MULT1|bancoRegister|Mux30~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~16 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N21
dffeas \MULT1|bancoRegister|registers[15][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y28_N17
dffeas \MULT1|bancoRegister|registers[14][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y27_N19
dffeas \MULT1|bancoRegister|registers[12][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N7
dffeas \MULT1|bancoRegister|registers[13][1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[1]~3_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][1] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~17_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][1]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][1]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[12][1]~q ),
	.datad(\MULT1|bancoRegister|registers[13][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~17 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux30~17_combout  & (\MULT1|bancoRegister|registers[15][1]~q )) # (!\MULT1|bancoRegister|Mux30~17_combout  & ((\MULT1|bancoRegister|registers[14][1]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux30~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][1]~q ),
	.datac(\MULT1|bancoRegister|registers[14][1]~q ),
	.datad(\MULT1|bancoRegister|Mux30~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux30~16_combout  & ((\MULT1|bancoRegister|Mux30~18_combout ))) # (!\MULT1|bancoRegister|Mux30~16_combout  & (\MULT1|bancoRegister|Mux30~11_combout )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux30~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux30~11_combout ),
	.datac(\MULT1|bancoRegister|Mux30~16_combout ),
	.datad(\MULT1|bancoRegister|Mux30~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~19 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux30~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux30~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux30~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux30~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux30~9_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux30~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux30~20 .lut_mask = 16'hAFA0;
defparam \MULT1|bancoRegister|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N17
dffeas \MULT1|A[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux30~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[1] .is_wysiwyg = "true";
defparam \MULT1|A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N4
cycloneive_lcell_comb \MULT1|wEntrada1ULA[1]~96 (
// Equation(s):
// \MULT1|wEntrada1ULA[1]~96_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [1]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [1]))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|A [1]),
	.datad(\MULT1|PC [1]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[1]~96 .lut_mask = 16'hFC30;
defparam \MULT1|wEntrada1ULA[1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N18
cycloneive_lcell_comb \MULT1|wEntrada1ULA[1]~97 (
// Equation(s):
// \MULT1|wEntrada1ULA[1]~97_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|wEntrada1ULA[1]~96_combout ))) # (!\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|PCBack [1]))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datac(\MULT1|PCBack [1]),
	.datad(\MULT1|wEntrada1ULA[1]~96_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[1]~97 .lut_mask = 16'hFC30;
defparam \MULT1|wEntrada1ULA[1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N4
cycloneive_lcell_comb \MULT1|ula|Add0~4 (
// Equation(s):
// \MULT1|ula|Add0~4_combout  = ((\MULT1|wEntrada2ULA[2]~85_combout  $ (\MULT1|wEntrada1ULA[2]~95_combout  $ (!\MULT1|ula|Add0~3 )))) # (GND)
// \MULT1|ula|Add0~5  = CARRY((\MULT1|wEntrada2ULA[2]~85_combout  & ((\MULT1|wEntrada1ULA[2]~95_combout ) # (!\MULT1|ula|Add0~3 ))) # (!\MULT1|wEntrada2ULA[2]~85_combout  & (\MULT1|wEntrada1ULA[2]~95_combout  & !\MULT1|ula|Add0~3 )))

	.dataa(\MULT1|wEntrada2ULA[2]~85_combout ),
	.datab(\MULT1|wEntrada1ULA[2]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~3 ),
	.combout(\MULT1|ula|Add0~4_combout ),
	.cout(\MULT1|ula|Add0~5 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~4 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N6
cycloneive_lcell_comb \MULT1|ula|Add0~6 (
// Equation(s):
// \MULT1|ula|Add0~6_combout  = (\MULT1|wEntrada1ULA[3]~93_combout  & ((\MULT1|wEntrada2ULA[3]~81_combout  & (\MULT1|ula|Add0~5  & VCC)) # (!\MULT1|wEntrada2ULA[3]~81_combout  & (!\MULT1|ula|Add0~5 )))) # (!\MULT1|wEntrada1ULA[3]~93_combout  & 
// ((\MULT1|wEntrada2ULA[3]~81_combout  & (!\MULT1|ula|Add0~5 )) # (!\MULT1|wEntrada2ULA[3]~81_combout  & ((\MULT1|ula|Add0~5 ) # (GND)))))
// \MULT1|ula|Add0~7  = CARRY((\MULT1|wEntrada1ULA[3]~93_combout  & (!\MULT1|wEntrada2ULA[3]~81_combout  & !\MULT1|ula|Add0~5 )) # (!\MULT1|wEntrada1ULA[3]~93_combout  & ((!\MULT1|ula|Add0~5 ) # (!\MULT1|wEntrada2ULA[3]~81_combout ))))

	.dataa(\MULT1|wEntrada1ULA[3]~93_combout ),
	.datab(\MULT1|wEntrada2ULA[3]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~5 ),
	.combout(\MULT1|ula|Add0~6_combout ),
	.cout(\MULT1|ula|Add0~7 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~6 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N8
cycloneive_lcell_comb \MULT1|ula|Add0~8 (
// Equation(s):
// \MULT1|ula|Add0~8_combout  = ((\MULT1|wEntrada1ULA[4]~91_combout  $ (\MULT1|wEntrada2ULA[4]~78_combout  $ (!\MULT1|ula|Add0~7 )))) # (GND)
// \MULT1|ula|Add0~9  = CARRY((\MULT1|wEntrada1ULA[4]~91_combout  & ((\MULT1|wEntrada2ULA[4]~78_combout ) # (!\MULT1|ula|Add0~7 ))) # (!\MULT1|wEntrada1ULA[4]~91_combout  & (\MULT1|wEntrada2ULA[4]~78_combout  & !\MULT1|ula|Add0~7 )))

	.dataa(\MULT1|wEntrada1ULA[4]~91_combout ),
	.datab(\MULT1|wEntrada2ULA[4]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~7 ),
	.combout(\MULT1|ula|Add0~8_combout ),
	.cout(\MULT1|ula|Add0~9 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~8 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N18
cycloneive_lcell_comb \MULT1|ula|Selector27~0 (
// Equation(s):
// \MULT1|ula|Selector27~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~8_combout  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|ula|Add0~8_combout ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector27~0 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N4
cycloneive_lcell_comb \MULT1|ula|Add1~4 (
// Equation(s):
// \MULT1|ula|Add1~4_combout  = ((\MULT1|wEntrada1ULA[2]~95_combout  $ (\MULT1|wEntrada2ULA[2]~85_combout  $ (\MULT1|ula|Add1~3 )))) # (GND)
// \MULT1|ula|Add1~5  = CARRY((\MULT1|wEntrada1ULA[2]~95_combout  & ((!\MULT1|ula|Add1~3 ) # (!\MULT1|wEntrada2ULA[2]~85_combout ))) # (!\MULT1|wEntrada1ULA[2]~95_combout  & (!\MULT1|wEntrada2ULA[2]~85_combout  & !\MULT1|ula|Add1~3 )))

	.dataa(\MULT1|wEntrada1ULA[2]~95_combout ),
	.datab(\MULT1|wEntrada2ULA[2]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~3 ),
	.combout(\MULT1|ula|Add1~4_combout ),
	.cout(\MULT1|ula|Add1~5 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~4 .lut_mask = 16'h962B;
defparam \MULT1|ula|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N6
cycloneive_lcell_comb \MULT1|ula|Add1~6 (
// Equation(s):
// \MULT1|ula|Add1~6_combout  = (\MULT1|wEntrada1ULA[3]~93_combout  & ((\MULT1|wEntrada2ULA[3]~81_combout  & (!\MULT1|ula|Add1~5 )) # (!\MULT1|wEntrada2ULA[3]~81_combout  & (\MULT1|ula|Add1~5  & VCC)))) # (!\MULT1|wEntrada1ULA[3]~93_combout  & 
// ((\MULT1|wEntrada2ULA[3]~81_combout  & ((\MULT1|ula|Add1~5 ) # (GND))) # (!\MULT1|wEntrada2ULA[3]~81_combout  & (!\MULT1|ula|Add1~5 ))))
// \MULT1|ula|Add1~7  = CARRY((\MULT1|wEntrada1ULA[3]~93_combout  & (\MULT1|wEntrada2ULA[3]~81_combout  & !\MULT1|ula|Add1~5 )) # (!\MULT1|wEntrada1ULA[3]~93_combout  & ((\MULT1|wEntrada2ULA[3]~81_combout ) # (!\MULT1|ula|Add1~5 ))))

	.dataa(\MULT1|wEntrada1ULA[3]~93_combout ),
	.datab(\MULT1|wEntrada2ULA[3]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~5 ),
	.combout(\MULT1|ula|Add1~6_combout ),
	.cout(\MULT1|ula|Add1~7 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~6 .lut_mask = 16'h694D;
defparam \MULT1|ula|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N8
cycloneive_lcell_comb \MULT1|ula|Add1~8 (
// Equation(s):
// \MULT1|ula|Add1~8_combout  = ((\MULT1|wEntrada1ULA[4]~91_combout  $ (\MULT1|wEntrada2ULA[4]~78_combout  $ (\MULT1|ula|Add1~7 )))) # (GND)
// \MULT1|ula|Add1~9  = CARRY((\MULT1|wEntrada1ULA[4]~91_combout  & ((!\MULT1|ula|Add1~7 ) # (!\MULT1|wEntrada2ULA[4]~78_combout ))) # (!\MULT1|wEntrada1ULA[4]~91_combout  & (!\MULT1|wEntrada2ULA[4]~78_combout  & !\MULT1|ula|Add1~7 )))

	.dataa(\MULT1|wEntrada1ULA[4]~91_combout ),
	.datab(\MULT1|wEntrada2ULA[4]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~7 ),
	.combout(\MULT1|ula|Add1~8_combout ),
	.cout(\MULT1|ula|Add1~9 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~8 .lut_mask = 16'h962B;
defparam \MULT1|ula|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N24
cycloneive_lcell_comb \MULT1|ula|Selector27~1 (
// Equation(s):
// \MULT1|ula|Selector27~1_combout  = (\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector30~1_combout  & \MULT1|ula|Add1~8_combout )))) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector27~0_combout ) # ((!\MULT1|ula|Selector30~1_combout 
// ))))

	.dataa(\MULT1|ula|Selector30~2_combout ),
	.datab(\MULT1|ula|Selector27~0_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Add1~8_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector27~1 .lut_mask = 16'hE545;
defparam \MULT1|ula|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N18
cycloneive_lcell_comb \MULT1|ula|Selector27 (
// Equation(s):
// \MULT1|ula|Selector27~combout  = (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[4]~91_combout  & ((\MULT1|wEntrada2ULA[4]~78_combout ) # (!\MULT1|ula|Selector27~1_combout ))) # (!\MULT1|wEntrada1ULA[4]~91_combout  & 
// (\MULT1|wEntrada2ULA[4]~78_combout  & !\MULT1|ula|Selector27~1_combout )))) # (!\MULT1|ula|Selector30~3_combout  & (((\MULT1|ula|Selector27~1_combout ))))

	.dataa(\MULT1|ula|Selector30~3_combout ),
	.datab(\MULT1|wEntrada1ULA[4]~91_combout ),
	.datac(\MULT1|wEntrada2ULA[4]~78_combout ),
	.datad(\MULT1|ula|Selector27~1_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector27~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector27 .lut_mask = 16'hD5A8;
defparam \MULT1|ula|Selector27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N19
dffeas \MULT1|SaidaULA[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector27~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[4] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N26
cycloneive_lcell_comb \MULT1|wPCNext[4]~3 (
// Equation(s):
// \MULT1|wPCNext[4]~3_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [4]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector27~combout ))

	.dataa(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datab(\MULT1|ula|Selector27~combout ),
	.datac(\MULT1|SaidaULA [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wPCNext[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[4]~3 .lut_mask = 16'hE4E4;
defparam \MULT1|wPCNext[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N27
dffeas \MULT1|PC[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[4]~3_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[4] .is_wysiwyg = "true";
defparam \MULT1|PC[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y31_N31
dffeas \MULT1|bancoRegister|registers[17][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N9
dffeas \MULT1|bancoRegister|registers[21][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~0_combout  = (\MULT1|InstReg [17] & ((\MULT1|InstReg [18]) # ((\MULT1|bancoRegister|registers[21][4]~q )))) # (!\MULT1|InstReg [17] & (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[17][4]~q )))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[17][4]~q ),
	.datad(\MULT1|bancoRegister|registers[21][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y31_N13
dffeas \MULT1|bancoRegister|registers[25][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N19
dffeas \MULT1|bancoRegister|registers[29][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~1_combout  = (\MULT1|bancoRegister|Mux27~0_combout  & (((\MULT1|bancoRegister|registers[29][4]~q )) # (!\MULT1|InstReg [18]))) # (!\MULT1|bancoRegister|Mux27~0_combout  & (\MULT1|InstReg [18] & 
// (\MULT1|bancoRegister|registers[25][4]~q )))

	.dataa(\MULT1|bancoRegister|Mux27~0_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][4]~q ),
	.datad(\MULT1|bancoRegister|registers[29][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~1 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N29
dffeas \MULT1|bancoRegister|registers[23][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N21
dffeas \MULT1|bancoRegister|registers[19][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~7_combout  = (\MULT1|InstReg [17] & ((\MULT1|InstReg [18]) # ((\MULT1|bancoRegister|registers[23][4]~q )))) # (!\MULT1|InstReg [17] & (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[19][4]~q ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[23][4]~q ),
	.datad(\MULT1|bancoRegister|registers[19][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N11
dffeas \MULT1|bancoRegister|registers[27][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y32_N9
dffeas \MULT1|bancoRegister|registers[31][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~8_combout  = (\MULT1|bancoRegister|Mux27~7_combout  & (((\MULT1|bancoRegister|registers[31][4]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux27~7_combout  & (\MULT1|bancoRegister|registers[27][4]~q  & 
// (\MULT1|InstReg [18])))

	.dataa(\MULT1|bancoRegister|Mux27~7_combout ),
	.datab(\MULT1|bancoRegister|registers[27][4]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[31][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~8 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N7
dffeas \MULT1|bancoRegister|registers[28][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y28_N21
dffeas \MULT1|bancoRegister|registers[16][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N19
dffeas \MULT1|bancoRegister|registers[24][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17]) # (\MULT1|bancoRegister|registers[24][4]~q )))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[16][4]~q  & (!\MULT1|InstReg [17])))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[16][4]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[24][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~4 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N5
dffeas \MULT1|bancoRegister|registers[20][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~5_combout  = (\MULT1|bancoRegister|Mux27~4_combout  & ((\MULT1|bancoRegister|registers[28][4]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux27~4_combout  & (((\MULT1|bancoRegister|registers[20][4]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[28][4]~q ),
	.datab(\MULT1|bancoRegister|Mux27~4_combout ),
	.datac(\MULT1|bancoRegister|registers[20][4]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~5 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N5
dffeas \MULT1|bancoRegister|registers[30][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N27
dffeas \MULT1|bancoRegister|registers[22][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y31_N9
dffeas \MULT1|bancoRegister|registers[26][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y31_N27
dffeas \MULT1|bancoRegister|registers[18][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[26][4]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[18][4]~q  & !\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[26][4]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[18][4]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~2 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~3_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux27~2_combout  & (\MULT1|bancoRegister|registers[30][4]~q )) # (!\MULT1|bancoRegister|Mux27~2_combout  & ((\MULT1|bancoRegister|registers[22][4]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux27~2_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[30][4]~q ),
	.datac(\MULT1|bancoRegister|registers[22][4]~q ),
	.datad(\MULT1|bancoRegister|Mux27~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~3 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15]) # (\MULT1|bancoRegister|Mux27~3_combout )))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux27~5_combout  & (!\MULT1|InstReg [15])))

	.dataa(\MULT1|bancoRegister|Mux27~5_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux27~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~6 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~9_combout  = (\MULT1|bancoRegister|Mux27~6_combout  & (((\MULT1|bancoRegister|Mux27~8_combout ) # (!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux27~6_combout  & (\MULT1|bancoRegister|Mux27~1_combout  & ((\MULT1|InstReg 
// [15]))))

	.dataa(\MULT1|bancoRegister|Mux27~1_combout ),
	.datab(\MULT1|bancoRegister|Mux27~8_combout ),
	.datac(\MULT1|bancoRegister|Mux27~6_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~9 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N23
dffeas \MULT1|bancoRegister|registers[11][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N17
dffeas \MULT1|bancoRegister|registers[8][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N31
dffeas \MULT1|bancoRegister|registers[10][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][4]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][4]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[8][4]~q ),
	.datac(\MULT1|bancoRegister|registers[10][4]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y31_N19
dffeas \MULT1|bancoRegister|registers[9][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~11_combout  = (\MULT1|bancoRegister|Mux27~10_combout  & ((\MULT1|bancoRegister|registers[11][4]~q ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux27~10_combout  & (((\MULT1|bancoRegister|registers[9][4]~q  & 
// \MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[11][4]~q ),
	.datab(\MULT1|bancoRegister|Mux27~10_combout ),
	.datac(\MULT1|bancoRegister|registers[9][4]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~11 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N25
dffeas \MULT1|bancoRegister|registers[13][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N19
dffeas \MULT1|bancoRegister|registers[12][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[13][4]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[12][4]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[13][4]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[12][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~17 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N25
dffeas \MULT1|bancoRegister|registers[15][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N29
dffeas \MULT1|bancoRegister|registers[14][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~18_combout  = (\MULT1|bancoRegister|Mux27~17_combout  & ((\MULT1|bancoRegister|registers[15][4]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux27~17_combout  & (((\MULT1|InstReg [16] & 
// \MULT1|bancoRegister|registers[14][4]~q ))))

	.dataa(\MULT1|bancoRegister|Mux27~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][4]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[14][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~18 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N15
dffeas \MULT1|bancoRegister|registers[6][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N25
dffeas \MULT1|bancoRegister|registers[4][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N27
dffeas \MULT1|bancoRegister|registers[5][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[5][4]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][4]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[4][4]~q ),
	.datac(\MULT1|bancoRegister|registers[5][4]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~12 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux27~12_combout  & ((\MULT1|bancoRegister|registers[7][4]~q ))) # (!\MULT1|bancoRegister|Mux27~12_combout  & (\MULT1|bancoRegister|registers[6][4]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux27~12_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][4]~q ),
	.datac(\MULT1|bancoRegister|registers[7][4]~q ),
	.datad(\MULT1|bancoRegister|Mux27~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~13 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][4]~2 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][4]~2_combout  = !\MULT1|wDadoEscritaReg[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][4]~2 .lut_mask = 16'h00FF;
defparam \MULT1|bancoRegister|registers[2][4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N17
dffeas \MULT1|bancoRegister|registers[2][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][4]~2_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N13
dffeas \MULT1|bancoRegister|registers[3][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y31_N25
dffeas \MULT1|bancoRegister|registers[1][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][4]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][4]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][4]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[1][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~14 .lut_mask = 16'hB080;
defparam \MULT1|bancoRegister|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~15_combout  = (\MULT1|bancoRegister|Mux27~14_combout ) # ((!\MULT1|bancoRegister|registers[2][4]~q  & (\MULT1|InstReg [16] & !\MULT1|InstReg [15])))

	.dataa(\MULT1|bancoRegister|registers[2][4]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux27~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~15 .lut_mask = 16'hFF04;
defparam \MULT1|bancoRegister|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~16_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux27~13_combout )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux27~15_combout )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux27~13_combout ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux27~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~19_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux27~16_combout  & ((\MULT1|bancoRegister|Mux27~18_combout ))) # (!\MULT1|bancoRegister|Mux27~16_combout  & (\MULT1|bancoRegister|Mux27~11_combout )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux27~16_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux27~11_combout ),
	.datac(\MULT1|bancoRegister|Mux27~18_combout ),
	.datad(\MULT1|bancoRegister|Mux27~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~19 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux27~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux27~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux27~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux27~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux27~9_combout ),
	.datab(\MULT1|InstReg [19]),
	.datac(\MULT1|bancoRegister|Mux27~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux27~20 .lut_mask = 16'hB8B8;
defparam \MULT1|bancoRegister|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N7
dffeas \MULT1|A[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux27~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[4] .is_wysiwyg = "true";
defparam \MULT1|A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N0
cycloneive_lcell_comb \MULT1|wEntrada1ULA[4]~90 (
// Equation(s):
// \MULT1|wEntrada1ULA[4]~90_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [4])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [4])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [4]),
	.datad(\MULT1|A [4]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[4]~90 .lut_mask = 16'hF3C0;
defparam \MULT1|wEntrada1ULA[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N17
dffeas \MULT1|PCBack[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [4]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[4] .is_wysiwyg = "true";
defparam \MULT1|PCBack[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \MULT1|wEntrada1ULA[4]~91 (
// Equation(s):
// \MULT1|wEntrada1ULA[4]~91_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[4]~90_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [4])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[4]~90_combout ),
	.datac(\MULT1|PCBack [4]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[4]~91 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N10
cycloneive_lcell_comb \MULT1|ula|Add0~10 (
// Equation(s):
// \MULT1|ula|Add0~10_combout  = (\MULT1|wEntrada2ULA[5]~72_combout  & ((\MULT1|wEntrada1ULA[5]~89_combout  & (\MULT1|ula|Add0~9  & VCC)) # (!\MULT1|wEntrada1ULA[5]~89_combout  & (!\MULT1|ula|Add0~9 )))) # (!\MULT1|wEntrada2ULA[5]~72_combout  & 
// ((\MULT1|wEntrada1ULA[5]~89_combout  & (!\MULT1|ula|Add0~9 )) # (!\MULT1|wEntrada1ULA[5]~89_combout  & ((\MULT1|ula|Add0~9 ) # (GND)))))
// \MULT1|ula|Add0~11  = CARRY((\MULT1|wEntrada2ULA[5]~72_combout  & (!\MULT1|wEntrada1ULA[5]~89_combout  & !\MULT1|ula|Add0~9 )) # (!\MULT1|wEntrada2ULA[5]~72_combout  & ((!\MULT1|ula|Add0~9 ) # (!\MULT1|wEntrada1ULA[5]~89_combout ))))

	.dataa(\MULT1|wEntrada2ULA[5]~72_combout ),
	.datab(\MULT1|wEntrada1ULA[5]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~9 ),
	.combout(\MULT1|ula|Add0~10_combout ),
	.cout(\MULT1|ula|Add0~11 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~10 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneive_lcell_comb \MULT1|ula|Selector26~0 (
// Equation(s):
// \MULT1|ula|Selector26~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~10_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~10_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector26~0 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N10
cycloneive_lcell_comb \MULT1|ula|Add1~10 (
// Equation(s):
// \MULT1|ula|Add1~10_combout  = (\MULT1|wEntrada2ULA[5]~72_combout  & ((\MULT1|wEntrada1ULA[5]~89_combout  & (!\MULT1|ula|Add1~9 )) # (!\MULT1|wEntrada1ULA[5]~89_combout  & ((\MULT1|ula|Add1~9 ) # (GND))))) # (!\MULT1|wEntrada2ULA[5]~72_combout  & 
// ((\MULT1|wEntrada1ULA[5]~89_combout  & (\MULT1|ula|Add1~9  & VCC)) # (!\MULT1|wEntrada1ULA[5]~89_combout  & (!\MULT1|ula|Add1~9 ))))
// \MULT1|ula|Add1~11  = CARRY((\MULT1|wEntrada2ULA[5]~72_combout  & ((!\MULT1|ula|Add1~9 ) # (!\MULT1|wEntrada1ULA[5]~89_combout ))) # (!\MULT1|wEntrada2ULA[5]~72_combout  & (!\MULT1|wEntrada1ULA[5]~89_combout  & !\MULT1|ula|Add1~9 )))

	.dataa(\MULT1|wEntrada2ULA[5]~72_combout ),
	.datab(\MULT1|wEntrada1ULA[5]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~9 ),
	.combout(\MULT1|ula|Add1~10_combout ),
	.cout(\MULT1|ula|Add1~11 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~10 .lut_mask = 16'h692B;
defparam \MULT1|ula|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneive_lcell_comb \MULT1|ula|Selector26~1 (
// Equation(s):
// \MULT1|ula|Selector26~1_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~10_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector26~0_combout )))) # (!\MULT1|ula|Selector30~1_combout  
// & (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector30~1_combout ),
	.datab(\MULT1|ula|Selector26~0_combout ),
	.datac(\MULT1|ula|Add1~10_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector26~1 .lut_mask = 16'hA0DD;
defparam \MULT1|ula|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \MULT1|ula|Selector26 (
// Equation(s):
// \MULT1|ula|Selector26~combout  = (\MULT1|ula|Selector30~3_combout  & ((\MULT1|ula|Selector26~1_combout  & (\MULT1|wEntrada2ULA[5]~72_combout  & \MULT1|wEntrada1ULA[5]~89_combout )) # (!\MULT1|ula|Selector26~1_combout  & ((\MULT1|wEntrada2ULA[5]~72_combout 
// ) # (\MULT1|wEntrada1ULA[5]~89_combout ))))) # (!\MULT1|ula|Selector30~3_combout  & (\MULT1|ula|Selector26~1_combout ))

	.dataa(\MULT1|ula|Selector30~3_combout ),
	.datab(\MULT1|ula|Selector26~1_combout ),
	.datac(\MULT1|wEntrada2ULA[5]~72_combout ),
	.datad(\MULT1|wEntrada1ULA[5]~89_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector26~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector26 .lut_mask = 16'hE664;
defparam \MULT1|ula|Selector26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N9
dffeas \MULT1|SaidaULA[5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector26~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[5] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[5]~10 (
// Equation(s):
// \MULT1|wDadoEscritaReg[5]~10_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [5])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [5])))

	.dataa(gnd),
	.datab(\MULT1|MemReg [5]),
	.datac(\MULT1|PC [5]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[5]~10 .lut_mask = 16'hCCF0;
defparam \MULT1|wDadoEscritaReg[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N30
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[5]~11 (
// Equation(s):
// \MULT1|wDadoEscritaReg[5]~11_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[5]~10_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [5])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[5]~10_combout ))))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|SaidaULA [5]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[5]~10_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[5]~11 .lut_mask = 16'hFD08;
defparam \MULT1|wDadoEscritaReg[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|registers[14][5]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[14][5]~feeder_combout  = \MULT1|wDadoEscritaReg[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[5]~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][5]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N7
dffeas \MULT1|bancoRegister|registers[14][5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][5] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~10_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][5]~q ) # ((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|registers[8][5]~q  & !\MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|registers[10][5]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][5]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~10 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux58~10_combout  & (\MULT1|bancoRegister|registers[14][5]~q )) # (!\MULT1|bancoRegister|Mux58~10_combout  & ((\MULT1|bancoRegister|registers[12][5]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux58~10_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][5]~q ),
	.datac(\MULT1|bancoRegister|registers[12][5]~q ),
	.datad(\MULT1|bancoRegister|Mux58~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~17_combout  = (\MULT1|InstReg [21] & (((\MULT1|bancoRegister|registers[11][5]~q ) # (\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[9][5]~q  & ((!\MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|registers[9][5]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][5]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~17 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~18_combout  = (\MULT1|bancoRegister|Mux58~17_combout  & (((\MULT1|bancoRegister|registers[15][5]~q )) # (!\MULT1|InstReg [22]))) # (!\MULT1|bancoRegister|Mux58~17_combout  & (\MULT1|InstReg [22] & 
// (\MULT1|bancoRegister|registers[13][5]~q )))

	.dataa(\MULT1|bancoRegister|Mux58~17_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][5]~q ),
	.datad(\MULT1|bancoRegister|registers[15][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~18 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][5]~q )) # (!\MULT1|InstReg [22] & ((!\MULT1|bancoRegister|registers[2][5]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[6][5]~q ),
	.datad(\MULT1|bancoRegister|registers[2][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~14 .lut_mask = 16'h80C4;
defparam \MULT1|bancoRegister|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~15_combout  = (\MULT1|bancoRegister|Mux58~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[4][5]~q  & \MULT1|InstReg [22])))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|Mux58~14_combout ),
	.datac(\MULT1|bancoRegister|registers[4][5]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~15 .lut_mask = 16'hDCCC;
defparam \MULT1|bancoRegister|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~12_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][5]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][5]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][5]~q ),
	.datad(\MULT1|bancoRegister|registers[5][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~12 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~13_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux58~12_combout  & (\MULT1|bancoRegister|registers[7][5]~q )) # (!\MULT1|bancoRegister|Mux58~12_combout  & ((\MULT1|bancoRegister|registers[3][5]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux58~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][5]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][5]~q ),
	.datad(\MULT1|bancoRegister|Mux58~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~16_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux58~13_combout ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux58~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux58~15_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux58~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~16 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux58~16_combout  & ((\MULT1|bancoRegister|Mux58~18_combout ))) # (!\MULT1|bancoRegister|Mux58~16_combout  & (\MULT1|bancoRegister|Mux58~11_combout )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux58~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux58~11_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|Mux58~18_combout ),
	.datad(\MULT1|bancoRegister|Mux58~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~19 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~7_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[23][5]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][5]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[23][5]~q ),
	.datad(\MULT1|bancoRegister|registers[22][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~8_combout  = (\MULT1|bancoRegister|Mux58~7_combout  & (((\MULT1|bancoRegister|registers[31][5]~q ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux58~7_combout  & (\MULT1|bancoRegister|registers[30][5]~q  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[30][5]~q ),
	.datab(\MULT1|bancoRegister|Mux58~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][5]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~8 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][5]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][5]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][5]~q ),
	.datad(\MULT1|bancoRegister|registers[26][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~1_combout  = (\MULT1|bancoRegister|Mux58~0_combout  & ((\MULT1|bancoRegister|registers[27][5]~q ) # ((!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux58~0_combout  & (((\MULT1|bancoRegister|registers[19][5]~q  & 
// \MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[27][5]~q ),
	.datab(\MULT1|bancoRegister|Mux58~0_combout ),
	.datac(\MULT1|bancoRegister|registers[19][5]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~1 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[21][5]~q ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[20][5]~q  & !\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[21][5]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[20][5]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~2 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~3_combout  = (\MULT1|bancoRegister|Mux58~2_combout  & ((\MULT1|bancoRegister|registers[29][5]~q ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux58~2_combout  & (((\MULT1|bancoRegister|registers[28][5]~q  & 
// \MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[29][5]~q ),
	.datab(\MULT1|bancoRegister|Mux58~2_combout ),
	.datac(\MULT1|bancoRegister|registers[28][5]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~4_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][5]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][5]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][5]~q ),
	.datad(\MULT1|bancoRegister|registers[24][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux58~4_combout  & (\MULT1|bancoRegister|registers[25][5]~q )) # (!\MULT1|bancoRegister|Mux58~4_combout  & ((\MULT1|bancoRegister|registers[17][5]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux58~4_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[25][5]~q ),
	.datac(\MULT1|bancoRegister|registers[17][5]~q ),
	.datad(\MULT1|bancoRegister|Mux58~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux58~3_combout ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((!\MULT1|InstReg [21] & \MULT1|bancoRegister|Mux58~5_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux58~3_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux58~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~6 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux58~6_combout  & (\MULT1|bancoRegister|Mux58~8_combout )) # (!\MULT1|bancoRegister|Mux58~6_combout  & ((\MULT1|bancoRegister|Mux58~1_combout ))))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux58~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux58~8_combout ),
	.datab(\MULT1|bancoRegister|Mux58~1_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux58~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~9 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux58~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux58~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux58~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux58~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux58~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [24]),
	.datad(\MULT1|bancoRegister|Mux58~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux58~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux58~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux58~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \MULT1|B[5] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux58~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[5] .is_wysiwyg = "true";
defparam \MULT1|B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[4]~8 (
// Equation(s):
// \MULT1|wDadoEscritaReg[4]~8_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [4])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [4])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datac(\MULT1|MemReg [4]),
	.datad(\MULT1|PC [4]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[4]~8 .lut_mask = 16'hF3C0;
defparam \MULT1|wDadoEscritaReg[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[4]~9 (
// Equation(s):
// \MULT1|wDadoEscritaReg[4]~9_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[4]~8_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|SaidaULA 
// [4]))))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[4]~8_combout ))

	.dataa(\MULT1|wDadoEscritaReg[4]~8_combout ),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|SaidaULA [4]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[4]~9 .lut_mask = 16'hAEA2;
defparam \MULT1|wDadoEscritaReg[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|registers[7][4]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[7][4]~feeder_combout  = \MULT1|wDadoEscritaReg[4]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[4]~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][4]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y31_N9
dffeas \MULT1|bancoRegister|registers[7][4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][4] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][4]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|registers[1][4]~q  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|registers[5][4]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][4]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~10 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~11_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux59~10_combout  & (\MULT1|bancoRegister|registers[7][4]~q )) # (!\MULT1|bancoRegister|Mux59~10_combout  & ((\MULT1|bancoRegister|registers[3][4]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux59~10_combout ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[7][4]~q ),
	.datac(\MULT1|bancoRegister|registers[3][4]~q ),
	.datad(\MULT1|bancoRegister|Mux59~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][4]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][4]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][4]~q ),
	.datad(\MULT1|bancoRegister|registers[9][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux59~17_combout  & (\MULT1|bancoRegister|registers[15][4]~q )) # (!\MULT1|bancoRegister|Mux59~17_combout  & ((\MULT1|bancoRegister|registers[13][4]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux59~17_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[15][4]~q ),
	.datac(\MULT1|bancoRegister|registers[13][4]~q ),
	.datad(\MULT1|bancoRegister|Mux59~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][4]~q )) # (!\MULT1|InstReg [22] & ((!\MULT1|bancoRegister|registers[2][4]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[6][4]~q ),
	.datad(\MULT1|bancoRegister|registers[2][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~14 .lut_mask = 16'h80C4;
defparam \MULT1|bancoRegister|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~15_combout  = (\MULT1|bancoRegister|Mux59~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][4]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][4]~q ),
	.datad(\MULT1|bancoRegister|Mux59~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~12_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][4]~q ) # ((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|registers[8][4]~q  & !\MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|registers[10][4]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][4]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~12 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux59~12_combout  & (\MULT1|bancoRegister|registers[14][4]~q )) # (!\MULT1|bancoRegister|Mux59~12_combout  & ((\MULT1|bancoRegister|registers[12][4]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux59~12_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][4]~q ),
	.datac(\MULT1|bancoRegister|registers[12][4]~q ),
	.datad(\MULT1|bancoRegister|Mux59~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux59~13_combout ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux59~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux59~15_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux59~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~16 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux59~16_combout  & ((\MULT1|bancoRegister|Mux59~18_combout ))) # (!\MULT1|bancoRegister|Mux59~16_combout  & (\MULT1|bancoRegister|Mux59~11_combout )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux59~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux59~11_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|Mux59~18_combout ),
	.datad(\MULT1|bancoRegister|Mux59~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~19 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[17][4]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][4]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][4]~q ),
	.datad(\MULT1|bancoRegister|registers[17][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux59~4_combout  & (\MULT1|bancoRegister|registers[25][4]~q )) # (!\MULT1|bancoRegister|Mux59~4_combout  & ((\MULT1|bancoRegister|registers[24][4]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux59~4_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[25][4]~q ),
	.datac(\MULT1|bancoRegister|registers[24][4]~q ),
	.datad(\MULT1|bancoRegister|Mux59~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~2_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[28][4]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][4]~q 
// ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[20][4]~q ),
	.datac(\MULT1|bancoRegister|registers[28][4]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~2 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~3_combout  = (\MULT1|bancoRegister|Mux59~2_combout  & (((\MULT1|bancoRegister|registers[29][4]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux59~2_combout  & (\MULT1|bancoRegister|registers[21][4]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|Mux59~2_combout ),
	.datab(\MULT1|bancoRegister|registers[21][4]~q ),
	.datac(\MULT1|bancoRegister|registers[29][4]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~3 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21]) # (\MULT1|bancoRegister|Mux59~3_combout )))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux59~5_combout  & (!\MULT1|InstReg [21])))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux59~5_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux59~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~6 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~0_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[19][4]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[18][4]~q )))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][4]~q ),
	.datad(\MULT1|bancoRegister|registers[18][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~1_combout  = (\MULT1|bancoRegister|Mux59~0_combout  & (((\MULT1|bancoRegister|registers[27][4]~q ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux59~0_combout  & (\MULT1|bancoRegister|registers[26][4]~q  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux59~0_combout ),
	.datab(\MULT1|bancoRegister|registers[26][4]~q ),
	.datac(\MULT1|bancoRegister|registers[27][4]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~1 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~7_combout  = (\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[30][4]~q ) # (\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[22][4]~q  & ((!\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[22][4]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[30][4]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~8_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux59~7_combout  & (\MULT1|bancoRegister|registers[31][4]~q )) # (!\MULT1|bancoRegister|Mux59~7_combout  & ((\MULT1|bancoRegister|registers[23][4]~q ))))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux59~7_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux59~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][4]~q ),
	.datad(\MULT1|bancoRegister|registers[23][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~8 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~9_combout  = (\MULT1|bancoRegister|Mux59~6_combout  & (((\MULT1|bancoRegister|Mux59~8_combout )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux59~6_combout  & (\MULT1|InstReg [21] & (\MULT1|bancoRegister|Mux59~1_combout 
// )))

	.dataa(\MULT1|bancoRegister|Mux59~6_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux59~1_combout ),
	.datad(\MULT1|bancoRegister|Mux59~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~9 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux59~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux59~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux59~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux59~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux59~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [24]),
	.datad(\MULT1|bancoRegister|Mux59~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux59~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N17
dffeas \MULT1|B[4] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux59~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[4] .is_wysiwyg = "true";
defparam \MULT1|B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[8]~16 (
// Equation(s):
// \MULT1|wDadoEscritaReg[8]~16_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [8]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|PC [8]))

	.dataa(\MULT1|PC [8]),
	.datab(gnd),
	.datac(\MULT1|MemReg [8]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[8]~16 .lut_mask = 16'hF0AA;
defparam \MULT1|wDadoEscritaReg[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N4
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[8]~17 (
// Equation(s):
// \MULT1|wDadoEscritaReg[8]~17_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[8]~16_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [8])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[8]~16_combout ))))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datac(\MULT1|SaidaULA [8]),
	.datad(\MULT1|wDadoEscritaReg[8]~16_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[8]~17 .lut_mask = 16'hFD20;
defparam \MULT1|wDadoEscritaReg[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \MULT1|bancoRegister|registers[8][8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[8]~17_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][8] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~10_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][8]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][8]~q 
// ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[8][8]~q ),
	.datac(\MULT1|bancoRegister|registers[10][8]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~10 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~11_combout  = (\MULT1|bancoRegister|Mux23~10_combout  & (((\MULT1|bancoRegister|registers[11][8]~q )) # (!\MULT1|InstReg [15]))) # (!\MULT1|bancoRegister|Mux23~10_combout  & (\MULT1|InstReg [15] & 
// (\MULT1|bancoRegister|registers[9][8]~q )))

	.dataa(\MULT1|bancoRegister|Mux23~10_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[9][8]~q ),
	.datad(\MULT1|bancoRegister|registers[11][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~11 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][8]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][8]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][8]~q ),
	.datab(\MULT1|bancoRegister|registers[3][8]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~14 .lut_mask = 16'hC0A0;
defparam \MULT1|bancoRegister|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~15_combout  = (\MULT1|bancoRegister|Mux23~14_combout ) # ((\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & !\MULT1|bancoRegister|registers[2][8]~q )))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux23~14_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[2][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~15 .lut_mask = 16'hCCCE;
defparam \MULT1|bancoRegister|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[5][8]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][8]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[4][8]~q ),
	.datac(\MULT1|bancoRegister|registers[5][8]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~12 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux23~12_combout  & ((\MULT1|bancoRegister|registers[7][8]~q ))) # (!\MULT1|bancoRegister|Mux23~12_combout  & (\MULT1|bancoRegister|registers[6][8]~q )))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux23~12_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux23~12_combout ),
	.datac(\MULT1|bancoRegister|registers[6][8]~q ),
	.datad(\MULT1|bancoRegister|registers[7][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~16_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux23~13_combout ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux23~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux23~15_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux23~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~16 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~17_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16]) # ((\MULT1|bancoRegister|registers[13][8]~q )))) # (!\MULT1|InstReg [15] & (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[12][8]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[13][8]~q ),
	.datad(\MULT1|bancoRegister|registers[12][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux23~17_combout  & (\MULT1|bancoRegister|registers[15][8]~q )) # (!\MULT1|bancoRegister|Mux23~17_combout  & ((\MULT1|bancoRegister|registers[14][8]~q ))))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux23~17_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux23~17_combout ),
	.datac(\MULT1|bancoRegister|registers[15][8]~q ),
	.datad(\MULT1|bancoRegister|registers[14][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~18 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~19_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux23~16_combout  & ((\MULT1|bancoRegister|Mux23~18_combout ))) # (!\MULT1|bancoRegister|Mux23~16_combout  & (\MULT1|bancoRegister|Mux23~11_combout )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux23~16_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux23~11_combout ),
	.datac(\MULT1|bancoRegister|Mux23~16_combout ),
	.datad(\MULT1|bancoRegister|Mux23~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~19 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[23][8]~q ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][8]~q  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[19][8]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[23][8]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~8_combout  = (\MULT1|bancoRegister|Mux23~7_combout  & (((\MULT1|bancoRegister|registers[31][8]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux23~7_combout  & (\MULT1|bancoRegister|registers[27][8]~q  & 
// ((\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux23~7_combout ),
	.datab(\MULT1|bancoRegister|registers[27][8]~q ),
	.datac(\MULT1|bancoRegister|registers[31][8]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~8 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[24][8]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[16][8]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[16][8]~q ),
	.datab(\MULT1|bancoRegister|registers[24][8]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~4 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~5_combout  = (\MULT1|bancoRegister|Mux23~4_combout  & ((\MULT1|bancoRegister|registers[28][8]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux23~4_combout  & (((\MULT1|bancoRegister|registers[20][8]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|Mux23~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][8]~q ),
	.datac(\MULT1|bancoRegister|registers[20][8]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~2_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[26][8]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[18][8]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[26][8]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][8]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~3_combout  = (\MULT1|bancoRegister|Mux23~2_combout  & (((\MULT1|bancoRegister|registers[30][8]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux23~2_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[22][8]~q )))

	.dataa(\MULT1|bancoRegister|Mux23~2_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][8]~q ),
	.datad(\MULT1|bancoRegister|registers[30][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux23~3_combout ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux23~5_combout  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux23~5_combout ),
	.datab(\MULT1|bancoRegister|Mux23~3_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~6 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~0_combout  = (\MULT1|InstReg [17] & ((\MULT1|InstReg [18]) # ((\MULT1|bancoRegister|registers[21][8]~q )))) # (!\MULT1|InstReg [17] & (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[17][8]~q )))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[17][8]~q ),
	.datad(\MULT1|bancoRegister|registers[21][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~1_combout  = (\MULT1|bancoRegister|Mux23~0_combout  & (((\MULT1|bancoRegister|registers[29][8]~q )) # (!\MULT1|InstReg [18]))) # (!\MULT1|bancoRegister|Mux23~0_combout  & (\MULT1|InstReg [18] & 
// (\MULT1|bancoRegister|registers[25][8]~q )))

	.dataa(\MULT1|bancoRegister|Mux23~0_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][8]~q ),
	.datad(\MULT1|bancoRegister|registers[29][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~1 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux23~6_combout  & (\MULT1|bancoRegister|Mux23~8_combout )) # (!\MULT1|bancoRegister|Mux23~6_combout  & ((\MULT1|bancoRegister|Mux23~1_combout ))))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux23~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux23~8_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux23~6_combout ),
	.datad(\MULT1|bancoRegister|Mux23~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~9 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux23~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux23~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux23~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux23~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux23~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux23~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux23~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N11
dffeas \MULT1|A[8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux23~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[8] .is_wysiwyg = "true";
defparam \MULT1|A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneive_lcell_comb \MULT1|wEntrada1ULA[8]~82 (
// Equation(s):
// \MULT1|wEntrada1ULA[8]~82_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [8])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [8])))

	.dataa(gnd),
	.datab(\MULT1|PC [8]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datad(\MULT1|A [8]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[8]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[8]~82 .lut_mask = 16'hCFC0;
defparam \MULT1|wEntrada1ULA[8]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y31_N19
dffeas \MULT1|PCBack[8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [8]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[8] .is_wysiwyg = "true";
defparam \MULT1|PCBack[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneive_lcell_comb \MULT1|wEntrada1ULA[8]~83 (
// Equation(s):
// \MULT1|wEntrada1ULA[8]~83_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[8]~82_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [8])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[8]~82_combout ),
	.datac(\MULT1|PCBack [8]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[8]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[8]~83 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[8]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N28
cycloneive_lcell_comb \MULT1|wEntrada2ULA[8]~69 (
// Equation(s):
// \MULT1|wEntrada2ULA[8]~69_combout  = (\MULT1|B [8] & (((\MULT1|wEntrada2ULA[5]~38_combout  & \MULT1|InstReg [28])) # (!\MULT1|wEntrada2ULA[0]~25_combout ))) # (!\MULT1|B [8] & (\MULT1|wEntrada2ULA[5]~38_combout  & (\MULT1|InstReg [28])))

	.dataa(\MULT1|B [8]),
	.datab(\MULT1|wEntrada2ULA[5]~38_combout ),
	.datac(\MULT1|InstReg [28]),
	.datad(\MULT1|wEntrada2ULA[0]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[8]~69 .lut_mask = 16'hC0EA;
defparam \MULT1|wEntrada2ULA[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N14
cycloneive_lcell_comb \MULT1|wEntrada2ULA[7]~70 (
// Equation(s):
// \MULT1|wEntrada2ULA[7]~70_combout  = (\MULT1|wEntrada2ULA[0]~25_combout  & (\MULT1|InstReg [27] & ((\MULT1|wEntrada2ULA[5]~38_combout )))) # (!\MULT1|wEntrada2ULA[0]~25_combout  & ((\MULT1|B [7]) # ((\MULT1|InstReg [27] & \MULT1|wEntrada2ULA[5]~38_combout 
// ))))

	.dataa(\MULT1|wEntrada2ULA[0]~25_combout ),
	.datab(\MULT1|InstReg [27]),
	.datac(\MULT1|B [7]),
	.datad(\MULT1|wEntrada2ULA[5]~38_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[7]~70 .lut_mask = 16'hDC50;
defparam \MULT1|wEntrada2ULA[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~0_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[25][7]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[17][7]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[25][7]~q ),
	.datad(\MULT1|bancoRegister|registers[17][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~0 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~1_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux24~0_combout  & (\MULT1|bancoRegister|registers[29][7]~q )) # (!\MULT1|bancoRegister|Mux24~0_combout  & ((\MULT1|bancoRegister|registers[21][7]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux24~0_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[29][7]~q ),
	.datac(\MULT1|bancoRegister|Mux24~0_combout ),
	.datad(\MULT1|bancoRegister|registers[21][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~1 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][7]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][7]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][7]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][7]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~8_combout  = (\MULT1|bancoRegister|Mux24~7_combout  & ((\MULT1|bancoRegister|registers[31][7]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux24~7_combout  & (((\MULT1|InstReg [17] & 
// \MULT1|bancoRegister|registers[23][7]~q ))))

	.dataa(\MULT1|bancoRegister|Mux24~7_combout ),
	.datab(\MULT1|bancoRegister|registers[31][7]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[23][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~8 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~2_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18]) # (\MULT1|bancoRegister|registers[22][7]~q )))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][7]~q  & (!\MULT1|InstReg [18])))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[18][7]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[22][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~2 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~3_combout  = (\MULT1|bancoRegister|Mux24~2_combout  & (((\MULT1|bancoRegister|registers[30][7]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux24~2_combout  & (\MULT1|bancoRegister|registers[26][7]~q  & 
// ((\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux24~2_combout ),
	.datab(\MULT1|bancoRegister|registers[26][7]~q ),
	.datac(\MULT1|bancoRegister|registers[30][7]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~3 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[20][7]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[16][7]~q 
// ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[16][7]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[20][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~4 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~5_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux24~4_combout  & (\MULT1|bancoRegister|registers[28][7]~q )) # (!\MULT1|bancoRegister|Mux24~4_combout  & ((\MULT1|bancoRegister|registers[24][7]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux24~4_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[28][7]~q ),
	.datac(\MULT1|bancoRegister|registers[24][7]~q ),
	.datad(\MULT1|bancoRegister|Mux24~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~6_combout  = (\MULT1|InstReg [16] & ((\MULT1|InstReg [15]) # ((\MULT1|bancoRegister|Mux24~3_combout )))) # (!\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux24~5_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux24~3_combout ),
	.datad(\MULT1|bancoRegister|Mux24~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~6 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux24~6_combout  & ((\MULT1|bancoRegister|Mux24~8_combout ))) # (!\MULT1|bancoRegister|Mux24~6_combout  & (\MULT1|bancoRegister|Mux24~1_combout )))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux24~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux24~1_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux24~8_combout ),
	.datad(\MULT1|bancoRegister|Mux24~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~9 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][7]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][7]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[12][7]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[13][7]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~17 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux24~17_combout  & (\MULT1|bancoRegister|registers[15][7]~q )) # (!\MULT1|bancoRegister|Mux24~17_combout  & ((\MULT1|bancoRegister|registers[14][7]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux24~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][7]~q ),
	.datab(\MULT1|bancoRegister|registers[14][7]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux24~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~18 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][7]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][7]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][7]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[1][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~14 .lut_mask = 16'hB080;
defparam \MULT1|bancoRegister|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~15_combout  = (\MULT1|bancoRegister|Mux24~14_combout ) # ((\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & !\MULT1|bancoRegister|registers[2][7]~q )))

	.dataa(\MULT1|bancoRegister|Mux24~14_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[2][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~15 .lut_mask = 16'hAAAE;
defparam \MULT1|bancoRegister|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~12_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][7]~q ) # ((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[8][7]~q  & !\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[10][7]~q ),
	.datac(\MULT1|bancoRegister|registers[8][7]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~12 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~13_combout  = (\MULT1|bancoRegister|Mux24~12_combout  & (((\MULT1|bancoRegister|registers[11][7]~q )) # (!\MULT1|InstReg [15]))) # (!\MULT1|bancoRegister|Mux24~12_combout  & (\MULT1|InstReg [15] & 
// (\MULT1|bancoRegister|registers[9][7]~q )))

	.dataa(\MULT1|bancoRegister|Mux24~12_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[9][7]~q ),
	.datad(\MULT1|bancoRegister|registers[11][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~13 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~16_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17]) # (\MULT1|bancoRegister|Mux24~13_combout )))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux24~15_combout  & (!\MULT1|InstReg [17])))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux24~15_combout ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux24~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~16 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~10_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][7]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][7]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[4][7]~q ),
	.datad(\MULT1|bancoRegister|registers[5][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~10 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~11_combout  = (\MULT1|bancoRegister|Mux24~10_combout  & (((\MULT1|bancoRegister|registers[7][7]~q ) # (!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux24~10_combout  & (\MULT1|bancoRegister|registers[6][7]~q  & 
// (\MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|Mux24~10_combout ),
	.datab(\MULT1|bancoRegister|registers[6][7]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[7][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~11 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux24~16_combout  & (\MULT1|bancoRegister|Mux24~18_combout )) # (!\MULT1|bancoRegister|Mux24~16_combout  & ((\MULT1|bancoRegister|Mux24~11_combout ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux24~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux24~18_combout ),
	.datac(\MULT1|bancoRegister|Mux24~16_combout ),
	.datad(\MULT1|bancoRegister|Mux24~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~19 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux24~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux24~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux24~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux24~19_combout )))

	.dataa(\MULT1|InstReg [19]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux24~9_combout ),
	.datad(\MULT1|bancoRegister|Mux24~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux24~20 .lut_mask = 16'hF5A0;
defparam \MULT1|bancoRegister|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N13
dffeas \MULT1|A[7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux24~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[7] .is_wysiwyg = "true";
defparam \MULT1|A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \MULT1|wEntrada1ULA[7]~84 (
// Equation(s):
// \MULT1|wEntrada1ULA[7]~84_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [7])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [7])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [7]),
	.datad(\MULT1|A [7]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[7]~84 .lut_mask = 16'hF3C0;
defparam \MULT1|wEntrada1ULA[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N27
dffeas \MULT1|PCBack[7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [7]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[7] .is_wysiwyg = "true";
defparam \MULT1|PCBack[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \MULT1|wEntrada1ULA[7]~85 (
// Equation(s):
// \MULT1|wEntrada1ULA[7]~85_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[7]~84_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [7])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[7]~84_combout ),
	.datac(\MULT1|PCBack [7]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[7]~85 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N8
cycloneive_lcell_comb \MULT1|wEntrada2ULA[6]~71 (
// Equation(s):
// \MULT1|wEntrada2ULA[6]~71_combout  = (\MULT1|B [6] & (((\MULT1|wEntrada2ULA[5]~38_combout  & \MULT1|InstReg [26])) # (!\MULT1|wEntrada2ULA[0]~25_combout ))) # (!\MULT1|B [6] & (\MULT1|wEntrada2ULA[5]~38_combout  & (\MULT1|InstReg [26])))

	.dataa(\MULT1|B [6]),
	.datab(\MULT1|wEntrada2ULA[5]~38_combout ),
	.datac(\MULT1|InstReg [26]),
	.datad(\MULT1|wEntrada2ULA[0]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[6]~71 .lut_mask = 16'hC0EA;
defparam \MULT1|wEntrada2ULA[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N12
cycloneive_lcell_comb \MULT1|ula|Add1~12 (
// Equation(s):
// \MULT1|ula|Add1~12_combout  = ((\MULT1|wEntrada2ULA[6]~71_combout  $ (\MULT1|wEntrada1ULA[6]~87_combout  $ (\MULT1|ula|Add1~11 )))) # (GND)
// \MULT1|ula|Add1~13  = CARRY((\MULT1|wEntrada2ULA[6]~71_combout  & (\MULT1|wEntrada1ULA[6]~87_combout  & !\MULT1|ula|Add1~11 )) # (!\MULT1|wEntrada2ULA[6]~71_combout  & ((\MULT1|wEntrada1ULA[6]~87_combout ) # (!\MULT1|ula|Add1~11 ))))

	.dataa(\MULT1|wEntrada2ULA[6]~71_combout ),
	.datab(\MULT1|wEntrada1ULA[6]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~11 ),
	.combout(\MULT1|ula|Add1~12_combout ),
	.cout(\MULT1|ula|Add1~13 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~12 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N14
cycloneive_lcell_comb \MULT1|ula|Add1~14 (
// Equation(s):
// \MULT1|ula|Add1~14_combout  = (\MULT1|wEntrada2ULA[7]~70_combout  & ((\MULT1|wEntrada1ULA[7]~85_combout  & (!\MULT1|ula|Add1~13 )) # (!\MULT1|wEntrada1ULA[7]~85_combout  & ((\MULT1|ula|Add1~13 ) # (GND))))) # (!\MULT1|wEntrada2ULA[7]~70_combout  & 
// ((\MULT1|wEntrada1ULA[7]~85_combout  & (\MULT1|ula|Add1~13  & VCC)) # (!\MULT1|wEntrada1ULA[7]~85_combout  & (!\MULT1|ula|Add1~13 ))))
// \MULT1|ula|Add1~15  = CARRY((\MULT1|wEntrada2ULA[7]~70_combout  & ((!\MULT1|ula|Add1~13 ) # (!\MULT1|wEntrada1ULA[7]~85_combout ))) # (!\MULT1|wEntrada2ULA[7]~70_combout  & (!\MULT1|wEntrada1ULA[7]~85_combout  & !\MULT1|ula|Add1~13 )))

	.dataa(\MULT1|wEntrada2ULA[7]~70_combout ),
	.datab(\MULT1|wEntrada1ULA[7]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~13 ),
	.combout(\MULT1|ula|Add1~14_combout ),
	.cout(\MULT1|ula|Add1~15 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~14 .lut_mask = 16'h692B;
defparam \MULT1|ula|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N16
cycloneive_lcell_comb \MULT1|ula|Add1~16 (
// Equation(s):
// \MULT1|ula|Add1~16_combout  = ((\MULT1|wEntrada1ULA[8]~83_combout  $ (\MULT1|wEntrada2ULA[8]~69_combout  $ (\MULT1|ula|Add1~15 )))) # (GND)
// \MULT1|ula|Add1~17  = CARRY((\MULT1|wEntrada1ULA[8]~83_combout  & ((!\MULT1|ula|Add1~15 ) # (!\MULT1|wEntrada2ULA[8]~69_combout ))) # (!\MULT1|wEntrada1ULA[8]~83_combout  & (!\MULT1|wEntrada2ULA[8]~69_combout  & !\MULT1|ula|Add1~15 )))

	.dataa(\MULT1|wEntrada1ULA[8]~83_combout ),
	.datab(\MULT1|wEntrada2ULA[8]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~15 ),
	.combout(\MULT1|ula|Add1~16_combout ),
	.cout(\MULT1|ula|Add1~17 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~16 .lut_mask = 16'h962B;
defparam \MULT1|ula|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N18
cycloneive_lcell_comb \MULT1|ula|Add1~18 (
// Equation(s):
// \MULT1|ula|Add1~18_combout  = (\MULT1|wEntrada2ULA[9]~68_combout  & ((\MULT1|wEntrada1ULA[9]~81_combout  & (!\MULT1|ula|Add1~17 )) # (!\MULT1|wEntrada1ULA[9]~81_combout  & ((\MULT1|ula|Add1~17 ) # (GND))))) # (!\MULT1|wEntrada2ULA[9]~68_combout  & 
// ((\MULT1|wEntrada1ULA[9]~81_combout  & (\MULT1|ula|Add1~17  & VCC)) # (!\MULT1|wEntrada1ULA[9]~81_combout  & (!\MULT1|ula|Add1~17 ))))
// \MULT1|ula|Add1~19  = CARRY((\MULT1|wEntrada2ULA[9]~68_combout  & ((!\MULT1|ula|Add1~17 ) # (!\MULT1|wEntrada1ULA[9]~81_combout ))) # (!\MULT1|wEntrada2ULA[9]~68_combout  & (!\MULT1|wEntrada1ULA[9]~81_combout  & !\MULT1|ula|Add1~17 )))

	.dataa(\MULT1|wEntrada2ULA[9]~68_combout ),
	.datab(\MULT1|wEntrada1ULA[9]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~17 ),
	.combout(\MULT1|ula|Add1~18_combout ),
	.cout(\MULT1|ula|Add1~19 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~18 .lut_mask = 16'h692B;
defparam \MULT1|ula|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N20
cycloneive_lcell_comb \MULT1|ula|Add1~20 (
// Equation(s):
// \MULT1|ula|Add1~20_combout  = ((\MULT1|wEntrada2ULA[10]~67_combout  $ (\MULT1|wEntrada1ULA[10]~79_combout  $ (\MULT1|ula|Add1~19 )))) # (GND)
// \MULT1|ula|Add1~21  = CARRY((\MULT1|wEntrada2ULA[10]~67_combout  & (\MULT1|wEntrada1ULA[10]~79_combout  & !\MULT1|ula|Add1~19 )) # (!\MULT1|wEntrada2ULA[10]~67_combout  & ((\MULT1|wEntrada1ULA[10]~79_combout ) # (!\MULT1|ula|Add1~19 ))))

	.dataa(\MULT1|wEntrada2ULA[10]~67_combout ),
	.datab(\MULT1|wEntrada1ULA[10]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~19 ),
	.combout(\MULT1|ula|Add1~20_combout ),
	.cout(\MULT1|ula|Add1~21 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~20 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N22
cycloneive_lcell_comb \MULT1|ula|Add1~22 (
// Equation(s):
// \MULT1|ula|Add1~22_combout  = (\MULT1|wEntrada2ULA[11]~66_combout  & ((\MULT1|wEntrada1ULA[11]~77_combout  & (!\MULT1|ula|Add1~21 )) # (!\MULT1|wEntrada1ULA[11]~77_combout  & ((\MULT1|ula|Add1~21 ) # (GND))))) # (!\MULT1|wEntrada2ULA[11]~66_combout  & 
// ((\MULT1|wEntrada1ULA[11]~77_combout  & (\MULT1|ula|Add1~21  & VCC)) # (!\MULT1|wEntrada1ULA[11]~77_combout  & (!\MULT1|ula|Add1~21 ))))
// \MULT1|ula|Add1~23  = CARRY((\MULT1|wEntrada2ULA[11]~66_combout  & ((!\MULT1|ula|Add1~21 ) # (!\MULT1|wEntrada1ULA[11]~77_combout ))) # (!\MULT1|wEntrada2ULA[11]~66_combout  & (!\MULT1|wEntrada1ULA[11]~77_combout  & !\MULT1|ula|Add1~21 )))

	.dataa(\MULT1|wEntrada2ULA[11]~66_combout ),
	.datab(\MULT1|wEntrada1ULA[11]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~21 ),
	.combout(\MULT1|ula|Add1~22_combout ),
	.cout(\MULT1|ula|Add1~23 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~22 .lut_mask = 16'h692B;
defparam \MULT1|ula|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N24
cycloneive_lcell_comb \MULT1|ula|Add1~24 (
// Equation(s):
// \MULT1|ula|Add1~24_combout  = ((\MULT1|wEntrada2ULA [12] $ (\MULT1|wEntrada1ULA[12]~75_combout  $ (\MULT1|ula|Add1~23 )))) # (GND)
// \MULT1|ula|Add1~25  = CARRY((\MULT1|wEntrada2ULA [12] & (\MULT1|wEntrada1ULA[12]~75_combout  & !\MULT1|ula|Add1~23 )) # (!\MULT1|wEntrada2ULA [12] & ((\MULT1|wEntrada1ULA[12]~75_combout ) # (!\MULT1|ula|Add1~23 ))))

	.dataa(\MULT1|wEntrada2ULA [12]),
	.datab(\MULT1|wEntrada1ULA[12]~75_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~23 ),
	.combout(\MULT1|ula|Add1~24_combout ),
	.cout(\MULT1|ula|Add1~25 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~24 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N26
cycloneive_lcell_comb \MULT1|ula|Add1~26 (
// Equation(s):
// \MULT1|ula|Add1~26_combout  = (\MULT1|wEntrada1ULA[13]~73_combout  & ((\MULT1|wEntrada2ULA [13] & (!\MULT1|ula|Add1~25 )) # (!\MULT1|wEntrada2ULA [13] & (\MULT1|ula|Add1~25  & VCC)))) # (!\MULT1|wEntrada1ULA[13]~73_combout  & ((\MULT1|wEntrada2ULA [13] & 
// ((\MULT1|ula|Add1~25 ) # (GND))) # (!\MULT1|wEntrada2ULA [13] & (!\MULT1|ula|Add1~25 ))))
// \MULT1|ula|Add1~27  = CARRY((\MULT1|wEntrada1ULA[13]~73_combout  & (\MULT1|wEntrada2ULA [13] & !\MULT1|ula|Add1~25 )) # (!\MULT1|wEntrada1ULA[13]~73_combout  & ((\MULT1|wEntrada2ULA [13]) # (!\MULT1|ula|Add1~25 ))))

	.dataa(\MULT1|wEntrada1ULA[13]~73_combout ),
	.datab(\MULT1|wEntrada2ULA [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~25 ),
	.combout(\MULT1|ula|Add1~26_combout ),
	.cout(\MULT1|ula|Add1~27 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~26 .lut_mask = 16'h694D;
defparam \MULT1|ula|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N12
cycloneive_lcell_comb \MULT1|ula|Add0~12 (
// Equation(s):
// \MULT1|ula|Add0~12_combout  = ((\MULT1|wEntrada1ULA[6]~87_combout  $ (\MULT1|wEntrada2ULA[6]~71_combout  $ (!\MULT1|ula|Add0~11 )))) # (GND)
// \MULT1|ula|Add0~13  = CARRY((\MULT1|wEntrada1ULA[6]~87_combout  & ((\MULT1|wEntrada2ULA[6]~71_combout ) # (!\MULT1|ula|Add0~11 ))) # (!\MULT1|wEntrada1ULA[6]~87_combout  & (\MULT1|wEntrada2ULA[6]~71_combout  & !\MULT1|ula|Add0~11 )))

	.dataa(\MULT1|wEntrada1ULA[6]~87_combout ),
	.datab(\MULT1|wEntrada2ULA[6]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~11 ),
	.combout(\MULT1|ula|Add0~12_combout ),
	.cout(\MULT1|ula|Add0~13 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~12 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N14
cycloneive_lcell_comb \MULT1|ula|Add0~14 (
// Equation(s):
// \MULT1|ula|Add0~14_combout  = (\MULT1|wEntrada1ULA[7]~85_combout  & ((\MULT1|wEntrada2ULA[7]~70_combout  & (\MULT1|ula|Add0~13  & VCC)) # (!\MULT1|wEntrada2ULA[7]~70_combout  & (!\MULT1|ula|Add0~13 )))) # (!\MULT1|wEntrada1ULA[7]~85_combout  & 
// ((\MULT1|wEntrada2ULA[7]~70_combout  & (!\MULT1|ula|Add0~13 )) # (!\MULT1|wEntrada2ULA[7]~70_combout  & ((\MULT1|ula|Add0~13 ) # (GND)))))
// \MULT1|ula|Add0~15  = CARRY((\MULT1|wEntrada1ULA[7]~85_combout  & (!\MULT1|wEntrada2ULA[7]~70_combout  & !\MULT1|ula|Add0~13 )) # (!\MULT1|wEntrada1ULA[7]~85_combout  & ((!\MULT1|ula|Add0~13 ) # (!\MULT1|wEntrada2ULA[7]~70_combout ))))

	.dataa(\MULT1|wEntrada1ULA[7]~85_combout ),
	.datab(\MULT1|wEntrada2ULA[7]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~13 ),
	.combout(\MULT1|ula|Add0~14_combout ),
	.cout(\MULT1|ula|Add0~15 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~14 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N16
cycloneive_lcell_comb \MULT1|ula|Add0~16 (
// Equation(s):
// \MULT1|ula|Add0~16_combout  = ((\MULT1|wEntrada2ULA[8]~69_combout  $ (\MULT1|wEntrada1ULA[8]~83_combout  $ (!\MULT1|ula|Add0~15 )))) # (GND)
// \MULT1|ula|Add0~17  = CARRY((\MULT1|wEntrada2ULA[8]~69_combout  & ((\MULT1|wEntrada1ULA[8]~83_combout ) # (!\MULT1|ula|Add0~15 ))) # (!\MULT1|wEntrada2ULA[8]~69_combout  & (\MULT1|wEntrada1ULA[8]~83_combout  & !\MULT1|ula|Add0~15 )))

	.dataa(\MULT1|wEntrada2ULA[8]~69_combout ),
	.datab(\MULT1|wEntrada1ULA[8]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~15 ),
	.combout(\MULT1|ula|Add0~16_combout ),
	.cout(\MULT1|ula|Add0~17 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~16 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N18
cycloneive_lcell_comb \MULT1|ula|Add0~18 (
// Equation(s):
// \MULT1|ula|Add0~18_combout  = (\MULT1|wEntrada2ULA[9]~68_combout  & ((\MULT1|wEntrada1ULA[9]~81_combout  & (\MULT1|ula|Add0~17  & VCC)) # (!\MULT1|wEntrada1ULA[9]~81_combout  & (!\MULT1|ula|Add0~17 )))) # (!\MULT1|wEntrada2ULA[9]~68_combout  & 
// ((\MULT1|wEntrada1ULA[9]~81_combout  & (!\MULT1|ula|Add0~17 )) # (!\MULT1|wEntrada1ULA[9]~81_combout  & ((\MULT1|ula|Add0~17 ) # (GND)))))
// \MULT1|ula|Add0~19  = CARRY((\MULT1|wEntrada2ULA[9]~68_combout  & (!\MULT1|wEntrada1ULA[9]~81_combout  & !\MULT1|ula|Add0~17 )) # (!\MULT1|wEntrada2ULA[9]~68_combout  & ((!\MULT1|ula|Add0~17 ) # (!\MULT1|wEntrada1ULA[9]~81_combout ))))

	.dataa(\MULT1|wEntrada2ULA[9]~68_combout ),
	.datab(\MULT1|wEntrada1ULA[9]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~17 ),
	.combout(\MULT1|ula|Add0~18_combout ),
	.cout(\MULT1|ula|Add0~19 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~18 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N20
cycloneive_lcell_comb \MULT1|ula|Add0~20 (
// Equation(s):
// \MULT1|ula|Add0~20_combout  = ((\MULT1|wEntrada2ULA[10]~67_combout  $ (\MULT1|wEntrada1ULA[10]~79_combout  $ (!\MULT1|ula|Add0~19 )))) # (GND)
// \MULT1|ula|Add0~21  = CARRY((\MULT1|wEntrada2ULA[10]~67_combout  & ((\MULT1|wEntrada1ULA[10]~79_combout ) # (!\MULT1|ula|Add0~19 ))) # (!\MULT1|wEntrada2ULA[10]~67_combout  & (\MULT1|wEntrada1ULA[10]~79_combout  & !\MULT1|ula|Add0~19 )))

	.dataa(\MULT1|wEntrada2ULA[10]~67_combout ),
	.datab(\MULT1|wEntrada1ULA[10]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~19 ),
	.combout(\MULT1|ula|Add0~20_combout ),
	.cout(\MULT1|ula|Add0~21 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~20 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N22
cycloneive_lcell_comb \MULT1|ula|Add0~22 (
// Equation(s):
// \MULT1|ula|Add0~22_combout  = (\MULT1|wEntrada2ULA[11]~66_combout  & ((\MULT1|wEntrada1ULA[11]~77_combout  & (\MULT1|ula|Add0~21  & VCC)) # (!\MULT1|wEntrada1ULA[11]~77_combout  & (!\MULT1|ula|Add0~21 )))) # (!\MULT1|wEntrada2ULA[11]~66_combout  & 
// ((\MULT1|wEntrada1ULA[11]~77_combout  & (!\MULT1|ula|Add0~21 )) # (!\MULT1|wEntrada1ULA[11]~77_combout  & ((\MULT1|ula|Add0~21 ) # (GND)))))
// \MULT1|ula|Add0~23  = CARRY((\MULT1|wEntrada2ULA[11]~66_combout  & (!\MULT1|wEntrada1ULA[11]~77_combout  & !\MULT1|ula|Add0~21 )) # (!\MULT1|wEntrada2ULA[11]~66_combout  & ((!\MULT1|ula|Add0~21 ) # (!\MULT1|wEntrada1ULA[11]~77_combout ))))

	.dataa(\MULT1|wEntrada2ULA[11]~66_combout ),
	.datab(\MULT1|wEntrada1ULA[11]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~21 ),
	.combout(\MULT1|ula|Add0~22_combout ),
	.cout(\MULT1|ula|Add0~23 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~22 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N24
cycloneive_lcell_comb \MULT1|ula|Add0~24 (
// Equation(s):
// \MULT1|ula|Add0~24_combout  = ((\MULT1|wEntrada1ULA[12]~75_combout  $ (\MULT1|wEntrada2ULA [12] $ (!\MULT1|ula|Add0~23 )))) # (GND)
// \MULT1|ula|Add0~25  = CARRY((\MULT1|wEntrada1ULA[12]~75_combout  & ((\MULT1|wEntrada2ULA [12]) # (!\MULT1|ula|Add0~23 ))) # (!\MULT1|wEntrada1ULA[12]~75_combout  & (\MULT1|wEntrada2ULA [12] & !\MULT1|ula|Add0~23 )))

	.dataa(\MULT1|wEntrada1ULA[12]~75_combout ),
	.datab(\MULT1|wEntrada2ULA [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~23 ),
	.combout(\MULT1|ula|Add0~24_combout ),
	.cout(\MULT1|ula|Add0~25 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~24 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N26
cycloneive_lcell_comb \MULT1|ula|Add0~26 (
// Equation(s):
// \MULT1|ula|Add0~26_combout  = (\MULT1|wEntrada1ULA[13]~73_combout  & ((\MULT1|wEntrada2ULA [13] & (\MULT1|ula|Add0~25  & VCC)) # (!\MULT1|wEntrada2ULA [13] & (!\MULT1|ula|Add0~25 )))) # (!\MULT1|wEntrada1ULA[13]~73_combout  & ((\MULT1|wEntrada2ULA [13] & 
// (!\MULT1|ula|Add0~25 )) # (!\MULT1|wEntrada2ULA [13] & ((\MULT1|ula|Add0~25 ) # (GND)))))
// \MULT1|ula|Add0~27  = CARRY((\MULT1|wEntrada1ULA[13]~73_combout  & (!\MULT1|wEntrada2ULA [13] & !\MULT1|ula|Add0~25 )) # (!\MULT1|wEntrada1ULA[13]~73_combout  & ((!\MULT1|ula|Add0~25 ) # (!\MULT1|wEntrada2ULA [13]))))

	.dataa(\MULT1|wEntrada1ULA[13]~73_combout ),
	.datab(\MULT1|wEntrada2ULA [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~25 ),
	.combout(\MULT1|ula|Add0~26_combout ),
	.cout(\MULT1|ula|Add0~27 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~26 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N16
cycloneive_lcell_comb \MULT1|ula|Selector18~3 (
// Equation(s):
// \MULT1|ula|Selector18~3_combout  = (\MULT1|ula|Add0~26_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|aluControl|WideOr0~6_combout ),
	.datab(\MULT1|ula|Add0~26_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector18~3 .lut_mask = 16'h040C;
defparam \MULT1|ula|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N14
cycloneive_lcell_comb \MULT1|ula|Selector18~2 (
// Equation(s):
// \MULT1|ula|Selector18~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~26_combout )) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector18~3_combout ))))) # (!\MULT1|ula|Selector30~1_combout  
// & (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector30~1_combout ),
	.datab(\MULT1|ula|Add1~26_combout ),
	.datac(\MULT1|ula|Selector18~3_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector18~2 .lut_mask = 16'h88F5;
defparam \MULT1|ula|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneive_lcell_comb \MULT1|ula|Selector18 (
// Equation(s):
// \MULT1|ula|Selector18~combout  = (\MULT1|ula|Selector18~2_combout  & (((\MULT1|wEntrada2ULA [13] & \MULT1|wEntrada1ULA[13]~73_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector18~2_combout  & (\MULT1|ula|Selector30~3_combout  & 
// ((\MULT1|wEntrada2ULA [13]) # (\MULT1|wEntrada1ULA[13]~73_combout ))))

	.dataa(\MULT1|wEntrada2ULA [13]),
	.datab(\MULT1|wEntrada1ULA[13]~73_combout ),
	.datac(\MULT1|ula|Selector18~2_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector18~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector18 .lut_mask = 16'h8EF0;
defparam \MULT1|ula|Selector18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N29
dffeas \MULT1|SaidaULA[13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector18~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[13] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneive_lcell_comb \MULT1|wPCNext[13]~12 (
// Equation(s):
// \MULT1|wPCNext[13]~12_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [13])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector18~combout )))

	.dataa(gnd),
	.datab(\MULT1|SaidaULA [13]),
	.datac(\MULT1|ula|Selector18~combout ),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[13]~12 .lut_mask = 16'hCCF0;
defparam \MULT1|wPCNext[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N3
dffeas \MULT1|PC[13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[13]~12_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[13] .is_wysiwyg = "true";
defparam \MULT1|PC[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N27
dffeas \MULT1|PCBack[13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [13]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[13] .is_wysiwyg = "true";
defparam \MULT1|PCBack[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N21
dffeas \MULT1|bancoRegister|registers[11][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N13
dffeas \MULT1|bancoRegister|registers[8][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N9
dffeas \MULT1|bancoRegister|registers[10][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][13]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][13]~q 
// ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[8][13]~q ),
	.datac(\MULT1|bancoRegister|registers[10][13]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~12 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N23
dffeas \MULT1|bancoRegister|registers[9][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~13_combout  = (\MULT1|bancoRegister|Mux18~12_combout  & ((\MULT1|bancoRegister|registers[11][13]~q ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux18~12_combout  & (((\MULT1|bancoRegister|registers[9][13]~q  & 
// \MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[11][13]~q ),
	.datab(\MULT1|bancoRegister|Mux18~12_combout ),
	.datac(\MULT1|bancoRegister|registers[9][13]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~13 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N15
dffeas \MULT1|bancoRegister|registers[2][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N9
dffeas \MULT1|bancoRegister|registers[3][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N11
dffeas \MULT1|bancoRegister|registers[1][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][13]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][13]~q )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[3][13]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[1][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~14 .lut_mask = 16'h8A80;
defparam \MULT1|bancoRegister|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~15_combout  = (\MULT1|bancoRegister|Mux18~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[2][13]~q  & \MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[2][13]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux18~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~15 .lut_mask = 16'hFF40;
defparam \MULT1|bancoRegister|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux18~13_combout )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux18~15_combout )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux18~13_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux18~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y30_N9
dffeas \MULT1|bancoRegister|registers[12][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y32_N15
dffeas \MULT1|bancoRegister|registers[13][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~17_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16]) # (\MULT1|bancoRegister|registers[13][13]~q )))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][13]~q  & (!\MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|registers[12][13]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[13][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~17 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N27
dffeas \MULT1|bancoRegister|registers[14][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux18~17_combout  & ((\MULT1|bancoRegister|registers[15][13]~q ))) # (!\MULT1|bancoRegister|Mux18~17_combout  & (\MULT1|bancoRegister|registers[14][13]~q )))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux18~17_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux18~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][13]~q ),
	.datad(\MULT1|bancoRegister|registers[15][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N9
dffeas \MULT1|bancoRegister|registers[5][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y30_N3
dffeas \MULT1|bancoRegister|registers[4][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~10_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16]) # ((\MULT1|bancoRegister|registers[5][13]~q )))) # (!\MULT1|InstReg [15] & (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[4][13]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][13]~q ),
	.datad(\MULT1|bancoRegister|registers[4][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~10 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N15
dffeas \MULT1|bancoRegister|registers[7][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \MULT1|bancoRegister|registers[6][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux18~10_combout  & (\MULT1|bancoRegister|registers[7][13]~q )) # (!\MULT1|bancoRegister|Mux18~10_combout  & ((\MULT1|bancoRegister|registers[6][13]~q ))))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux18~10_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux18~10_combout ),
	.datac(\MULT1|bancoRegister|registers[7][13]~q ),
	.datad(\MULT1|bancoRegister|registers[6][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~11 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux18~16_combout  & (\MULT1|bancoRegister|Mux18~18_combout )) # (!\MULT1|bancoRegister|Mux18~16_combout  & ((\MULT1|bancoRegister|Mux18~11_combout ))))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux18~16_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux18~16_combout ),
	.datac(\MULT1|bancoRegister|Mux18~18_combout ),
	.datad(\MULT1|bancoRegister|Mux18~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~19 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y29_N17
dffeas \MULT1|bancoRegister|registers[21][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y29_N27
dffeas \MULT1|bancoRegister|registers[25][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N21
dffeas \MULT1|bancoRegister|registers[17][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~0_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[25][13]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[17][13]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[25][13]~q ),
	.datad(\MULT1|bancoRegister|registers[17][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~0 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y29_N25
dffeas \MULT1|bancoRegister|registers[29][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~1_combout  = (\MULT1|bancoRegister|Mux18~0_combout  & (((\MULT1|bancoRegister|registers[29][13]~q ) # (!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux18~0_combout  & (\MULT1|bancoRegister|registers[21][13]~q  & 
// ((\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[21][13]~q ),
	.datab(\MULT1|bancoRegister|Mux18~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][13]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~1 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N25
dffeas \MULT1|bancoRegister|registers[23][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N19
dffeas \MULT1|bancoRegister|registers[31][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N21
dffeas \MULT1|bancoRegister|registers[19][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N11
dffeas \MULT1|bancoRegister|registers[27][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][13]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][13]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][13]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][13]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux18~7_combout  & ((\MULT1|bancoRegister|registers[31][13]~q ))) # (!\MULT1|bancoRegister|Mux18~7_combout  & (\MULT1|bancoRegister|registers[23][13]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux18~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[23][13]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[31][13]~q ),
	.datad(\MULT1|bancoRegister|Mux18~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~8 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N17
dffeas \MULT1|bancoRegister|registers[20][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N5
dffeas \MULT1|bancoRegister|registers[16][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[20][13]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[16][13]~q 
// )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[20][13]~q ),
	.datac(\MULT1|bancoRegister|registers[16][13]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~4 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N11
dffeas \MULT1|bancoRegister|registers[24][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N11
dffeas \MULT1|bancoRegister|registers[28][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~5_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux18~4_combout  & ((\MULT1|bancoRegister|registers[28][13]~q ))) # (!\MULT1|bancoRegister|Mux18~4_combout  & (\MULT1|bancoRegister|registers[24][13]~q )))) # 
// (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux18~4_combout ))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux18~4_combout ),
	.datac(\MULT1|bancoRegister|registers[24][13]~q ),
	.datad(\MULT1|bancoRegister|registers[28][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N31
dffeas \MULT1|bancoRegister|registers[22][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N13
dffeas \MULT1|bancoRegister|registers[18][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~2_combout  = (\MULT1|InstReg [17] & ((\MULT1|InstReg [18]) # ((\MULT1|bancoRegister|registers[22][13]~q )))) # (!\MULT1|InstReg [17] & (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[18][13]~q ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[22][13]~q ),
	.datad(\MULT1|bancoRegister|registers[18][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N1
dffeas \MULT1|bancoRegister|registers[30][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N3
dffeas \MULT1|bancoRegister|registers[26][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~3_combout  = (\MULT1|bancoRegister|Mux18~2_combout  & (((\MULT1|bancoRegister|registers[30][13]~q )) # (!\MULT1|InstReg [18]))) # (!\MULT1|bancoRegister|Mux18~2_combout  & (\MULT1|InstReg [18] & 
// ((\MULT1|bancoRegister|registers[26][13]~q ))))

	.dataa(\MULT1|bancoRegister|Mux18~2_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[30][13]~q ),
	.datad(\MULT1|bancoRegister|registers[26][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~3 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux18~3_combout ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux18~5_combout  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux18~5_combout ),
	.datac(\MULT1|bancoRegister|Mux18~3_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~6 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~9_combout  = (\MULT1|bancoRegister|Mux18~6_combout  & (((\MULT1|bancoRegister|Mux18~8_combout ) # (!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux18~6_combout  & (\MULT1|bancoRegister|Mux18~1_combout  & ((\MULT1|InstReg 
// [15]))))

	.dataa(\MULT1|bancoRegister|Mux18~1_combout ),
	.datab(\MULT1|bancoRegister|Mux18~8_combout ),
	.datac(\MULT1|bancoRegister|Mux18~6_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~9 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux18~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux18~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux18~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux18~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux18~19_combout ),
	.datab(\MULT1|InstReg [19]),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux18~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux18~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N25
dffeas \MULT1|A[13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux18~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[13] .is_wysiwyg = "true";
defparam \MULT1|A[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N20
cycloneive_lcell_comb \MULT1|wEntrada1ULA[13]~72 (
// Equation(s):
// \MULT1|wEntrada1ULA[13]~72_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [13])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [13])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [13]),
	.datad(\MULT1|A [13]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[13]~72 .lut_mask = 16'hF3C0;
defparam \MULT1|wEntrada1ULA[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N26
cycloneive_lcell_comb \MULT1|wEntrada1ULA[13]~73 (
// Equation(s):
// \MULT1|wEntrada1ULA[13]~73_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|wEntrada1ULA[13]~72_combout ))) # (!\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|PCBack [13]))

	.dataa(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [13]),
	.datad(\MULT1|wEntrada1ULA[13]~72_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[13]~73 .lut_mask = 16'hFA50;
defparam \MULT1|wEntrada1ULA[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N28
cycloneive_lcell_comb \MULT1|ula|Add1~28 (
// Equation(s):
// \MULT1|ula|Add1~28_combout  = ((\MULT1|wEntrada2ULA [14] $ (\MULT1|wEntrada1ULA[14]~71_combout  $ (\MULT1|ula|Add1~27 )))) # (GND)
// \MULT1|ula|Add1~29  = CARRY((\MULT1|wEntrada2ULA [14] & (\MULT1|wEntrada1ULA[14]~71_combout  & !\MULT1|ula|Add1~27 )) # (!\MULT1|wEntrada2ULA [14] & ((\MULT1|wEntrada1ULA[14]~71_combout ) # (!\MULT1|ula|Add1~27 ))))

	.dataa(\MULT1|wEntrada2ULA [14]),
	.datab(\MULT1|wEntrada1ULA[14]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~27 ),
	.combout(\MULT1|ula|Add1~28_combout ),
	.cout(\MULT1|ula|Add1~29 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~28 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N28
cycloneive_lcell_comb \MULT1|ula|Add0~28 (
// Equation(s):
// \MULT1|ula|Add0~28_combout  = ((\MULT1|wEntrada2ULA [14] $ (\MULT1|wEntrada1ULA[14]~71_combout  $ (!\MULT1|ula|Add0~27 )))) # (GND)
// \MULT1|ula|Add0~29  = CARRY((\MULT1|wEntrada2ULA [14] & ((\MULT1|wEntrada1ULA[14]~71_combout ) # (!\MULT1|ula|Add0~27 ))) # (!\MULT1|wEntrada2ULA [14] & (\MULT1|wEntrada1ULA[14]~71_combout  & !\MULT1|ula|Add0~27 )))

	.dataa(\MULT1|wEntrada2ULA [14]),
	.datab(\MULT1|wEntrada1ULA[14]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~27 ),
	.combout(\MULT1|ula|Add0~28_combout ),
	.cout(\MULT1|ula|Add0~29 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~28 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N14
cycloneive_lcell_comb \MULT1|ula|Selector17~3 (
// Equation(s):
// \MULT1|ula|Selector17~3_combout  = (\MULT1|ula|Add0~28_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|aluControl|WideOr0~6_combout ),
	.datab(\MULT1|ula|Add0~28_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector17~3 .lut_mask = 16'h040C;
defparam \MULT1|ula|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneive_lcell_comb \MULT1|ula|Selector17~2 (
// Equation(s):
// \MULT1|ula|Selector17~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~28_combout )) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector17~3_combout ))))) # (!\MULT1|ula|Selector30~1_combout  
// & (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Add1~28_combout ),
	.datab(\MULT1|ula|Selector17~3_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector17~2 .lut_mask = 16'hA0CF;
defparam \MULT1|ula|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneive_lcell_comb \MULT1|ula|Selector17 (
// Equation(s):
// \MULT1|ula|Selector17~combout  = (\MULT1|ula|Selector17~2_combout  & (((\MULT1|wEntrada2ULA [14] & \MULT1|wEntrada1ULA[14]~71_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector17~2_combout  & (\MULT1|ula|Selector30~3_combout  & 
// ((\MULT1|wEntrada2ULA [14]) # (\MULT1|wEntrada1ULA[14]~71_combout ))))

	.dataa(\MULT1|ula|Selector17~2_combout ),
	.datab(\MULT1|wEntrada2ULA [14]),
	.datac(\MULT1|wEntrada1ULA[14]~71_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector17~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector17 .lut_mask = 16'hD4AA;
defparam \MULT1|ula|Selector17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N7
dffeas \MULT1|SaidaULA[14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector17~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[14] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneive_lcell_comb \MULT1|wPCNext[14]~13 (
// Equation(s):
// \MULT1|wPCNext[14]~13_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [14]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector17~combout ))

	.dataa(\MULT1|ula|Selector17~combout ),
	.datab(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datac(gnd),
	.datad(\MULT1|SaidaULA [14]),
	.cin(gnd),
	.combout(\MULT1|wPCNext[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[14]~13 .lut_mask = 16'hEE22;
defparam \MULT1|wPCNext[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N13
dffeas \MULT1|PC[14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[14]~13_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[14] .is_wysiwyg = "true";
defparam \MULT1|PC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N13
dffeas \MULT1|PCBack[14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [14]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[14] .is_wysiwyg = "true";
defparam \MULT1|PCBack[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N5
dffeas \MULT1|bancoRegister|registers[24][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N11
dffeas \MULT1|bancoRegister|registers[16][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~4_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[24][14]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((!\MULT1|InstReg [17] & \MULT1|bancoRegister|registers[16][14]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[24][14]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[16][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~4 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N25
dffeas \MULT1|bancoRegister|registers[20][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N19
dffeas \MULT1|bancoRegister|registers[28][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~5_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux17~4_combout  & ((\MULT1|bancoRegister|registers[28][14]~q ))) # (!\MULT1|bancoRegister|Mux17~4_combout  & (\MULT1|bancoRegister|registers[20][14]~q )))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux17~4_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux17~4_combout ),
	.datac(\MULT1|bancoRegister|registers[20][14]~q ),
	.datad(\MULT1|bancoRegister|registers[28][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N23
dffeas \MULT1|bancoRegister|registers[26][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~2_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[26][14]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[18][14]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[26][14]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][14]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y32_N11
dffeas \MULT1|bancoRegister|registers[22][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N13
dffeas \MULT1|bancoRegister|registers[30][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~3_combout  = (\MULT1|bancoRegister|Mux17~2_combout  & (((\MULT1|bancoRegister|registers[30][14]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux17~2_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[22][14]~q )))

	.dataa(\MULT1|bancoRegister|Mux17~2_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][14]~q ),
	.datad(\MULT1|bancoRegister|registers[30][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~6_combout  = (\MULT1|InstReg [16] & ((\MULT1|InstReg [15]) # ((\MULT1|bancoRegister|Mux17~3_combout )))) # (!\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|Mux17~5_combout )))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux17~5_combout ),
	.datad(\MULT1|bancoRegister|Mux17~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~6 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y30_N5
dffeas \MULT1|bancoRegister|registers[31][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N17
dffeas \MULT1|bancoRegister|registers[19][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y30_N1
dffeas \MULT1|bancoRegister|registers[23][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[23][14]~q ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][14]~q  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[19][14]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[23][14]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y28_N15
dffeas \MULT1|bancoRegister|registers[27][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~8_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux17~7_combout  & (\MULT1|bancoRegister|registers[31][14]~q )) # (!\MULT1|bancoRegister|Mux17~7_combout  & ((\MULT1|bancoRegister|registers[27][14]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux17~7_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[31][14]~q ),
	.datac(\MULT1|bancoRegister|Mux17~7_combout ),
	.datad(\MULT1|bancoRegister|registers[27][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~8 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N5
dffeas \MULT1|bancoRegister|registers[29][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N9
dffeas \MULT1|bancoRegister|registers[25][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N27
dffeas \MULT1|bancoRegister|registers[21][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y31_N17
dffeas \MULT1|bancoRegister|registers[17][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~0_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[21][14]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[17][14]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[21][14]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[17][14]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~0 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~1_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux17~0_combout  & (\MULT1|bancoRegister|registers[29][14]~q )) # (!\MULT1|bancoRegister|Mux17~0_combout  & ((\MULT1|bancoRegister|registers[25][14]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux17~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][14]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][14]~q ),
	.datad(\MULT1|bancoRegister|Mux17~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~1 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~9_combout  = (\MULT1|bancoRegister|Mux17~6_combout  & ((\MULT1|bancoRegister|Mux17~8_combout ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux17~6_combout  & (((\MULT1|InstReg [15] & 
// \MULT1|bancoRegister|Mux17~1_combout ))))

	.dataa(\MULT1|bancoRegister|Mux17~6_combout ),
	.datab(\MULT1|bancoRegister|Mux17~8_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux17~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~9 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N31
dffeas \MULT1|bancoRegister|registers[5][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N17
dffeas \MULT1|bancoRegister|registers[4][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~12_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[5][14]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[4][14]~q )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][14]~q ),
	.datad(\MULT1|bancoRegister|registers[4][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~12 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N15
dffeas \MULT1|bancoRegister|registers[6][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y28_N3
dffeas \MULT1|bancoRegister|registers[7][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~13_combout  = (\MULT1|bancoRegister|Mux17~12_combout  & (((\MULT1|bancoRegister|registers[7][14]~q ) # (!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux17~12_combout  & (\MULT1|bancoRegister|registers[6][14]~q  & 
// ((\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|Mux17~12_combout ),
	.datab(\MULT1|bancoRegister|registers[6][14]~q ),
	.datac(\MULT1|bancoRegister|registers[7][14]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~13 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N9
dffeas \MULT1|bancoRegister|registers[2][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \MULT1|bancoRegister|registers[3][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N5
dffeas \MULT1|bancoRegister|registers[1][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][14]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][14]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][14]~q ),
	.datab(\MULT1|bancoRegister|registers[1][14]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~14 .lut_mask = 16'hA0C0;
defparam \MULT1|bancoRegister|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~15_combout  = (\MULT1|bancoRegister|Mux17~14_combout ) # ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[2][14]~q  & !\MULT1|InstReg [15])))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[2][14]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux17~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~15 .lut_mask = 16'hFF08;
defparam \MULT1|bancoRegister|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~16_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux17~13_combout )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux17~15_combout )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux17~13_combout ),
	.datad(\MULT1|bancoRegister|Mux17~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~16 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y35_N5
dffeas \MULT1|bancoRegister|registers[11][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y35_N9
dffeas \MULT1|bancoRegister|registers[9][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N3
dffeas \MULT1|bancoRegister|registers[8][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N1
dffeas \MULT1|bancoRegister|registers[10][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][14]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][14]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[8][14]~q ),
	.datac(\MULT1|bancoRegister|registers[10][14]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~11_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux17~10_combout  & (\MULT1|bancoRegister|registers[11][14]~q )) # (!\MULT1|bancoRegister|Mux17~10_combout  & ((\MULT1|bancoRegister|registers[9][14]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux17~10_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[11][14]~q ),
	.datac(\MULT1|bancoRegister|registers[9][14]~q ),
	.datad(\MULT1|bancoRegister|Mux17~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \MULT1|bancoRegister|registers[15][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[14][14]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[14][14]~feeder_combout  = \MULT1|wDadoEscritaReg[14]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[14][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][14]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[14][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N25
dffeas \MULT1|bancoRegister|registers[14][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y30_N3
dffeas \MULT1|bancoRegister|registers[12][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \MULT1|bancoRegister|registers[13][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][14]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][14]~q 
// ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[12][14]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[13][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~17 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux17~17_combout  & (\MULT1|bancoRegister|registers[15][14]~q )) # (!\MULT1|bancoRegister|Mux17~17_combout  & ((\MULT1|bancoRegister|registers[14][14]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux17~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][14]~q ),
	.datac(\MULT1|bancoRegister|registers[14][14]~q ),
	.datad(\MULT1|bancoRegister|Mux17~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~19_combout  = (\MULT1|bancoRegister|Mux17~16_combout  & (((\MULT1|bancoRegister|Mux17~18_combout ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux17~16_combout  & (\MULT1|bancoRegister|Mux17~11_combout  & 
// (\MULT1|InstReg [18])))

	.dataa(\MULT1|bancoRegister|Mux17~16_combout ),
	.datab(\MULT1|bancoRegister|Mux17~11_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux17~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~19 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux17~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux17~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux17~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux17~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux17~9_combout ),
	.datab(\MULT1|bancoRegister|Mux17~19_combout ),
	.datac(gnd),
	.datad(\MULT1|InstReg [19]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux17~20 .lut_mask = 16'hAACC;
defparam \MULT1|bancoRegister|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N19
dffeas \MULT1|A[14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux17~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[14] .is_wysiwyg = "true";
defparam \MULT1|A[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N10
cycloneive_lcell_comb \MULT1|wEntrada1ULA[14]~70 (
// Equation(s):
// \MULT1|wEntrada1ULA[14]~70_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [14]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [14]))

	.dataa(\MULT1|A [14]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[14]~70 .lut_mask = 16'hE2E2;
defparam \MULT1|wEntrada1ULA[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N12
cycloneive_lcell_comb \MULT1|wEntrada1ULA[14]~71 (
// Equation(s):
// \MULT1|wEntrada1ULA[14]~71_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|wEntrada1ULA[14]~70_combout ))) # (!\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|PCBack [14]))

	.dataa(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [14]),
	.datad(\MULT1|wEntrada1ULA[14]~70_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[14]~71 .lut_mask = 16'hFA50;
defparam \MULT1|wEntrada1ULA[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y36_N30
cycloneive_lcell_comb \MULT1|ula|Add0~30 (
// Equation(s):
// \MULT1|ula|Add0~30_combout  = (\MULT1|wEntrada1ULA[15]~69_combout  & ((\MULT1|wEntrada2ULA [15] & (\MULT1|ula|Add0~29  & VCC)) # (!\MULT1|wEntrada2ULA [15] & (!\MULT1|ula|Add0~29 )))) # (!\MULT1|wEntrada1ULA[15]~69_combout  & ((\MULT1|wEntrada2ULA [15] & 
// (!\MULT1|ula|Add0~29 )) # (!\MULT1|wEntrada2ULA [15] & ((\MULT1|ula|Add0~29 ) # (GND)))))
// \MULT1|ula|Add0~31  = CARRY((\MULT1|wEntrada1ULA[15]~69_combout  & (!\MULT1|wEntrada2ULA [15] & !\MULT1|ula|Add0~29 )) # (!\MULT1|wEntrada1ULA[15]~69_combout  & ((!\MULT1|ula|Add0~29 ) # (!\MULT1|wEntrada2ULA [15]))))

	.dataa(\MULT1|wEntrada1ULA[15]~69_combout ),
	.datab(\MULT1|wEntrada2ULA [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~29 ),
	.combout(\MULT1|ula|Add0~30_combout ),
	.cout(\MULT1|ula|Add0~31 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~30 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N0
cycloneive_lcell_comb \MULT1|ula|Add0~32 (
// Equation(s):
// \MULT1|ula|Add0~32_combout  = ((\MULT1|wEntrada2ULA [16] $ (\MULT1|wEntrada1ULA[16]~67_combout  $ (!\MULT1|ula|Add0~31 )))) # (GND)
// \MULT1|ula|Add0~33  = CARRY((\MULT1|wEntrada2ULA [16] & ((\MULT1|wEntrada1ULA[16]~67_combout ) # (!\MULT1|ula|Add0~31 ))) # (!\MULT1|wEntrada2ULA [16] & (\MULT1|wEntrada1ULA[16]~67_combout  & !\MULT1|ula|Add0~31 )))

	.dataa(\MULT1|wEntrada2ULA [16]),
	.datab(\MULT1|wEntrada1ULA[16]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~31 ),
	.combout(\MULT1|ula|Add0~32_combout ),
	.cout(\MULT1|ula|Add0~33 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~32 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N2
cycloneive_lcell_comb \MULT1|ula|Add0~34 (
// Equation(s):
// \MULT1|ula|Add0~34_combout  = (\MULT1|wEntrada2ULA [17] & ((\MULT1|wEntrada1ULA[17]~65_combout  & (\MULT1|ula|Add0~33  & VCC)) # (!\MULT1|wEntrada1ULA[17]~65_combout  & (!\MULT1|ula|Add0~33 )))) # (!\MULT1|wEntrada2ULA [17] & 
// ((\MULT1|wEntrada1ULA[17]~65_combout  & (!\MULT1|ula|Add0~33 )) # (!\MULT1|wEntrada1ULA[17]~65_combout  & ((\MULT1|ula|Add0~33 ) # (GND)))))
// \MULT1|ula|Add0~35  = CARRY((\MULT1|wEntrada2ULA [17] & (!\MULT1|wEntrada1ULA[17]~65_combout  & !\MULT1|ula|Add0~33 )) # (!\MULT1|wEntrada2ULA [17] & ((!\MULT1|ula|Add0~33 ) # (!\MULT1|wEntrada1ULA[17]~65_combout ))))

	.dataa(\MULT1|wEntrada2ULA [17]),
	.datab(\MULT1|wEntrada1ULA[17]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~33 ),
	.combout(\MULT1|ula|Add0~34_combout ),
	.cout(\MULT1|ula|Add0~35 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~34 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N26
cycloneive_lcell_comb \MULT1|ula|Selector14~3 (
// Equation(s):
// \MULT1|ula|Selector14~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~34_combout  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|ula|Add0~34_combout ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector14~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y36_N30
cycloneive_lcell_comb \MULT1|ula|Add1~30 (
// Equation(s):
// \MULT1|ula|Add1~30_combout  = (\MULT1|wEntrada2ULA [15] & ((\MULT1|wEntrada1ULA[15]~69_combout  & (!\MULT1|ula|Add1~29 )) # (!\MULT1|wEntrada1ULA[15]~69_combout  & ((\MULT1|ula|Add1~29 ) # (GND))))) # (!\MULT1|wEntrada2ULA [15] & 
// ((\MULT1|wEntrada1ULA[15]~69_combout  & (\MULT1|ula|Add1~29  & VCC)) # (!\MULT1|wEntrada1ULA[15]~69_combout  & (!\MULT1|ula|Add1~29 ))))
// \MULT1|ula|Add1~31  = CARRY((\MULT1|wEntrada2ULA [15] & ((!\MULT1|ula|Add1~29 ) # (!\MULT1|wEntrada1ULA[15]~69_combout ))) # (!\MULT1|wEntrada2ULA [15] & (!\MULT1|wEntrada1ULA[15]~69_combout  & !\MULT1|ula|Add1~29 )))

	.dataa(\MULT1|wEntrada2ULA [15]),
	.datab(\MULT1|wEntrada1ULA[15]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~29 ),
	.combout(\MULT1|ula|Add1~30_combout ),
	.cout(\MULT1|ula|Add1~31 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~30 .lut_mask = 16'h692B;
defparam \MULT1|ula|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N0
cycloneive_lcell_comb \MULT1|ula|Add1~32 (
// Equation(s):
// \MULT1|ula|Add1~32_combout  = ((\MULT1|wEntrada2ULA [16] $ (\MULT1|wEntrada1ULA[16]~67_combout  $ (\MULT1|ula|Add1~31 )))) # (GND)
// \MULT1|ula|Add1~33  = CARRY((\MULT1|wEntrada2ULA [16] & (\MULT1|wEntrada1ULA[16]~67_combout  & !\MULT1|ula|Add1~31 )) # (!\MULT1|wEntrada2ULA [16] & ((\MULT1|wEntrada1ULA[16]~67_combout ) # (!\MULT1|ula|Add1~31 ))))

	.dataa(\MULT1|wEntrada2ULA [16]),
	.datab(\MULT1|wEntrada1ULA[16]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~31 ),
	.combout(\MULT1|ula|Add1~32_combout ),
	.cout(\MULT1|ula|Add1~33 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~32 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneive_lcell_comb \MULT1|ula|Add1~34 (
// Equation(s):
// \MULT1|ula|Add1~34_combout  = (\MULT1|wEntrada1ULA[17]~65_combout  & ((\MULT1|wEntrada2ULA [17] & (!\MULT1|ula|Add1~33 )) # (!\MULT1|wEntrada2ULA [17] & (\MULT1|ula|Add1~33  & VCC)))) # (!\MULT1|wEntrada1ULA[17]~65_combout  & ((\MULT1|wEntrada2ULA [17] & 
// ((\MULT1|ula|Add1~33 ) # (GND))) # (!\MULT1|wEntrada2ULA [17] & (!\MULT1|ula|Add1~33 ))))
// \MULT1|ula|Add1~35  = CARRY((\MULT1|wEntrada1ULA[17]~65_combout  & (\MULT1|wEntrada2ULA [17] & !\MULT1|ula|Add1~33 )) # (!\MULT1|wEntrada1ULA[17]~65_combout  & ((\MULT1|wEntrada2ULA [17]) # (!\MULT1|ula|Add1~33 ))))

	.dataa(\MULT1|wEntrada1ULA[17]~65_combout ),
	.datab(\MULT1|wEntrada2ULA [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~33 ),
	.combout(\MULT1|ula|Add1~34_combout ),
	.cout(\MULT1|ula|Add1~35 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~34 .lut_mask = 16'h694D;
defparam \MULT1|ula|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \MULT1|ula|Selector14~2 (
// Equation(s):
// \MULT1|ula|Selector14~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~34_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector14~3_combout )))) # (!\MULT1|ula|Selector30~1_combout  
// & (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector30~1_combout ),
	.datab(\MULT1|ula|Selector14~3_combout ),
	.datac(\MULT1|ula|Selector30~2_combout ),
	.datad(\MULT1|ula|Add1~34_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector14~2 .lut_mask = 16'hAD0D;
defparam \MULT1|ula|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \MULT1|ula|Selector14 (
// Equation(s):
// \MULT1|ula|Selector14~combout  = (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[17]~65_combout  & ((\MULT1|wEntrada2ULA [17]) # (!\MULT1|ula|Selector14~2_combout ))) # (!\MULT1|wEntrada1ULA[17]~65_combout  & (!\MULT1|ula|Selector14~2_combout  & 
// \MULT1|wEntrada2ULA [17])))) # (!\MULT1|ula|Selector30~3_combout  & (((\MULT1|ula|Selector14~2_combout ))))

	.dataa(\MULT1|ula|Selector30~3_combout ),
	.datab(\MULT1|wEntrada1ULA[17]~65_combout ),
	.datac(\MULT1|ula|Selector14~2_combout ),
	.datad(\MULT1|wEntrada2ULA [17]),
	.cin(gnd),
	.combout(\MULT1|ula|Selector14~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector14 .lut_mask = 16'hDA58;
defparam \MULT1|ula|Selector14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N23
dffeas \MULT1|SaidaULA[17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector14~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[17] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \MULT1|wPCNext[17]~16 (
// Equation(s):
// \MULT1|wPCNext[17]~16_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [17]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector14~combout ))

	.dataa(\MULT1|ula|Selector14~combout ),
	.datab(gnd),
	.datac(\MULT1|SaidaULA [17]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[17]~16 .lut_mask = 16'hF0AA;
defparam \MULT1|wPCNext[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N11
dffeas \MULT1|PC[17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[17]~16_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[17] .is_wysiwyg = "true";
defparam \MULT1|PC[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \MULT1|bancoRegister|registers[6][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \MULT1|bancoRegister|registers[4][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \MULT1|bancoRegister|registers[5][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~10_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[5][17]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][17]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[4][17]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][17]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~10 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|registers[7][17]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[7][17]~feeder_combout  = \MULT1|wDadoEscritaReg[17]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[7][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][17]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[7][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \MULT1|bancoRegister|registers[7][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[7][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~11_combout  = (\MULT1|bancoRegister|Mux14~10_combout  & (((\MULT1|bancoRegister|registers[7][17]~q ) # (!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux14~10_combout  & (\MULT1|bancoRegister|registers[6][17]~q  & 
// (\MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|registers[6][17]~q ),
	.datab(\MULT1|bancoRegister|Mux14~10_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[7][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~11 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N15
dffeas \MULT1|bancoRegister|registers[12][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N13
dffeas \MULT1|bancoRegister|registers[13][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][17]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][17]~q 
// ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[12][17]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[13][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~17 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N27
dffeas \MULT1|bancoRegister|registers[14][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~18_combout  = (\MULT1|bancoRegister|Mux14~17_combout  & ((\MULT1|bancoRegister|registers[15][17]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux14~17_combout  & (((\MULT1|bancoRegister|registers[14][17]~q  & 
// \MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[15][17]~q ),
	.datab(\MULT1|bancoRegister|Mux14~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][17]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~18 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y34_N29
dffeas \MULT1|bancoRegister|registers[8][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N5
dffeas \MULT1|bancoRegister|registers[10][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][17]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][17]~q 
// ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[8][17]~q ),
	.datac(\MULT1|bancoRegister|registers[10][17]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~12 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N27
dffeas \MULT1|bancoRegister|registers[9][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y28_N19
dffeas \MULT1|bancoRegister|registers[11][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~13_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux14~12_combout  & ((\MULT1|bancoRegister|registers[11][17]~q ))) # (!\MULT1|bancoRegister|Mux14~12_combout  & (\MULT1|bancoRegister|registers[9][17]~q )))) # 
// (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|Mux14~12_combout ))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux14~12_combout ),
	.datac(\MULT1|bancoRegister|registers[9][17]~q ),
	.datad(\MULT1|bancoRegister|registers[11][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \MULT1|bancoRegister|registers[3][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N23
dffeas \MULT1|bancoRegister|registers[1][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][17]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][17]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][17]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[1][17]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~14 .lut_mask = 16'h88C0;
defparam \MULT1|bancoRegister|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \MULT1|bancoRegister|registers[2][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~15_combout  = (\MULT1|bancoRegister|Mux14~14_combout ) # ((\MULT1|bancoRegister|registers[2][17]~q  & (!\MULT1|InstReg [15] & \MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|Mux14~14_combout ),
	.datab(\MULT1|bancoRegister|registers[2][17]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~15 .lut_mask = 16'hAEAA;
defparam \MULT1|bancoRegister|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~16_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux14~13_combout ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux14~15_combout  & !\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|Mux14~13_combout ),
	.datab(\MULT1|bancoRegister|Mux14~15_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~16 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux14~16_combout  & ((\MULT1|bancoRegister|Mux14~18_combout ))) # (!\MULT1|bancoRegister|Mux14~16_combout  & (\MULT1|bancoRegister|Mux14~11_combout )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux14~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux14~11_combout ),
	.datac(\MULT1|bancoRegister|Mux14~18_combout ),
	.datad(\MULT1|bancoRegister|Mux14~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~19 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N7
dffeas \MULT1|bancoRegister|registers[25][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N1
dffeas \MULT1|bancoRegister|registers[17][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~0_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[25][17]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[17][17]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][17]~q ),
	.datad(\MULT1|bancoRegister|registers[17][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[29][17]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[29][17]~feeder_combout  = \MULT1|wDadoEscritaReg[17]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[29][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][17]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[29][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N25
dffeas \MULT1|bancoRegister|registers[29][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[29][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y29_N1
dffeas \MULT1|bancoRegister|registers[21][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~1_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux14~0_combout  & (\MULT1|bancoRegister|registers[29][17]~q )) # (!\MULT1|bancoRegister|Mux14~0_combout  & ((\MULT1|bancoRegister|registers[21][17]~q ))))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux14~0_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux14~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][17]~q ),
	.datad(\MULT1|bancoRegister|registers[21][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N11
dffeas \MULT1|bancoRegister|registers[23][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \MULT1|bancoRegister|registers[19][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \MULT1|bancoRegister|registers[27][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][17]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][17]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][17]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][17]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N25
dffeas \MULT1|bancoRegister|registers[31][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux14~7_combout  & ((\MULT1|bancoRegister|registers[31][17]~q ))) # (!\MULT1|bancoRegister|Mux14~7_combout  & (\MULT1|bancoRegister|registers[23][17]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux14~7_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[23][17]~q ),
	.datac(\MULT1|bancoRegister|Mux14~7_combout ),
	.datad(\MULT1|bancoRegister|registers[31][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~8 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \MULT1|bancoRegister|registers[26][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N15
dffeas \MULT1|bancoRegister|registers[30][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y29_N1
dffeas \MULT1|bancoRegister|registers[22][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N3
dffeas \MULT1|bancoRegister|registers[18][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~2_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[22][17]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[18][17]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][17]~q ),
	.datad(\MULT1|bancoRegister|registers[18][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~3_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux14~2_combout  & ((\MULT1|bancoRegister|registers[30][17]~q ))) # (!\MULT1|bancoRegister|Mux14~2_combout  & (\MULT1|bancoRegister|registers[26][17]~q )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux14~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[26][17]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[30][17]~q ),
	.datad(\MULT1|bancoRegister|Mux14~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~3 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N19
dffeas \MULT1|bancoRegister|registers[28][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N13
dffeas \MULT1|bancoRegister|registers[24][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y30_N31
dffeas \MULT1|bancoRegister|registers[16][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N1
dffeas \MULT1|bancoRegister|registers[20][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[20][17]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[16][17]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[16][17]~q ),
	.datab(\MULT1|bancoRegister|registers[20][17]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~4 .lut_mask = 16'hFC0A;
defparam \MULT1|bancoRegister|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~5_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux14~4_combout  & (\MULT1|bancoRegister|registers[28][17]~q )) # (!\MULT1|bancoRegister|Mux14~4_combout  & ((\MULT1|bancoRegister|registers[24][17]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux14~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][17]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[24][17]~q ),
	.datad(\MULT1|bancoRegister|Mux14~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux14~3_combout )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux14~5_combout )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux14~3_combout ),
	.datac(\MULT1|bancoRegister|Mux14~5_combout ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~6 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux14~6_combout  & ((\MULT1|bancoRegister|Mux14~8_combout ))) # (!\MULT1|bancoRegister|Mux14~6_combout  & (\MULT1|bancoRegister|Mux14~1_combout )))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux14~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux14~1_combout ),
	.datab(\MULT1|bancoRegister|Mux14~8_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux14~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux14~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux14~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux14~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux14~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux14~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux14~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux14~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N19
dffeas \MULT1|A[17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux14~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[17] .is_wysiwyg = "true";
defparam \MULT1|A[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \MULT1|wEntrada1ULA[17]~64 (
// Equation(s):
// \MULT1|wEntrada1ULA[17]~64_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [17])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [17])))

	.dataa(\MULT1|PC [17]),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datad(\MULT1|A [17]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[17]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[17]~64 .lut_mask = 16'hAFA0;
defparam \MULT1|wEntrada1ULA[17]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N7
dffeas \MULT1|PCBack[17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [17]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[17] .is_wysiwyg = "true";
defparam \MULT1|PCBack[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneive_lcell_comb \MULT1|wEntrada1ULA[17]~65 (
// Equation(s):
// \MULT1|wEntrada1ULA[17]~65_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[17]~64_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [17])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[17]~64_combout ),
	.datac(\MULT1|PCBack [17]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[17]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[17]~65 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[17]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N4
cycloneive_lcell_comb \MULT1|ula|Add1~36 (
// Equation(s):
// \MULT1|ula|Add1~36_combout  = ((\MULT1|wEntrada2ULA [18] $ (\MULT1|wEntrada1ULA[18]~63_combout  $ (\MULT1|ula|Add1~35 )))) # (GND)
// \MULT1|ula|Add1~37  = CARRY((\MULT1|wEntrada2ULA [18] & (\MULT1|wEntrada1ULA[18]~63_combout  & !\MULT1|ula|Add1~35 )) # (!\MULT1|wEntrada2ULA [18] & ((\MULT1|wEntrada1ULA[18]~63_combout ) # (!\MULT1|ula|Add1~35 ))))

	.dataa(\MULT1|wEntrada2ULA [18]),
	.datab(\MULT1|wEntrada1ULA[18]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~35 ),
	.combout(\MULT1|ula|Add1~36_combout ),
	.cout(\MULT1|ula|Add1~37 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~36 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N4
cycloneive_lcell_comb \MULT1|ula|Add0~36 (
// Equation(s):
// \MULT1|ula|Add0~36_combout  = ((\MULT1|wEntrada2ULA [18] $ (\MULT1|wEntrada1ULA[18]~63_combout  $ (!\MULT1|ula|Add0~35 )))) # (GND)
// \MULT1|ula|Add0~37  = CARRY((\MULT1|wEntrada2ULA [18] & ((\MULT1|wEntrada1ULA[18]~63_combout ) # (!\MULT1|ula|Add0~35 ))) # (!\MULT1|wEntrada2ULA [18] & (\MULT1|wEntrada1ULA[18]~63_combout  & !\MULT1|ula|Add0~35 )))

	.dataa(\MULT1|wEntrada2ULA [18]),
	.datab(\MULT1|wEntrada1ULA[18]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~35 ),
	.combout(\MULT1|ula|Add0~36_combout ),
	.cout(\MULT1|ula|Add0~37 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~36 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \MULT1|ula|Selector13~3 (
// Equation(s):
// \MULT1|ula|Selector13~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~36_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~36_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector13~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \MULT1|ula|Selector13~2 (
// Equation(s):
// \MULT1|ula|Selector13~2_combout  = (\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~36_combout  & (\MULT1|ula|Selector30~1_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector13~3_combout ) # (!\MULT1|ula|Selector30~1_combout ))))

	.dataa(\MULT1|ula|Add1~36_combout ),
	.datab(\MULT1|ula|Selector30~2_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Selector13~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector13~2 .lut_mask = 16'hB383;
defparam \MULT1|ula|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N8
cycloneive_lcell_comb \MULT1|ula|Selector13 (
// Equation(s):
// \MULT1|ula|Selector13~combout  = (\MULT1|ula|Selector13~2_combout  & (((\MULT1|wEntrada2ULA [18] & \MULT1|wEntrada1ULA[18]~63_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector13~2_combout  & (\MULT1|ula|Selector30~3_combout  & 
// ((\MULT1|wEntrada2ULA [18]) # (\MULT1|wEntrada1ULA[18]~63_combout ))))

	.dataa(\MULT1|wEntrada2ULA [18]),
	.datab(\MULT1|ula|Selector13~2_combout ),
	.datac(\MULT1|wEntrada1ULA[18]~63_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector13~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector13 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N9
dffeas \MULT1|SaidaULA[18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector13~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[18] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N0
cycloneive_lcell_comb \MULT1|wPCNext[18]~17 (
// Equation(s):
// \MULT1|wPCNext[18]~17_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [18]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector13~combout ))

	.dataa(\MULT1|ula|Selector13~combout ),
	.datab(gnd),
	.datac(\MULT1|SaidaULA [18]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[18]~17 .lut_mask = 16'hF0AA;
defparam \MULT1|wPCNext[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N1
dffeas \MULT1|PC[18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[18]~17_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[18] .is_wysiwyg = "true";
defparam \MULT1|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[18]~36 (
// Equation(s):
// \MULT1|wDadoEscritaReg[18]~36_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [18])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [18])))

	.dataa(gnd),
	.datab(\MULT1|MemReg [18]),
	.datac(\MULT1|PC [18]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[18]~36 .lut_mask = 16'hCCF0;
defparam \MULT1|wDadoEscritaReg[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[18]~37 (
// Equation(s):
// \MULT1|wDadoEscritaReg[18]~37_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[18]~36_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|SaidaULA 
// [18]))))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[18]~36_combout ))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|wDadoEscritaReg[18]~36_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|SaidaULA [18]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[18]~37 .lut_mask = 16'hCEC4;
defparam \MULT1|wDadoEscritaReg[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \MULT1|bancoRegister|registers[11][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|registers[9][18]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[9][18]~feeder_combout  = \MULT1|wDadoEscritaReg[18]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[9][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][18]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[9][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N29
dffeas \MULT1|bancoRegister|registers[9][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N3
dffeas \MULT1|bancoRegister|registers[8][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \MULT1|bancoRegister|registers[10][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][18]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][18]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[8][18]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][18]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~10 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~11_combout  = (\MULT1|bancoRegister|Mux13~10_combout  & ((\MULT1|bancoRegister|registers[11][18]~q ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux13~10_combout  & (((\MULT1|bancoRegister|registers[9][18]~q  & 
// \MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[11][18]~q ),
	.datab(\MULT1|bancoRegister|registers[9][18]~q ),
	.datac(\MULT1|bancoRegister|Mux13~10_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~11 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \MULT1|bancoRegister|registers[15][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N29
dffeas \MULT1|bancoRegister|registers[14][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N1
dffeas \MULT1|bancoRegister|registers[12][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \MULT1|bancoRegister|registers[13][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~17_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[13][18]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][18]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[12][18]~q ),
	.datac(\MULT1|bancoRegister|registers[13][18]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux13~17_combout  & (\MULT1|bancoRegister|registers[15][18]~q )) # (!\MULT1|bancoRegister|Mux13~17_combout  & ((\MULT1|bancoRegister|registers[14][18]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux13~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][18]~q ),
	.datac(\MULT1|bancoRegister|registers[14][18]~q ),
	.datad(\MULT1|bancoRegister|Mux13~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N27
dffeas \MULT1|bancoRegister|registers[1][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N1
dffeas \MULT1|bancoRegister|registers[3][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][18]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][18]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][18]~q ),
	.datab(\MULT1|bancoRegister|registers[3][18]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~14 .lut_mask = 16'hCA00;
defparam \MULT1|bancoRegister|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \MULT1|bancoRegister|registers[2][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~15_combout  = (\MULT1|bancoRegister|Mux13~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|InstReg [16] & \MULT1|bancoRegister|registers[2][18]~q )))

	.dataa(\MULT1|bancoRegister|Mux13~14_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[2][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~15 .lut_mask = 16'hBAAA;
defparam \MULT1|bancoRegister|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \MULT1|bancoRegister|registers[6][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \MULT1|bancoRegister|registers[4][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N13
dffeas \MULT1|bancoRegister|registers[5][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][18]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][18]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[4][18]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][18]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~12 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|registers[7][18]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[7][18]~feeder_combout  = \MULT1|wDadoEscritaReg[18]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[7][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][18]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[7][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \MULT1|bancoRegister|registers[7][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[7][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~13_combout  = (\MULT1|bancoRegister|Mux13~12_combout  & (((\MULT1|bancoRegister|registers[7][18]~q ) # (!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux13~12_combout  & (\MULT1|bancoRegister|registers[6][18]~q  & 
// (\MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|registers[6][18]~q ),
	.datab(\MULT1|bancoRegister|Mux13~12_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[7][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~13 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~16_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux13~13_combout ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux13~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux13~15_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux13~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~16 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~19_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux13~16_combout  & ((\MULT1|bancoRegister|Mux13~18_combout ))) # (!\MULT1|bancoRegister|Mux13~16_combout  & (\MULT1|bancoRegister|Mux13~11_combout )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux13~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux13~11_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|Mux13~18_combout ),
	.datad(\MULT1|bancoRegister|Mux13~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~19 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \MULT1|bancoRegister|registers[18][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \MULT1|bancoRegister|registers[26][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[26][18]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][18]~q )))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][18]~q ),
	.datad(\MULT1|bancoRegister|registers[26][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N1
dffeas \MULT1|bancoRegister|registers[30][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N23
dffeas \MULT1|bancoRegister|registers[22][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~3_combout  = (\MULT1|bancoRegister|Mux13~2_combout  & ((\MULT1|bancoRegister|registers[30][18]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux13~2_combout  & (((\MULT1|bancoRegister|registers[22][18]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|Mux13~2_combout ),
	.datab(\MULT1|bancoRegister|registers[30][18]~q ),
	.datac(\MULT1|bancoRegister|registers[22][18]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~3 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|registers[20][18]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[20][18]~feeder_combout  = \MULT1|wDadoEscritaReg[18]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[20][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][18]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[20][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N31
dffeas \MULT1|bancoRegister|registers[20][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[20][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N11
dffeas \MULT1|bancoRegister|registers[16][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N1
dffeas \MULT1|bancoRegister|registers[24][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17]) # (\MULT1|bancoRegister|registers[24][18]~q )))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[16][18]~q  & (!\MULT1|InstReg [17])))

	.dataa(\MULT1|bancoRegister|registers[16][18]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[24][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~4 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \MULT1|bancoRegister|registers[28][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~5_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux13~4_combout  & ((\MULT1|bancoRegister|registers[28][18]~q ))) # (!\MULT1|bancoRegister|Mux13~4_combout  & (\MULT1|bancoRegister|registers[20][18]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux13~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[20][18]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux13~4_combout ),
	.datad(\MULT1|bancoRegister|registers[28][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~5 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~6_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux13~3_combout ) # ((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (((!\MULT1|InstReg [15] & \MULT1|bancoRegister|Mux13~5_combout ))))

	.dataa(\MULT1|bancoRegister|Mux13~3_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux13~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~6 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N7
dffeas \MULT1|bancoRegister|registers[23][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \MULT1|bancoRegister|registers[19][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~7_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[23][18]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[19][18]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[23][18]~q ),
	.datad(\MULT1|bancoRegister|registers[19][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \MULT1|bancoRegister|registers[27][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y29_N11
dffeas \MULT1|bancoRegister|registers[31][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~8_combout  = (\MULT1|bancoRegister|Mux13~7_combout  & (((\MULT1|bancoRegister|registers[31][18]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux13~7_combout  & (\MULT1|bancoRegister|registers[27][18]~q  & 
// (\MULT1|InstReg [18])))

	.dataa(\MULT1|bancoRegister|Mux13~7_combout ),
	.datab(\MULT1|bancoRegister|registers[27][18]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[31][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~8 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N9
dffeas \MULT1|bancoRegister|registers[29][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N31
dffeas \MULT1|bancoRegister|registers[21][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N1
dffeas \MULT1|bancoRegister|registers[17][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~0_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[21][18]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[17][18]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[21][18]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[17][18]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~0 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \MULT1|bancoRegister|registers[25][18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[18]~37_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][18] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~1_combout  = (\MULT1|bancoRegister|Mux13~0_combout  & ((\MULT1|bancoRegister|registers[29][18]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux13~0_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[25][18]~q ))))

	.dataa(\MULT1|bancoRegister|registers[29][18]~q ),
	.datab(\MULT1|bancoRegister|Mux13~0_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[25][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~1 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~9_combout  = (\MULT1|bancoRegister|Mux13~6_combout  & ((\MULT1|bancoRegister|Mux13~8_combout ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux13~6_combout  & (((\MULT1|InstReg [15] & 
// \MULT1|bancoRegister|Mux13~1_combout ))))

	.dataa(\MULT1|bancoRegister|Mux13~6_combout ),
	.datab(\MULT1|bancoRegister|Mux13~8_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux13~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~9 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux13~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux13~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux13~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux13~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux13~19_combout ),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux13~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux13~20 .lut_mask = 16'hFC0C;
defparam \MULT1|bancoRegister|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N15
dffeas \MULT1|A[18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux13~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[18] .is_wysiwyg = "true";
defparam \MULT1|A[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N28
cycloneive_lcell_comb \MULT1|wEntrada1ULA[18]~62 (
// Equation(s):
// \MULT1|wEntrada1ULA[18]~62_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [18])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [18])))

	.dataa(\MULT1|PC [18]),
	.datab(gnd),
	.datac(\MULT1|A [18]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[18]~62_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[18]~62 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[18]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N3
dffeas \MULT1|PCBack[18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [18]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[18] .is_wysiwyg = "true";
defparam \MULT1|PCBack[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N2
cycloneive_lcell_comb \MULT1|wEntrada1ULA[18]~63 (
// Equation(s):
// \MULT1|wEntrada1ULA[18]~63_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[18]~62_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [18])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[18]~62_combout ),
	.datac(\MULT1|PCBack [18]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[18]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[18]~63 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[18]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N6
cycloneive_lcell_comb \MULT1|ula|Add0~38 (
// Equation(s):
// \MULT1|ula|Add0~38_combout  = (\MULT1|wEntrada2ULA [19] & ((\MULT1|wEntrada1ULA[19]~61_combout  & (\MULT1|ula|Add0~37  & VCC)) # (!\MULT1|wEntrada1ULA[19]~61_combout  & (!\MULT1|ula|Add0~37 )))) # (!\MULT1|wEntrada2ULA [19] & 
// ((\MULT1|wEntrada1ULA[19]~61_combout  & (!\MULT1|ula|Add0~37 )) # (!\MULT1|wEntrada1ULA[19]~61_combout  & ((\MULT1|ula|Add0~37 ) # (GND)))))
// \MULT1|ula|Add0~39  = CARRY((\MULT1|wEntrada2ULA [19] & (!\MULT1|wEntrada1ULA[19]~61_combout  & !\MULT1|ula|Add0~37 )) # (!\MULT1|wEntrada2ULA [19] & ((!\MULT1|ula|Add0~37 ) # (!\MULT1|wEntrada1ULA[19]~61_combout ))))

	.dataa(\MULT1|wEntrada2ULA [19]),
	.datab(\MULT1|wEntrada1ULA[19]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~37 ),
	.combout(\MULT1|ula|Add0~38_combout ),
	.cout(\MULT1|ula|Add0~39 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~38 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \MULT1|ula|Selector12~3 (
// Equation(s):
// \MULT1|ula|Selector12~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~38_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~38_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector12~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N6
cycloneive_lcell_comb \MULT1|ula|Add1~38 (
// Equation(s):
// \MULT1|ula|Add1~38_combout  = (\MULT1|wEntrada1ULA[19]~61_combout  & ((\MULT1|wEntrada2ULA [19] & (!\MULT1|ula|Add1~37 )) # (!\MULT1|wEntrada2ULA [19] & (\MULT1|ula|Add1~37  & VCC)))) # (!\MULT1|wEntrada1ULA[19]~61_combout  & ((\MULT1|wEntrada2ULA [19] & 
// ((\MULT1|ula|Add1~37 ) # (GND))) # (!\MULT1|wEntrada2ULA [19] & (!\MULT1|ula|Add1~37 ))))
// \MULT1|ula|Add1~39  = CARRY((\MULT1|wEntrada1ULA[19]~61_combout  & (\MULT1|wEntrada2ULA [19] & !\MULT1|ula|Add1~37 )) # (!\MULT1|wEntrada1ULA[19]~61_combout  & ((\MULT1|wEntrada2ULA [19]) # (!\MULT1|ula|Add1~37 ))))

	.dataa(\MULT1|wEntrada1ULA[19]~61_combout ),
	.datab(\MULT1|wEntrada2ULA [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~37 ),
	.combout(\MULT1|ula|Add1~38_combout ),
	.cout(\MULT1|ula|Add1~39 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~38 .lut_mask = 16'h694D;
defparam \MULT1|ula|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N24
cycloneive_lcell_comb \MULT1|ula|Selector12~2 (
// Equation(s):
// \MULT1|ula|Selector12~2_combout  = (\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector30~1_combout  & \MULT1|ula|Add1~38_combout )))) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector12~3_combout ) # ((!\MULT1|ula|Selector30~1_combout 
// ))))

	.dataa(\MULT1|ula|Selector12~3_combout ),
	.datab(\MULT1|ula|Selector30~2_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Add1~38_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector12~2 .lut_mask = 16'hE323;
defparam \MULT1|ula|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N10
cycloneive_lcell_comb \MULT1|ula|Selector12 (
// Equation(s):
// \MULT1|ula|Selector12~combout  = (\MULT1|ula|Selector12~2_combout  & (((\MULT1|wEntrada2ULA [19] & \MULT1|wEntrada1ULA[19]~61_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector12~2_combout  & (\MULT1|ula|Selector30~3_combout  & 
// ((\MULT1|wEntrada2ULA [19]) # (\MULT1|wEntrada1ULA[19]~61_combout ))))

	.dataa(\MULT1|wEntrada2ULA [19]),
	.datab(\MULT1|ula|Selector12~2_combout ),
	.datac(\MULT1|wEntrada1ULA[19]~61_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector12~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector12 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N11
dffeas \MULT1|SaidaULA[19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[19] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N2
cycloneive_lcell_comb \MULT1|wPCNext[19]~18 (
// Equation(s):
// \MULT1|wPCNext[19]~18_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [19])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector12~combout )))

	.dataa(\MULT1|SaidaULA [19]),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datad(\MULT1|ula|Selector12~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[19]~18 .lut_mask = 16'hAFA0;
defparam \MULT1|wPCNext[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N3
dffeas \MULT1|PC[19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[19]~18_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[19] .is_wysiwyg = "true";
defparam \MULT1|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[19]~38 (
// Equation(s):
// \MULT1|wDadoEscritaReg[19]~38_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [19]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|PC [19]))

	.dataa(gnd),
	.datab(\MULT1|PC [19]),
	.datac(\MULT1|MemReg [19]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[19]~38 .lut_mask = 16'hF0CC;
defparam \MULT1|wDadoEscritaReg[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[19]~39 (
// Equation(s):
// \MULT1|wDadoEscritaReg[19]~39_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[19]~38_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [19])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[19]~38_combout ))))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|SaidaULA [19]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[19]~38_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[19]~39 .lut_mask = 16'hFD08;
defparam \MULT1|wDadoEscritaReg[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \MULT1|bancoRegister|registers[15][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \MULT1|bancoRegister|registers[13][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N29
dffeas \MULT1|bancoRegister|registers[12][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[13][19]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[12][19]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[13][19]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[12][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~17 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N17
dffeas \MULT1|bancoRegister|registers[14][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~18_combout  = (\MULT1|bancoRegister|Mux12~17_combout  & ((\MULT1|bancoRegister|registers[15][19]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux12~17_combout  & (((\MULT1|bancoRegister|registers[14][19]~q  & 
// \MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[15][19]~q ),
	.datab(\MULT1|bancoRegister|Mux12~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][19]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~18 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|registers[9][19]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[9][19]~feeder_combout  = \MULT1|wDadoEscritaReg[19]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[9][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][19]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[9][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \MULT1|bancoRegister|registers[9][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y29_N21
dffeas \MULT1|bancoRegister|registers[8][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \MULT1|bancoRegister|registers[10][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][19]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][19]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[8][19]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][19]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~12 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \MULT1|bancoRegister|registers[11][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~13_combout  = (\MULT1|bancoRegister|Mux12~12_combout  & (((\MULT1|bancoRegister|registers[11][19]~q ) # (!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux12~12_combout  & (\MULT1|bancoRegister|registers[9][19]~q  & 
// ((\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[9][19]~q ),
	.datab(\MULT1|bancoRegister|Mux12~12_combout ),
	.datac(\MULT1|bancoRegister|registers[11][19]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~13 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N7
dffeas \MULT1|bancoRegister|registers[1][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N21
dffeas \MULT1|bancoRegister|registers[3][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][19]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][19]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[1][19]~q ),
	.datad(\MULT1|bancoRegister|registers[3][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N13
dffeas \MULT1|bancoRegister|registers[2][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~15_combout  = (\MULT1|bancoRegister|Mux12~14_combout ) # ((\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & \MULT1|bancoRegister|registers[2][19]~q )))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux12~14_combout ),
	.datad(\MULT1|bancoRegister|registers[2][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~15 .lut_mask = 16'hF2F0;
defparam \MULT1|bancoRegister|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux12~13_combout )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux12~15_combout )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux12~13_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux12~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|registers[7][19]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[7][19]~feeder_combout  = \MULT1|wDadoEscritaReg[19]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[7][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][19]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[7][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \MULT1|bancoRegister|registers[7][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[7][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \MULT1|bancoRegister|registers[4][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N15
dffeas \MULT1|bancoRegister|registers[5][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][19]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][19]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[4][19]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][19]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~10 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N5
dffeas \MULT1|bancoRegister|registers[6][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux12~10_combout  & (\MULT1|bancoRegister|registers[7][19]~q )) # (!\MULT1|bancoRegister|Mux12~10_combout  & ((\MULT1|bancoRegister|registers[6][19]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux12~10_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[7][19]~q ),
	.datac(\MULT1|bancoRegister|Mux12~10_combout ),
	.datad(\MULT1|bancoRegister|registers[6][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~11 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux12~16_combout  & (\MULT1|bancoRegister|Mux12~18_combout )) # (!\MULT1|bancoRegister|Mux12~16_combout  & ((\MULT1|bancoRegister|Mux12~11_combout ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux12~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux12~18_combout ),
	.datac(\MULT1|bancoRegister|Mux12~16_combout ),
	.datad(\MULT1|bancoRegister|Mux12~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~19 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y29_N31
dffeas \MULT1|bancoRegister|registers[17][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y29_N29
dffeas \MULT1|bancoRegister|registers[25][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~0_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[25][19]~q ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[17][19]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[17][19]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[25][19]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~0 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][19]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][19]~feeder_combout  = \MULT1|wDadoEscritaReg[19]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][19]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y29_N13
dffeas \MULT1|bancoRegister|registers[21][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|registers[29][19]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[29][19]~feeder_combout  = \MULT1|wDadoEscritaReg[19]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[29][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][19]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[29][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N19
dffeas \MULT1|bancoRegister|registers[29][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[29][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~1_combout  = (\MULT1|bancoRegister|Mux12~0_combout  & (((\MULT1|bancoRegister|registers[29][19]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux12~0_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[21][19]~q )))

	.dataa(\MULT1|bancoRegister|Mux12~0_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[21][19]~q ),
	.datad(\MULT1|bancoRegister|registers[29][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~1 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N17
dffeas \MULT1|bancoRegister|registers[23][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \MULT1|bancoRegister|registers[19][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \MULT1|bancoRegister|registers[27][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][19]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][19]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][19]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][19]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N29
dffeas \MULT1|bancoRegister|registers[31][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux12~7_combout  & ((\MULT1|bancoRegister|registers[31][19]~q ))) # (!\MULT1|bancoRegister|Mux12~7_combout  & (\MULT1|bancoRegister|registers[23][19]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux12~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[23][19]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux12~7_combout ),
	.datad(\MULT1|bancoRegister|registers[31][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~8 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y28_N27
dffeas \MULT1|bancoRegister|registers[24][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N5
dffeas \MULT1|bancoRegister|registers[16][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N13
dffeas \MULT1|bancoRegister|registers[20][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~4_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18]) # (\MULT1|bancoRegister|registers[20][19]~q )))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[16][19]~q  & (!\MULT1|InstReg [18])))

	.dataa(\MULT1|bancoRegister|registers[16][19]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[20][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~4 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N15
dffeas \MULT1|bancoRegister|registers[28][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~5_combout  = (\MULT1|bancoRegister|Mux12~4_combout  & (((\MULT1|bancoRegister|registers[28][19]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux12~4_combout  & (\MULT1|bancoRegister|registers[24][19]~q  & 
// (\MULT1|InstReg [18])))

	.dataa(\MULT1|bancoRegister|registers[24][19]~q ),
	.datab(\MULT1|bancoRegister|Mux12~4_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[28][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~5 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y29_N5
dffeas \MULT1|bancoRegister|registers[22][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N11
dffeas \MULT1|bancoRegister|registers[18][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~2_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[22][19]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[18][19]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][19]~q ),
	.datad(\MULT1|bancoRegister|registers[18][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N3
dffeas \MULT1|bancoRegister|registers[30][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N25
dffeas \MULT1|bancoRegister|registers[26][19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[19]~39_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][19] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~3_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux12~2_combout  & (\MULT1|bancoRegister|registers[30][19]~q )) # (!\MULT1|bancoRegister|Mux12~2_combout  & ((\MULT1|bancoRegister|registers[26][19]~q ))))) # 
// (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux12~2_combout ))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux12~2_combout ),
	.datac(\MULT1|bancoRegister|registers[30][19]~q ),
	.datad(\MULT1|bancoRegister|registers[26][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~3 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux12~3_combout ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux12~5_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux12~5_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux12~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~6 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux12~6_combout  & ((\MULT1|bancoRegister|Mux12~8_combout ))) # (!\MULT1|bancoRegister|Mux12~6_combout  & (\MULT1|bancoRegister|Mux12~1_combout )))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux12~6_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux12~1_combout ),
	.datac(\MULT1|bancoRegister|Mux12~8_combout ),
	.datad(\MULT1|bancoRegister|Mux12~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~9 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux12~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux12~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux12~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux12~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux12~19_combout ),
	.datab(\MULT1|InstReg [19]),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux12~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux12~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N9
dffeas \MULT1|A[19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux12~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[19] .is_wysiwyg = "true";
defparam \MULT1|A[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N10
cycloneive_lcell_comb \MULT1|wEntrada1ULA[19]~60 (
// Equation(s):
// \MULT1|wEntrada1ULA[19]~60_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [19])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [19])))

	.dataa(\MULT1|PC [19]),
	.datab(gnd),
	.datac(\MULT1|A [19]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[19]~60 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[19]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N5
dffeas \MULT1|PCBack[19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [19]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[19] .is_wysiwyg = "true";
defparam \MULT1|PCBack[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N4
cycloneive_lcell_comb \MULT1|wEntrada1ULA[19]~61 (
// Equation(s):
// \MULT1|wEntrada1ULA[19]~61_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[19]~60_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [19])))

	.dataa(\MULT1|wEntrada1ULA[19]~60_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [19]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[19]~61_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[19]~61 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[19]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N8
cycloneive_lcell_comb \MULT1|ula|Add1~40 (
// Equation(s):
// \MULT1|ula|Add1~40_combout  = ((\MULT1|wEntrada2ULA[20]~43_combout  $ (\MULT1|wEntrada1ULA[20]~59_combout  $ (\MULT1|ula|Add1~39 )))) # (GND)
// \MULT1|ula|Add1~41  = CARRY((\MULT1|wEntrada2ULA[20]~43_combout  & (\MULT1|wEntrada1ULA[20]~59_combout  & !\MULT1|ula|Add1~39 )) # (!\MULT1|wEntrada2ULA[20]~43_combout  & ((\MULT1|wEntrada1ULA[20]~59_combout ) # (!\MULT1|ula|Add1~39 ))))

	.dataa(\MULT1|wEntrada2ULA[20]~43_combout ),
	.datab(\MULT1|wEntrada1ULA[20]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add1~39 ),
	.combout(\MULT1|ula|Add1~40_combout ),
	.cout(\MULT1|ula|Add1~41 ));
// synopsys translate_off
defparam \MULT1|ula|Add1~40 .lut_mask = 16'h964D;
defparam \MULT1|ula|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N8
cycloneive_lcell_comb \MULT1|ula|Add0~40 (
// Equation(s):
// \MULT1|ula|Add0~40_combout  = ((\MULT1|wEntrada2ULA[20]~43_combout  $ (\MULT1|wEntrada1ULA[20]~59_combout  $ (!\MULT1|ula|Add0~39 )))) # (GND)
// \MULT1|ula|Add0~41  = CARRY((\MULT1|wEntrada2ULA[20]~43_combout  & ((\MULT1|wEntrada1ULA[20]~59_combout ) # (!\MULT1|ula|Add0~39 ))) # (!\MULT1|wEntrada2ULA[20]~43_combout  & (\MULT1|wEntrada1ULA[20]~59_combout  & !\MULT1|ula|Add0~39 )))

	.dataa(\MULT1|wEntrada2ULA[20]~43_combout ),
	.datab(\MULT1|wEntrada1ULA[20]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~39 ),
	.combout(\MULT1|ula|Add0~40_combout ),
	.cout(\MULT1|ula|Add0~41 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~40 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N8
cycloneive_lcell_comb \MULT1|ula|Selector11~3 (
// Equation(s):
// \MULT1|ula|Selector11~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~40_combout  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|ula|Add0~40_combout ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector11~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N22
cycloneive_lcell_comb \MULT1|ula|Selector11~2 (
// Equation(s):
// \MULT1|ula|Selector11~2_combout  = (\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~40_combout  & (\MULT1|ula|Selector30~1_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector11~3_combout ) # (!\MULT1|ula|Selector30~1_combout ))))

	.dataa(\MULT1|ula|Add1~40_combout ),
	.datab(\MULT1|ula|Selector30~2_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Selector11~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector11~2 .lut_mask = 16'hB383;
defparam \MULT1|ula|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N12
cycloneive_lcell_comb \MULT1|ula|Selector11 (
// Equation(s):
// \MULT1|ula|Selector11~combout  = (\MULT1|ula|Selector11~2_combout  & (((\MULT1|wEntrada2ULA[20]~43_combout  & \MULT1|wEntrada1ULA[20]~59_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector11~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada2ULA[20]~43_combout ) # (\MULT1|wEntrada1ULA[20]~59_combout ))))

	.dataa(\MULT1|wEntrada2ULA[20]~43_combout ),
	.datab(\MULT1|wEntrada1ULA[20]~59_combout ),
	.datac(\MULT1|ula|Selector11~2_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector11~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector11 .lut_mask = 16'h8EF0;
defparam \MULT1|ula|Selector11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N13
dffeas \MULT1|SaidaULA[20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[20] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N20
cycloneive_lcell_comb \MULT1|wPCNext[20]~19 (
// Equation(s):
// \MULT1|wPCNext[20]~19_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [20]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector11~combout ))

	.dataa(\MULT1|ula|Selector11~combout ),
	.datab(gnd),
	.datac(\MULT1|SaidaULA [20]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[20]~19 .lut_mask = 16'hF0AA;
defparam \MULT1|wPCNext[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N21
dffeas \MULT1|PC[20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[20]~19_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[20] .is_wysiwyg = "true";
defparam \MULT1|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[20]~40 (
// Equation(s):
// \MULT1|wDadoEscritaReg[20]~40_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [20]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|PC [20]))

	.dataa(gnd),
	.datab(\MULT1|PC [20]),
	.datac(\MULT1|MemReg [20]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[20]~40 .lut_mask = 16'hF0CC;
defparam \MULT1|wDadoEscritaReg[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[20]~41 (
// Equation(s):
// \MULT1|wDadoEscritaReg[20]~41_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[20]~40_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [20])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[20]~40_combout ))))

	.dataa(\MULT1|SaidaULA [20]),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[20]~40_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[20]~41 .lut_mask = 16'hFB08;
defparam \MULT1|wDadoEscritaReg[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N23
dffeas \MULT1|bancoRegister|registers[15][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \MULT1|bancoRegister|registers[13][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y33_N19
dffeas \MULT1|bancoRegister|registers[12][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~17_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][20]~q ) # ((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[12][20]~q  & !\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[13][20]~q ),
	.datab(\MULT1|bancoRegister|registers[12][20]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~17 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N31
dffeas \MULT1|bancoRegister|registers[14][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~18_combout  = (\MULT1|bancoRegister|Mux11~17_combout  & ((\MULT1|bancoRegister|registers[15][20]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux11~17_combout  & (((\MULT1|bancoRegister|registers[14][20]~q  & 
// \MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[15][20]~q ),
	.datab(\MULT1|bancoRegister|Mux11~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][20]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~18 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N25
dffeas \MULT1|bancoRegister|registers[8][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \MULT1|bancoRegister|registers[10][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][20]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][20]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[8][20]~q ),
	.datac(\MULT1|bancoRegister|registers[10][20]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \MULT1|bancoRegister|registers[11][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N21
dffeas \MULT1|bancoRegister|registers[9][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~11_combout  = (\MULT1|bancoRegister|Mux11~10_combout  & ((\MULT1|bancoRegister|registers[11][20]~q ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux11~10_combout  & (((\MULT1|bancoRegister|registers[9][20]~q  & 
// \MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux11~10_combout ),
	.datab(\MULT1|bancoRegister|registers[11][20]~q ),
	.datac(\MULT1|bancoRegister|registers[9][20]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~11 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N15
dffeas \MULT1|bancoRegister|registers[6][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \MULT1|bancoRegister|registers[7][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \MULT1|bancoRegister|registers[4][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N29
dffeas \MULT1|bancoRegister|registers[5][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[5][20]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][20]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[4][20]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][20]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~12 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux11~12_combout  & ((\MULT1|bancoRegister|registers[7][20]~q ))) # (!\MULT1|bancoRegister|Mux11~12_combout  & (\MULT1|bancoRegister|registers[6][20]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux11~12_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][20]~q ),
	.datac(\MULT1|bancoRegister|registers[7][20]~q ),
	.datad(\MULT1|bancoRegister|Mux11~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~13 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \MULT1|bancoRegister|registers[2][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N23
dffeas \MULT1|bancoRegister|registers[3][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N1
dffeas \MULT1|bancoRegister|registers[1][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][20]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][20]~q )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[3][20]~q ),
	.datac(\MULT1|bancoRegister|registers[1][20]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~14 .lut_mask = 16'h88A0;
defparam \MULT1|bancoRegister|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~15_combout  = (\MULT1|bancoRegister|Mux11~14_combout ) # ((\MULT1|bancoRegister|registers[2][20]~q  & (\MULT1|InstReg [16] & !\MULT1|InstReg [15])))

	.dataa(\MULT1|bancoRegister|registers[2][20]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|Mux11~14_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~15 .lut_mask = 16'hF0F8;
defparam \MULT1|bancoRegister|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~16_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux11~13_combout ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((!\MULT1|InstReg [18] & \MULT1|bancoRegister|Mux11~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux11~13_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux11~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~16 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~19_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux11~16_combout  & (\MULT1|bancoRegister|Mux11~18_combout )) # (!\MULT1|bancoRegister|Mux11~16_combout  & ((\MULT1|bancoRegister|Mux11~11_combout ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux11~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux11~18_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|Mux11~11_combout ),
	.datad(\MULT1|bancoRegister|Mux11~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~19 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N3
dffeas \MULT1|bancoRegister|registers[17][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N13
dffeas \MULT1|bancoRegister|registers[21][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~0_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[21][20]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[17][20]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[17][20]~q ),
	.datad(\MULT1|bancoRegister|registers[21][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~0 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N31
dffeas \MULT1|bancoRegister|registers[29][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|registers[25][20]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[25][20]~feeder_combout  = \MULT1|wDadoEscritaReg[20]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[25][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][20]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[25][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \MULT1|bancoRegister|registers[25][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[25][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~1_combout  = (\MULT1|bancoRegister|Mux11~0_combout  & ((\MULT1|bancoRegister|registers[29][20]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux11~0_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[25][20]~q ))))

	.dataa(\MULT1|bancoRegister|Mux11~0_combout ),
	.datab(\MULT1|bancoRegister|registers[29][20]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[25][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~1 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \MULT1|bancoRegister|registers[23][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N9
dffeas \MULT1|bancoRegister|registers[19][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~7_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[23][20]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[19][20]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[23][20]~q ),
	.datad(\MULT1|bancoRegister|registers[19][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N7
dffeas \MULT1|bancoRegister|registers[27][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \MULT1|bancoRegister|registers[31][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~8_combout  = (\MULT1|bancoRegister|Mux11~7_combout  & (((\MULT1|bancoRegister|registers[31][20]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux11~7_combout  & (\MULT1|bancoRegister|registers[27][20]~q  & 
// (\MULT1|InstReg [18])))

	.dataa(\MULT1|bancoRegister|Mux11~7_combout ),
	.datab(\MULT1|bancoRegister|registers[27][20]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[31][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~8 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N9
dffeas \MULT1|bancoRegister|registers[16][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N31
dffeas \MULT1|bancoRegister|registers[24][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~4_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[24][20]~q ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[16][20]~q 
// ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[16][20]~q ),
	.datac(\MULT1|bancoRegister|registers[24][20]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~4 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|registers[20][20]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[20][20]~feeder_combout  = \MULT1|wDadoEscritaReg[20]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[20][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][20]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[20][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N27
dffeas \MULT1|bancoRegister|registers[20][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[20][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \MULT1|bancoRegister|registers[28][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~5_combout  = (\MULT1|bancoRegister|Mux11~4_combout  & (((\MULT1|bancoRegister|registers[28][20]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux11~4_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[20][20]~q )))

	.dataa(\MULT1|bancoRegister|Mux11~4_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[20][20]~q ),
	.datad(\MULT1|bancoRegister|registers[28][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~5 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \MULT1|bancoRegister|registers[30][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \MULT1|bancoRegister|registers[22][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \MULT1|bancoRegister|registers[18][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \MULT1|bancoRegister|registers[26][20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[20]~41_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][20] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[26][20]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][20]~q )))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][20]~q ),
	.datad(\MULT1|bancoRegister|registers[26][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~3_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux11~2_combout  & (\MULT1|bancoRegister|registers[30][20]~q )) # (!\MULT1|bancoRegister|Mux11~2_combout  & ((\MULT1|bancoRegister|registers[22][20]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux11~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][20]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][20]~q ),
	.datad(\MULT1|bancoRegister|Mux11~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux11~3_combout ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux11~5_combout  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux11~5_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|Mux11~3_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~6 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux11~6_combout  & ((\MULT1|bancoRegister|Mux11~8_combout ))) # (!\MULT1|bancoRegister|Mux11~6_combout  & (\MULT1|bancoRegister|Mux11~1_combout )))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux11~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux11~1_combout ),
	.datab(\MULT1|bancoRegister|Mux11~8_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux11~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux11~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux11~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux11~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux11~19_combout ))

	.dataa(\MULT1|InstReg [19]),
	.datab(\MULT1|bancoRegister|Mux11~19_combout ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux11~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux11~20 .lut_mask = 16'hEE44;
defparam \MULT1|bancoRegister|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \MULT1|A[20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux11~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[20] .is_wysiwyg = "true";
defparam \MULT1|A[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \MULT1|wEntrada1ULA[20]~58 (
// Equation(s):
// \MULT1|wEntrada1ULA[20]~58_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [20]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [20]))

	.dataa(gnd),
	.datab(\MULT1|A [20]),
	.datac(\MULT1|PC [20]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[20]~58_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[20]~58 .lut_mask = 16'hF0CC;
defparam \MULT1|wEntrada1ULA[20]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N17
dffeas \MULT1|PCBack[20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [20]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[20] .is_wysiwyg = "true";
defparam \MULT1|PCBack[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \MULT1|wEntrada1ULA[20]~59 (
// Equation(s):
// \MULT1|wEntrada1ULA[20]~59_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[20]~58_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [20])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[20]~58_combout ),
	.datac(\MULT1|PCBack [20]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[20]~59_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[20]~59 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[20]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N10
cycloneive_lcell_comb \MULT1|ula|Add0~42 (
// Equation(s):
// \MULT1|ula|Add0~42_combout  = (\MULT1|wEntrada2ULA[21]~42_combout  & ((\MULT1|wEntrada1ULA[21]~57_combout  & (\MULT1|ula|Add0~41  & VCC)) # (!\MULT1|wEntrada1ULA[21]~57_combout  & (!\MULT1|ula|Add0~41 )))) # (!\MULT1|wEntrada2ULA[21]~42_combout  & 
// ((\MULT1|wEntrada1ULA[21]~57_combout  & (!\MULT1|ula|Add0~41 )) # (!\MULT1|wEntrada1ULA[21]~57_combout  & ((\MULT1|ula|Add0~41 ) # (GND)))))
// \MULT1|ula|Add0~43  = CARRY((\MULT1|wEntrada2ULA[21]~42_combout  & (!\MULT1|wEntrada1ULA[21]~57_combout  & !\MULT1|ula|Add0~41 )) # (!\MULT1|wEntrada2ULA[21]~42_combout  & ((!\MULT1|ula|Add0~41 ) # (!\MULT1|wEntrada1ULA[21]~57_combout ))))

	.dataa(\MULT1|wEntrada2ULA[21]~42_combout ),
	.datab(\MULT1|wEntrada1ULA[21]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~41 ),
	.combout(\MULT1|ula|Add0~42_combout ),
	.cout(\MULT1|ula|Add0~43 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~42 .lut_mask = 16'h9617;
defparam \MULT1|ula|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N12
cycloneive_lcell_comb \MULT1|ula|Selector10~3 (
// Equation(s):
// \MULT1|ula|Selector10~3_combout  = (\MULT1|ula|Add0~42_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|aluControl|WideOr0~6_combout ),
	.datab(\MULT1|ula|Add0~42_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector10~3 .lut_mask = 16'h040C;
defparam \MULT1|ula|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \MULT1|ula|Selector10~2 (
// Equation(s):
// \MULT1|ula|Selector10~2_combout  = (\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~42_combout  & ((\MULT1|ula|Selector30~1_combout )))) # (!\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector10~3_combout ) # (!\MULT1|ula|Selector30~1_combout 
// ))))

	.dataa(\MULT1|ula|Add1~42_combout ),
	.datab(\MULT1|ula|Selector10~3_combout ),
	.datac(\MULT1|ula|Selector30~2_combout ),
	.datad(\MULT1|ula|Selector30~1_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector10~2 .lut_mask = 16'hAC0F;
defparam \MULT1|ula|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N4
cycloneive_lcell_comb \MULT1|ula|Selector10 (
// Equation(s):
// \MULT1|ula|Selector10~combout  = (\MULT1|ula|Selector10~2_combout  & (((\MULT1|wEntrada1ULA[21]~57_combout  & \MULT1|wEntrada2ULA[21]~42_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector10~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[21]~57_combout ) # (\MULT1|wEntrada2ULA[21]~42_combout ))))

	.dataa(\MULT1|ula|Selector10~2_combout ),
	.datab(\MULT1|wEntrada1ULA[21]~57_combout ),
	.datac(\MULT1|wEntrada2ULA[21]~42_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector10~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector10 .lut_mask = 16'hD4AA;
defparam \MULT1|ula|Selector10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N5
dffeas \MULT1|SaidaULA[21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[21] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N28
cycloneive_lcell_comb \MULT1|wPCNext[21]~20 (
// Equation(s):
// \MULT1|wPCNext[21]~20_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [21])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector10~combout )))

	.dataa(gnd),
	.datab(\MULT1|SaidaULA [21]),
	.datac(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datad(\MULT1|ula|Selector10~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[21]~20 .lut_mask = 16'hCFC0;
defparam \MULT1|wPCNext[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N29
dffeas \MULT1|PC[21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[21]~20_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[21] .is_wysiwyg = "true";
defparam \MULT1|PC[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y38_N1
dffeas \MULT1|PCBack[21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [21]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[21] .is_wysiwyg = "true";
defparam \MULT1|PCBack[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[21]~42 (
// Equation(s):
// \MULT1|wDadoEscritaReg[21]~42_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [21])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [21])))

	.dataa(gnd),
	.datab(\MULT1|MemReg [21]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(\MULT1|PC [21]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[21]~42 .lut_mask = 16'hCFC0;
defparam \MULT1|wDadoEscritaReg[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[21]~43 (
// Equation(s):
// \MULT1|wDadoEscritaReg[21]~43_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[21]~42_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [21])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[21]~42_combout ))))

	.dataa(\MULT1|SaidaULA [21]),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[21]~42_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[21]~43 .lut_mask = 16'hFB08;
defparam \MULT1|wDadoEscritaReg[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[4][21]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[4][21]~feeder_combout  = \MULT1|wDadoEscritaReg[21]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[4][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][21]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[4][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N25
dffeas \MULT1|bancoRegister|registers[4][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[4][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \MULT1|bancoRegister|registers[5][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][21]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][21]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[4][21]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][21]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~10 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N31
dffeas \MULT1|bancoRegister|registers[7][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|registers[6][21]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[6][21]~feeder_combout  = \MULT1|wDadoEscritaReg[21]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[6][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][21]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[6][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y30_N21
dffeas \MULT1|bancoRegister|registers[6][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[6][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux10~10_combout  & (\MULT1|bancoRegister|registers[7][21]~q )) # (!\MULT1|bancoRegister|Mux10~10_combout  & ((\MULT1|bancoRegister|registers[6][21]~q ))))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux10~10_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux10~10_combout ),
	.datac(\MULT1|bancoRegister|registers[7][21]~q ),
	.datad(\MULT1|bancoRegister|registers[6][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~11 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N31
dffeas \MULT1|bancoRegister|registers[12][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \MULT1|bancoRegister|registers[13][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~17_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[13][21]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][21]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[12][21]~q ),
	.datac(\MULT1|bancoRegister|registers[13][21]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N9
dffeas \MULT1|bancoRegister|registers[15][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y32_N1
dffeas \MULT1|bancoRegister|registers[14][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~18_combout  = (\MULT1|bancoRegister|Mux10~17_combout  & ((\MULT1|bancoRegister|registers[15][21]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux10~17_combout  & (((\MULT1|bancoRegister|registers[14][21]~q  & 
// \MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|Mux10~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][21]~q ),
	.datac(\MULT1|bancoRegister|registers[14][21]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N21
dffeas \MULT1|bancoRegister|registers[8][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \MULT1|bancoRegister|registers[10][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][21]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][21]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[8][21]~q ),
	.datac(\MULT1|bancoRegister|registers[10][21]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~12 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \MULT1|bancoRegister|registers[9][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \MULT1|bancoRegister|registers[11][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~13_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux10~12_combout  & ((\MULT1|bancoRegister|registers[11][21]~q ))) # (!\MULT1|bancoRegister|Mux10~12_combout  & (\MULT1|bancoRegister|registers[9][21]~q )))) # 
// (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|Mux10~12_combout ))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux10~12_combout ),
	.datac(\MULT1|bancoRegister|registers[9][21]~q ),
	.datad(\MULT1|bancoRegister|registers[11][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][21]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[2][21]~feeder_combout  = \MULT1|wDadoEscritaReg[21]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][21]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N21
dffeas \MULT1|bancoRegister|registers[2][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N29
dffeas \MULT1|bancoRegister|registers[1][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y31_N3
dffeas \MULT1|bancoRegister|registers[3][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][21]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][21]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[1][21]~q ),
	.datad(\MULT1|bancoRegister|registers[3][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~15_combout  = (\MULT1|bancoRegister|Mux10~14_combout ) # ((\MULT1|bancoRegister|registers[2][21]~q  & (!\MULT1|InstReg [15] & \MULT1|InstReg [16])))

	.dataa(\MULT1|bancoRegister|registers[2][21]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux10~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux10~13_combout )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux10~15_combout )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux10~13_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux10~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux10~16_combout  & ((\MULT1|bancoRegister|Mux10~18_combout ))) # (!\MULT1|bancoRegister|Mux10~16_combout  & (\MULT1|bancoRegister|Mux10~11_combout )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux10~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux10~11_combout ),
	.datac(\MULT1|bancoRegister|Mux10~18_combout ),
	.datad(\MULT1|bancoRegister|Mux10~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~19 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y33_N15
dffeas \MULT1|bancoRegister|registers[31][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N5
dffeas \MULT1|bancoRegister|registers[19][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \MULT1|bancoRegister|registers[27][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[27][21]~q ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][21]~q 
// ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[19][21]~q ),
	.datac(\MULT1|bancoRegister|registers[27][21]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~7 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y29_N5
dffeas \MULT1|bancoRegister|registers[23][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~8_combout  = (\MULT1|bancoRegister|Mux10~7_combout  & ((\MULT1|bancoRegister|registers[31][21]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux10~7_combout  & (((\MULT1|bancoRegister|registers[23][21]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[31][21]~q ),
	.datab(\MULT1|bancoRegister|Mux10~7_combout ),
	.datac(\MULT1|bancoRegister|registers[23][21]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~8 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y29_N3
dffeas \MULT1|bancoRegister|registers[28][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \MULT1|bancoRegister|registers[24][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N3
dffeas \MULT1|bancoRegister|registers[16][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y29_N9
dffeas \MULT1|bancoRegister|registers[20][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[20][21]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[16][21]~q 
// ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[16][21]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[20][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~4 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~5_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux10~4_combout  & (\MULT1|bancoRegister|registers[28][21]~q )) # (!\MULT1|bancoRegister|Mux10~4_combout  & ((\MULT1|bancoRegister|registers[24][21]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux10~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][21]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[24][21]~q ),
	.datad(\MULT1|bancoRegister|Mux10~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y29_N21
dffeas \MULT1|bancoRegister|registers[26][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y33_N13
dffeas \MULT1|bancoRegister|registers[30][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y29_N9
dffeas \MULT1|bancoRegister|registers[22][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y29_N23
dffeas \MULT1|bancoRegister|registers[18][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~2_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[22][21]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[18][21]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][21]~q ),
	.datad(\MULT1|bancoRegister|registers[18][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~3_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux10~2_combout  & ((\MULT1|bancoRegister|registers[30][21]~q ))) # (!\MULT1|bancoRegister|Mux10~2_combout  & (\MULT1|bancoRegister|registers[26][21]~q )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux10~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[26][21]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[30][21]~q ),
	.datad(\MULT1|bancoRegister|Mux10~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~3 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux10~3_combout ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux10~5_combout  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux10~5_combout ),
	.datab(\MULT1|bancoRegister|Mux10~3_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~6 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N19
dffeas \MULT1|bancoRegister|registers[21][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y27_N9
dffeas \MULT1|bancoRegister|registers[29][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y28_N17
dffeas \MULT1|bancoRegister|registers[25][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N29
dffeas \MULT1|bancoRegister|registers[17][21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[21]~43_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][21] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~0_combout  = (\MULT1|InstReg [17] & (\MULT1|InstReg [18])) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[25][21]~q )) # (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[17][21]~q )))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][21]~q ),
	.datad(\MULT1|bancoRegister|registers[17][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~1_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux10~0_combout  & ((\MULT1|bancoRegister|registers[29][21]~q ))) # (!\MULT1|bancoRegister|Mux10~0_combout  & (\MULT1|bancoRegister|registers[21][21]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux10~0_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[21][21]~q ),
	.datac(\MULT1|bancoRegister|registers[29][21]~q ),
	.datad(\MULT1|bancoRegister|Mux10~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~1 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~9_combout  = (\MULT1|bancoRegister|Mux10~6_combout  & ((\MULT1|bancoRegister|Mux10~8_combout ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux10~6_combout  & (((\MULT1|bancoRegister|Mux10~1_combout  & \MULT1|InstReg 
// [15]))))

	.dataa(\MULT1|bancoRegister|Mux10~8_combout ),
	.datab(\MULT1|bancoRegister|Mux10~6_combout ),
	.datac(\MULT1|bancoRegister|Mux10~1_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~9 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux10~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux10~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux10~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux10~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux10~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux10~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux10~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y27_N15
dffeas \MULT1|A[21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux10~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[21] .is_wysiwyg = "true";
defparam \MULT1|A[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N14
cycloneive_lcell_comb \MULT1|wEntrada1ULA[21]~56 (
// Equation(s):
// \MULT1|wEntrada1ULA[21]~56_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [21]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [21]))

	.dataa(\MULT1|A [21]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[21]~56 .lut_mask = 16'hE2E2;
defparam \MULT1|wEntrada1ULA[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N0
cycloneive_lcell_comb \MULT1|wEntrada1ULA[21]~57 (
// Equation(s):
// \MULT1|wEntrada1ULA[21]~57_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|wEntrada1ULA[21]~56_combout ))) # (!\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|PCBack [21]))

	.dataa(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [21]),
	.datad(\MULT1|wEntrada1ULA[21]~56_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[21]~57_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[21]~57 .lut_mask = 16'hFA50;
defparam \MULT1|wEntrada1ULA[21]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneive_lcell_comb \MULT1|ula|Add0~44 (
// Equation(s):
// \MULT1|ula|Add0~44_combout  = ((\MULT1|wEntrada1ULA[22]~55_combout  $ (\MULT1|wEntrada2ULA[22]~41_combout  $ (!\MULT1|ula|Add0~43 )))) # (GND)
// \MULT1|ula|Add0~45  = CARRY((\MULT1|wEntrada1ULA[22]~55_combout  & ((\MULT1|wEntrada2ULA[22]~41_combout ) # (!\MULT1|ula|Add0~43 ))) # (!\MULT1|wEntrada1ULA[22]~55_combout  & (\MULT1|wEntrada2ULA[22]~41_combout  & !\MULT1|ula|Add0~43 )))

	.dataa(\MULT1|wEntrada1ULA[22]~55_combout ),
	.datab(\MULT1|wEntrada2ULA[22]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|Add0~43 ),
	.combout(\MULT1|ula|Add0~44_combout ),
	.cout(\MULT1|ula|Add0~45 ));
// synopsys translate_off
defparam \MULT1|ula|Add0~44 .lut_mask = 16'h698E;
defparam \MULT1|ula|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N6
cycloneive_lcell_comb \MULT1|ula|Selector8~3 (
// Equation(s):
// \MULT1|ula|Selector8~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~46_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~46_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector8~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneive_lcell_comb \MULT1|ula|Selector8~2 (
// Equation(s):
// \MULT1|ula|Selector8~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~46_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector8~3_combout )))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector8~3_combout ),
	.datab(\MULT1|ula|Add1~46_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector8~2 .lut_mask = 16'hC0AF;
defparam \MULT1|ula|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N14
cycloneive_lcell_comb \MULT1|ula|Selector8 (
// Equation(s):
// \MULT1|ula|Selector8~combout  = (\MULT1|ula|Selector8~2_combout  & (((\MULT1|wEntrada1ULA[23]~53_combout  & \MULT1|wEntrada2ULA[23]~40_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector8~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[23]~53_combout ) # (\MULT1|wEntrada2ULA[23]~40_combout ))))

	.dataa(\MULT1|wEntrada1ULA[23]~53_combout ),
	.datab(\MULT1|ula|Selector8~2_combout ),
	.datac(\MULT1|wEntrada2ULA[23]~40_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector8~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector8 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y37_N15
dffeas \MULT1|SaidaULA[23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector8~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[23] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[23]~46 (
// Equation(s):
// \MULT1|wDadoEscritaReg[23]~46_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [23])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [23])))

	.dataa(\MULT1|MemReg [23]),
	.datab(\MULT1|PC [23]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[23]~46 .lut_mask = 16'hACAC;
defparam \MULT1|wDadoEscritaReg[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[23]~47 (
// Equation(s):
// \MULT1|wDadoEscritaReg[23]~47_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[23]~46_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [23])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[23]~46_combout ))))

	.dataa(\MULT1|SaidaULA [23]),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[23]~46_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[23]~47 .lut_mask = 16'hFB08;
defparam \MULT1|wDadoEscritaReg[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \MULT1|bancoRegister|registers[18][23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[23]~47_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][23] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][23]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][23]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][23]~q ),
	.datad(\MULT1|bancoRegister|registers[26][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~1_combout  = (\MULT1|bancoRegister|Mux40~0_combout  & (((\MULT1|bancoRegister|registers[27][23]~q )) # (!\MULT1|InstReg [20]))) # (!\MULT1|bancoRegister|Mux40~0_combout  & (\MULT1|InstReg [20] & 
// (\MULT1|bancoRegister|registers[19][23]~q )))

	.dataa(\MULT1|bancoRegister|Mux40~0_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][23]~q ),
	.datad(\MULT1|bancoRegister|registers[27][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~1 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~7_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23]) # (\MULT1|bancoRegister|registers[23][23]~q )))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[22][23]~q  & (!\MULT1|InstReg [23])))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[22][23]~q ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|registers[23][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~7 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~8_combout  = (\MULT1|bancoRegister|Mux40~7_combout  & (((\MULT1|bancoRegister|registers[31][23]~q )) # (!\MULT1|InstReg [23]))) # (!\MULT1|bancoRegister|Mux40~7_combout  & (\MULT1|InstReg [23] & 
// ((\MULT1|bancoRegister|registers[30][23]~q ))))

	.dataa(\MULT1|bancoRegister|Mux40~7_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[31][23]~q ),
	.datad(\MULT1|bancoRegister|registers[30][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~8 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~2_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[21][23]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[20][23]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[21][23]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][23]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux40~2_combout  & (\MULT1|bancoRegister|registers[29][23]~q )) # (!\MULT1|bancoRegister|Mux40~2_combout  & ((\MULT1|bancoRegister|registers[28][23]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux40~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][23]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][23]~q ),
	.datad(\MULT1|bancoRegister|Mux40~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~4_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][23]~q ) # ((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[16][23]~q  & !\MULT1|InstReg [20]))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[24][23]~q ),
	.datac(\MULT1|bancoRegister|registers[16][23]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~4 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux40~4_combout  & (\MULT1|bancoRegister|registers[25][23]~q )) # (!\MULT1|bancoRegister|Mux40~4_combout  & ((\MULT1|bancoRegister|registers[17][23]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux40~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[25][23]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[17][23]~q ),
	.datad(\MULT1|bancoRegister|Mux40~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux40~3_combout ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux40~5_combout  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux40~3_combout ),
	.datac(\MULT1|bancoRegister|Mux40~5_combout ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~6 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux40~6_combout  & ((\MULT1|bancoRegister|Mux40~8_combout ))) # (!\MULT1|bancoRegister|Mux40~6_combout  & (\MULT1|bancoRegister|Mux40~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux40~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux40~1_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux40~8_combout ),
	.datad(\MULT1|bancoRegister|Mux40~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~9 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][23]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][23]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][23]~q ),
	.datad(\MULT1|bancoRegister|registers[9][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux40~17_combout  & ((\MULT1|bancoRegister|registers[15][23]~q ))) # (!\MULT1|bancoRegister|Mux40~17_combout  & (\MULT1|bancoRegister|registers[13][23]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux40~17_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux40~17_combout ),
	.datac(\MULT1|bancoRegister|registers[13][23]~q ),
	.datad(\MULT1|bancoRegister|registers[15][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~10_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][23]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][23]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][23]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][23]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~10 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux40~10_combout  & (\MULT1|bancoRegister|registers[14][23]~q )) # (!\MULT1|bancoRegister|Mux40~10_combout  & ((\MULT1|bancoRegister|registers[12][23]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux40~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][23]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][23]~q ),
	.datad(\MULT1|bancoRegister|Mux40~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~12_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][23]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][23]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][23]~q ),
	.datad(\MULT1|bancoRegister|registers[5][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~12 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~13_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux40~12_combout  & (\MULT1|bancoRegister|registers[7][23]~q )) # (!\MULT1|bancoRegister|Mux40~12_combout  & ((\MULT1|bancoRegister|registers[3][23]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux40~12_combout ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[7][23]~q ),
	.datac(\MULT1|bancoRegister|registers[3][23]~q ),
	.datad(\MULT1|bancoRegister|Mux40~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][23]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[2][23]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][23]~q ),
	.datad(\MULT1|bancoRegister|registers[6][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~15_combout  = (\MULT1|bancoRegister|Mux40~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][23]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][23]~q ),
	.datad(\MULT1|bancoRegister|Mux40~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~16_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux40~13_combout ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux40~15_combout  & !\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux40~13_combout ),
	.datab(\MULT1|bancoRegister|Mux40~15_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~16 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~19_combout  = (\MULT1|bancoRegister|Mux40~16_combout  & ((\MULT1|bancoRegister|Mux40~18_combout ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux40~16_combout  & (((\MULT1|bancoRegister|Mux40~11_combout  & 
// \MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux40~18_combout ),
	.datab(\MULT1|bancoRegister|Mux40~11_combout ),
	.datac(\MULT1|bancoRegister|Mux40~16_combout ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~19 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux40~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux40~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux40~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux40~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|InstReg [24]),
	.datac(\MULT1|bancoRegister|Mux40~9_combout ),
	.datad(\MULT1|bancoRegister|Mux40~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux40~20 .lut_mask = 16'hF3C0;
defparam \MULT1|bancoRegister|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \MULT1|B[23] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux40~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [23]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[23] .is_wysiwyg = "true";
defparam \MULT1|B[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [19]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [20]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .lut_mask = 16'hF5A0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N23
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hCACA;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N5
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [17]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .lut_mask = 16'hD8D8;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N27
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [16]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [17]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .lut_mask = 16'hF5A0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N9
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hF0CC;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N31
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hAAF0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N5
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hAAF0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N11
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hF5A0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N17
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N14
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hDD88;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N15
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N12
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hF0CC;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N13
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[17]~34 (
// Equation(s):
// \MULT1|wDadoEscritaReg[17]~34_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [17])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [17])))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datab(gnd),
	.datac(\MULT1|MemReg [17]),
	.datad(\MULT1|PC [17]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[17]~34 .lut_mask = 16'hF5A0;
defparam \MULT1|wDadoEscritaReg[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[17]~35 (
// Equation(s):
// \MULT1|wDadoEscritaReg[17]~35_combout  = (\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (((\MULT1|wDadoEscritaReg[17]~34_combout )))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|controle_multiciclo|WideOr10~0_combout  & 
// ((\MULT1|SaidaULA [17]))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[17]~34_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|wDadoEscritaReg[17]~34_combout ),
	.datad(\MULT1|SaidaULA [17]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[17]~35 .lut_mask = 16'hF4B0;
defparam \MULT1|wDadoEscritaReg[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N21
dffeas \MULT1|bancoRegister|registers[15][17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[17]~35_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][17] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][17]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][17]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][17]~q ),
	.datad(\MULT1|bancoRegister|registers[9][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux46~17_combout  & (\MULT1|bancoRegister|registers[15][17]~q )) # (!\MULT1|bancoRegister|Mux46~17_combout  & ((\MULT1|bancoRegister|registers[13][17]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux46~17_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[15][17]~q ),
	.datac(\MULT1|bancoRegister|registers[13][17]~q ),
	.datad(\MULT1|bancoRegister|Mux46~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][17]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][17]~q )))))

	.dataa(\MULT1|bancoRegister|registers[6][17]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[2][17]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~14 .lut_mask = 16'hB800;
defparam \MULT1|bancoRegister|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~15_combout  = (\MULT1|bancoRegister|Mux46~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][17]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][17]~q ),
	.datad(\MULT1|bancoRegister|Mux46~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~12_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][17]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|registers[1][17]~q  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|registers[5][17]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][17]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~12 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~13_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux46~12_combout  & (\MULT1|bancoRegister|registers[7][17]~q )) # (!\MULT1|bancoRegister|Mux46~12_combout  & ((\MULT1|bancoRegister|registers[3][17]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux46~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][17]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][17]~q ),
	.datad(\MULT1|bancoRegister|Mux46~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~16_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux46~13_combout ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux46~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux46~15_combout ),
	.datab(\MULT1|bancoRegister|Mux46~13_combout ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~16 .lut_mask = 16'hFC0A;
defparam \MULT1|bancoRegister|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~10_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][17]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][17]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][17]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][17]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~10 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux46~10_combout  & (\MULT1|bancoRegister|registers[14][17]~q )) # (!\MULT1|bancoRegister|Mux46~10_combout  & ((\MULT1|bancoRegister|registers[12][17]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux46~10_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][17]~q ),
	.datac(\MULT1|bancoRegister|registers[12][17]~q ),
	.datad(\MULT1|bancoRegister|Mux46~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux46~16_combout  & (\MULT1|bancoRegister|Mux46~18_combout )) # (!\MULT1|bancoRegister|Mux46~16_combout  & ((\MULT1|bancoRegister|Mux46~11_combout ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux46~16_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux46~18_combout ),
	.datac(\MULT1|bancoRegister|Mux46~16_combout ),
	.datad(\MULT1|bancoRegister|Mux46~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~19 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][17]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][17]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][17]~q ),
	.datad(\MULT1|bancoRegister|registers[26][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux46~0_combout  & (\MULT1|bancoRegister|registers[27][17]~q )) # (!\MULT1|bancoRegister|Mux46~0_combout  & ((\MULT1|bancoRegister|registers[19][17]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux46~0_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[27][17]~q ),
	.datac(\MULT1|bancoRegister|registers[19][17]~q ),
	.datad(\MULT1|bancoRegister|Mux46~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~1 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~7_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[23][17]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][17]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[23][17]~q ),
	.datad(\MULT1|bancoRegister|registers[22][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~8_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux46~7_combout  & ((\MULT1|bancoRegister|registers[31][17]~q ))) # (!\MULT1|bancoRegister|Mux46~7_combout  & (\MULT1|bancoRegister|registers[30][17]~q )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux46~7_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[30][17]~q ),
	.datac(\MULT1|bancoRegister|registers[31][17]~q ),
	.datad(\MULT1|bancoRegister|Mux46~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~8 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~4_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][17]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][17]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][17]~q ),
	.datad(\MULT1|bancoRegister|registers[24][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux46~4_combout  & ((\MULT1|bancoRegister|registers[25][17]~q ))) # (!\MULT1|bancoRegister|Mux46~4_combout  & (\MULT1|bancoRegister|registers[17][17]~q )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux46~4_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux46~4_combout ),
	.datac(\MULT1|bancoRegister|registers[17][17]~q ),
	.datad(\MULT1|bancoRegister|registers[25][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[21][17]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][17]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][17]~q ),
	.datad(\MULT1|bancoRegister|registers[21][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux46~2_combout  & (\MULT1|bancoRegister|registers[29][17]~q )) # (!\MULT1|bancoRegister|Mux46~2_combout  & ((\MULT1|bancoRegister|registers[28][17]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux46~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][17]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][17]~q ),
	.datad(\MULT1|bancoRegister|Mux46~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux46~3_combout ) # (\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux46~5_combout  & ((!\MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|Mux46~5_combout ),
	.datab(\MULT1|bancoRegister|Mux46~3_combout ),
	.datac(\MULT1|InstReg [22]),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~6 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~9_combout  = (\MULT1|bancoRegister|Mux46~6_combout  & (((\MULT1|bancoRegister|Mux46~8_combout ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux46~6_combout  & (\MULT1|bancoRegister|Mux46~1_combout  & ((\MULT1|InstReg 
// [21]))))

	.dataa(\MULT1|bancoRegister|Mux46~1_combout ),
	.datab(\MULT1|bancoRegister|Mux46~8_combout ),
	.datac(\MULT1|bancoRegister|Mux46~6_combout ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~9 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux46~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux46~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux46~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux46~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux46~19_combout ),
	.datab(\MULT1|bancoRegister|Mux46~9_combout ),
	.datac(\MULT1|InstReg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux46~20 .lut_mask = 16'hCACA;
defparam \MULT1|bancoRegister|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \MULT1|B[17] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux46~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [17]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[17] .is_wysiwyg = "true";
defparam \MULT1|B[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y34_N1
dffeas \MULT1|bancoRegister|registers[6][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \MULT1|bancoRegister|registers[4][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \MULT1|bancoRegister|registers[5][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][16]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][16]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[4][16]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][16]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~12 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \MULT1|bancoRegister|registers[7][16]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[7][16]~feeder_combout  = \MULT1|wDadoEscritaReg[16]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[7][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][16]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[7][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N9
dffeas \MULT1|bancoRegister|registers[7][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[7][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux15~12_combout  & ((\MULT1|bancoRegister|registers[7][16]~q ))) # (!\MULT1|bancoRegister|Mux15~12_combout  & (\MULT1|bancoRegister|registers[6][16]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux15~12_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][16]~q ),
	.datac(\MULT1|bancoRegister|Mux15~12_combout ),
	.datad(\MULT1|bancoRegister|registers[7][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~13 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][16]~9 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][16]~9_combout  = !\MULT1|wDadoEscritaReg[16]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][16]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][16]~9 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[2][16]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y34_N25
dffeas \MULT1|bancoRegister|registers[2][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][16]~9_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneive_lcell_comb \MULT1|bancoRegister|registers[3][16]~8 (
// Equation(s):
// \MULT1|bancoRegister|registers[3][16]~8_combout  = !\MULT1|wDadoEscritaReg[16]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[3][16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][16]~8 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[3][16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y27_N17
dffeas \MULT1|bancoRegister|registers[3][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[3][16]~8_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \MULT1|bancoRegister|registers[1][16]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[1][16]~feeder_combout  = \MULT1|wDadoEscritaReg[16]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][16]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \MULT1|bancoRegister|registers[1][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (!\MULT1|bancoRegister|registers[3][16]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][16]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][16]~q ),
	.datab(\MULT1|bancoRegister|registers[1][16]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~14 .lut_mask = 16'h50C0;
defparam \MULT1|bancoRegister|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~15_combout  = (\MULT1|bancoRegister|Mux15~14_combout ) # ((!\MULT1|InstReg [15] & (!\MULT1|bancoRegister|registers[2][16]~q  & \MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[2][16]~q ),
	.datac(\MULT1|bancoRegister|Mux15~14_combout ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~15 .lut_mask = 16'hF1F0;
defparam \MULT1|bancoRegister|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~16_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux15~13_combout ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((!\MULT1|InstReg [18] & \MULT1|bancoRegister|Mux15~15_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux15~13_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux15~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~16 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \MULT1|bancoRegister|registers[15][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y29_N23
dffeas \MULT1|bancoRegister|registers[14][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y31_N9
dffeas \MULT1|bancoRegister|registers[13][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N19
dffeas \MULT1|bancoRegister|registers[12][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~17_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[13][16]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[12][16]~q 
// )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[13][16]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[12][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~17 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux15~17_combout  & (\MULT1|bancoRegister|registers[15][16]~q )) # (!\MULT1|bancoRegister|Mux15~17_combout  & ((\MULT1|bancoRegister|registers[14][16]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux15~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][16]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[14][16]~q ),
	.datad(\MULT1|bancoRegister|Mux15~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N5
dffeas \MULT1|bancoRegister|registers[11][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|registers[9][16]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[9][16]~feeder_combout  = \MULT1|wDadoEscritaReg[16]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[9][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][16]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[9][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \MULT1|bancoRegister|registers[9][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N21
dffeas \MULT1|bancoRegister|registers[10][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y34_N17
dffeas \MULT1|bancoRegister|registers[8][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~10_combout  = (\MULT1|InstReg [15] & (\MULT1|InstReg [16])) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[10][16]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[8][16]~q )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][16]~q ),
	.datad(\MULT1|bancoRegister|registers[8][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~10 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~11_combout  = (\MULT1|bancoRegister|Mux15~10_combout  & ((\MULT1|bancoRegister|registers[11][16]~q ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux15~10_combout  & (((\MULT1|bancoRegister|registers[9][16]~q  & 
// \MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[11][16]~q ),
	.datab(\MULT1|bancoRegister|registers[9][16]~q ),
	.datac(\MULT1|bancoRegister|Mux15~10_combout ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~11 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~19_combout  = (\MULT1|bancoRegister|Mux15~16_combout  & (((\MULT1|bancoRegister|Mux15~18_combout )) # (!\MULT1|InstReg [18]))) # (!\MULT1|bancoRegister|Mux15~16_combout  & (\MULT1|InstReg [18] & 
// ((\MULT1|bancoRegister|Mux15~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux15~16_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|Mux15~18_combout ),
	.datad(\MULT1|bancoRegister|Mux15~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~19 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N29
dffeas \MULT1|bancoRegister|registers[18][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N3
dffeas \MULT1|bancoRegister|registers[26][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[26][16]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][16]~q )))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][16]~q ),
	.datad(\MULT1|bancoRegister|registers[26][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y30_N1
dffeas \MULT1|bancoRegister|registers[22][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y30_N3
dffeas \MULT1|bancoRegister|registers[30][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~3_combout  = (\MULT1|bancoRegister|Mux15~2_combout  & (((\MULT1|bancoRegister|registers[30][16]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux15~2_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[22][16]~q )))

	.dataa(\MULT1|bancoRegister|Mux15~2_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][16]~q ),
	.datad(\MULT1|bancoRegister|registers[30][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y31_N1
dffeas \MULT1|bancoRegister|registers[24][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N13
dffeas \MULT1|bancoRegister|registers[16][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~4_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[24][16]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((!\MULT1|InstReg [17] & \MULT1|bancoRegister|registers[16][16]~q ))))

	.dataa(\MULT1|bancoRegister|registers[24][16]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[16][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~4 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y30_N13
dffeas \MULT1|bancoRegister|registers[20][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y30_N17
dffeas \MULT1|bancoRegister|registers[28][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~5_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux15~4_combout  & ((\MULT1|bancoRegister|registers[28][16]~q ))) # (!\MULT1|bancoRegister|Mux15~4_combout  & (\MULT1|bancoRegister|registers[20][16]~q )))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux15~4_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux15~4_combout ),
	.datac(\MULT1|bancoRegister|registers[20][16]~q ),
	.datad(\MULT1|bancoRegister|registers[28][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux15~3_combout )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux15~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux15~3_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux15~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~6 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N27
dffeas \MULT1|bancoRegister|registers[31][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \MULT1|bancoRegister|registers[27][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N11
dffeas \MULT1|bancoRegister|registers[23][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[23][16]~q ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][16]~q  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[19][16]~q ),
	.datac(\MULT1|bancoRegister|registers[23][16]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~7 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~8_combout  = (\MULT1|bancoRegister|Mux15~7_combout  & ((\MULT1|bancoRegister|registers[31][16]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux15~7_combout  & (((\MULT1|bancoRegister|registers[27][16]~q  & 
// \MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[31][16]~q ),
	.datab(\MULT1|bancoRegister|registers[27][16]~q ),
	.datac(\MULT1|bancoRegister|Mux15~7_combout ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~8 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N27
dffeas \MULT1|bancoRegister|registers[29][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y31_N15
dffeas \MULT1|bancoRegister|registers[25][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N17
dffeas \MULT1|bancoRegister|registers[21][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y27_N19
dffeas \MULT1|bancoRegister|registers[17][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~0_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[21][16]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[17][16]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[21][16]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[17][16]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~0 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~1_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux15~0_combout  & (\MULT1|bancoRegister|registers[29][16]~q )) # (!\MULT1|bancoRegister|Mux15~0_combout  & ((\MULT1|bancoRegister|registers[25][16]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux15~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][16]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[25][16]~q ),
	.datad(\MULT1|bancoRegister|Mux15~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~1 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~9_combout  = (\MULT1|bancoRegister|Mux15~6_combout  & (((\MULT1|bancoRegister|Mux15~8_combout )) # (!\MULT1|InstReg [15]))) # (!\MULT1|bancoRegister|Mux15~6_combout  & (\MULT1|InstReg [15] & 
// ((\MULT1|bancoRegister|Mux15~1_combout ))))

	.dataa(\MULT1|bancoRegister|Mux15~6_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux15~8_combout ),
	.datad(\MULT1|bancoRegister|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~9 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux15~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux15~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux15~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux15~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux15~19_combout ),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux15~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux15~20 .lut_mask = 16'hFC0C;
defparam \MULT1|bancoRegister|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \MULT1|A[16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux15~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[16] .is_wysiwyg = "true";
defparam \MULT1|A[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N14
cycloneive_lcell_comb \MULT1|wEntrada1ULA[16]~66 (
// Equation(s):
// \MULT1|wEntrada1ULA[16]~66_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [16]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [16]))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|A [16]),
	.datad(\MULT1|PC [16]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[16]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[16]~66 .lut_mask = 16'hFC30;
defparam \MULT1|wEntrada1ULA[16]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N17
dffeas \MULT1|PCBack[16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [16]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[16] .is_wysiwyg = "true";
defparam \MULT1|PCBack[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N16
cycloneive_lcell_comb \MULT1|wEntrada1ULA[16]~67 (
// Equation(s):
// \MULT1|wEntrada1ULA[16]~67_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[16]~66_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [16])))

	.dataa(\MULT1|wEntrada1ULA[16]~66_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [16]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[16]~67_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[16]~67 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[16]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N10
cycloneive_lcell_comb \MULT1|ula|Selector15~3 (
// Equation(s):
// \MULT1|ula|Selector15~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~32_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|ula|Add0~32_combout ),
	.datac(\MULT1|aluControl|WideOr0~6_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector15~3 .lut_mask = 16'h0444;
defparam \MULT1|ula|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \MULT1|ula|Selector15~2 (
// Equation(s):
// \MULT1|ula|Selector15~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~32_combout )) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector15~3_combout ))))) # (!\MULT1|ula|Selector30~1_combout  
// & (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector30~1_combout ),
	.datab(\MULT1|ula|Add1~32_combout ),
	.datac(\MULT1|ula|Selector30~2_combout ),
	.datad(\MULT1|ula|Selector15~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector15~2 .lut_mask = 16'h8F85;
defparam \MULT1|ula|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \MULT1|ula|Selector15 (
// Equation(s):
// \MULT1|ula|Selector15~combout  = (\MULT1|ula|Selector30~3_combout  & ((\MULT1|ula|Selector15~2_combout  & (\MULT1|wEntrada2ULA [16] & \MULT1|wEntrada1ULA[16]~67_combout )) # (!\MULT1|ula|Selector15~2_combout  & ((\MULT1|wEntrada2ULA [16]) # 
// (\MULT1|wEntrada1ULA[16]~67_combout ))))) # (!\MULT1|ula|Selector30~3_combout  & (\MULT1|ula|Selector15~2_combout ))

	.dataa(\MULT1|ula|Selector30~3_combout ),
	.datab(\MULT1|ula|Selector15~2_combout ),
	.datac(\MULT1|wEntrada2ULA [16]),
	.datad(\MULT1|wEntrada1ULA[16]~67_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector15~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector15 .lut_mask = 16'hE664;
defparam \MULT1|ula|Selector15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \MULT1|SaidaULA[16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|ula|Selector15~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[16] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \MULT1|wPCNext[16]~15 (
// Equation(s):
// \MULT1|wPCNext[16]~15_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [16]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector15~combout ))

	.dataa(\MULT1|ula|Selector15~combout ),
	.datab(gnd),
	.datac(\MULT1|SaidaULA [16]),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[16]~15 .lut_mask = 16'hF0AA;
defparam \MULT1|wPCNext[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N17
dffeas \MULT1|PC[16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[16]~15_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[16] .is_wysiwyg = "true";
defparam \MULT1|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[16]~32 (
// Equation(s):
// \MULT1|wDadoEscritaReg[16]~32_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [16]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|PC [16]))

	.dataa(gnd),
	.datab(\MULT1|PC [16]),
	.datac(\MULT1|MemReg [16]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[16]~32 .lut_mask = 16'hF0CC;
defparam \MULT1|wDadoEscritaReg[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[16]~33 (
// Equation(s):
// \MULT1|wDadoEscritaReg[16]~33_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[16]~32_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|SaidaULA 
// [16]))))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[16]~32_combout ))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|wDadoEscritaReg[16]~32_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|SaidaULA [16]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[16]~33 .lut_mask = 16'hCEC4;
defparam \MULT1|wDadoEscritaReg[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \MULT1|bancoRegister|registers[19][16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[16]~33_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][16] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~0_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[19][16]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[18][16]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[19][16]~q ),
	.datad(\MULT1|bancoRegister|registers[18][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~0 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~1_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux47~0_combout  & (\MULT1|bancoRegister|registers[27][16]~q )) # (!\MULT1|bancoRegister|Mux47~0_combout  & ((\MULT1|bancoRegister|registers[26][16]~q ))))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux47~0_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux47~0_combout ),
	.datac(\MULT1|bancoRegister|registers[27][16]~q ),
	.datad(\MULT1|bancoRegister|registers[26][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~2_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[28][16]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][16]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[20][16]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[28][16]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~2 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux47~2_combout  & (\MULT1|bancoRegister|registers[29][16]~q )) # (!\MULT1|bancoRegister|Mux47~2_combout  & ((\MULT1|bancoRegister|registers[21][16]~q ))))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux47~2_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux47~2_combout ),
	.datac(\MULT1|bancoRegister|registers[29][16]~q ),
	.datad(\MULT1|bancoRegister|registers[21][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~3 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~4_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[17][16]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[16][16]~q ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][16]~q ),
	.datad(\MULT1|bancoRegister|registers[17][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux47~4_combout  & ((\MULT1|bancoRegister|registers[25][16]~q ))) # (!\MULT1|bancoRegister|Mux47~4_combout  & (\MULT1|bancoRegister|registers[24][16]~q )))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux47~4_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux47~4_combout ),
	.datac(\MULT1|bancoRegister|registers[24][16]~q ),
	.datad(\MULT1|bancoRegister|registers[25][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux47~3_combout ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((!\MULT1|InstReg [21] & \MULT1|bancoRegister|Mux47~5_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux47~3_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux47~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~6 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~7_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[30][16]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][16]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[30][16]~q ),
	.datad(\MULT1|bancoRegister|registers[22][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~8_combout  = (\MULT1|bancoRegister|Mux47~7_combout  & (((\MULT1|bancoRegister|registers[31][16]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux47~7_combout  & (\MULT1|bancoRegister|registers[23][16]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[23][16]~q ),
	.datab(\MULT1|bancoRegister|Mux47~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][16]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~8 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~9_combout  = (\MULT1|bancoRegister|Mux47~6_combout  & (((\MULT1|bancoRegister|Mux47~8_combout ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux47~6_combout  & (\MULT1|bancoRegister|Mux47~1_combout  & (\MULT1|InstReg 
// [21])))

	.dataa(\MULT1|bancoRegister|Mux47~1_combout ),
	.datab(\MULT1|bancoRegister|Mux47~6_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux47~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~9 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][16]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[1][16]~q ))))

	.dataa(\MULT1|bancoRegister|registers[5][16]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|registers[1][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~10 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~11_combout  = (\MULT1|bancoRegister|Mux47~10_combout  & (((\MULT1|bancoRegister|registers[7][16]~q )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux47~10_combout  & (\MULT1|InstReg [21] & 
// ((!\MULT1|bancoRegister|registers[3][16]~q ))))

	.dataa(\MULT1|bancoRegister|Mux47~10_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[7][16]~q ),
	.datad(\MULT1|bancoRegister|registers[3][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~11 .lut_mask = 16'hA2E6;
defparam \MULT1|bancoRegister|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~17_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[11][16]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[9][16]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][16]~q ),
	.datad(\MULT1|bancoRegister|registers[9][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~18_combout  = (\MULT1|bancoRegister|Mux47~17_combout  & ((\MULT1|bancoRegister|registers[15][16]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux47~17_combout  & (((\MULT1|bancoRegister|registers[13][16]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|registers[15][16]~q ),
	.datab(\MULT1|bancoRegister|Mux47~17_combout ),
	.datac(\MULT1|bancoRegister|registers[13][16]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~18 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][16]~q )) # (!\MULT1|InstReg [22] & ((!\MULT1|bancoRegister|registers[2][16]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[6][16]~q ),
	.datad(\MULT1|bancoRegister|registers[2][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~14 .lut_mask = 16'h80C4;
defparam \MULT1|bancoRegister|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~15_combout  = (\MULT1|bancoRegister|Mux47~14_combout ) # ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[4][16]~q  & !\MULT1|InstReg [21])))

	.dataa(\MULT1|bancoRegister|Mux47~14_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[4][16]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~15 .lut_mask = 16'hAAEA;
defparam \MULT1|bancoRegister|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~12_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][16]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][16]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][16]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][16]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~12 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux47~12_combout  & (\MULT1|bancoRegister|registers[14][16]~q )) # (!\MULT1|bancoRegister|Mux47~12_combout  & ((\MULT1|bancoRegister|registers[12][16]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux47~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][16]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][16]~q ),
	.datad(\MULT1|bancoRegister|Mux47~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux47~13_combout ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux47~15_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux47~15_combout ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux47~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~16 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux47~16_combout  & ((\MULT1|bancoRegister|Mux47~18_combout ))) # (!\MULT1|bancoRegister|Mux47~16_combout  & (\MULT1|bancoRegister|Mux47~11_combout )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux47~16_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux47~11_combout ),
	.datac(\MULT1|bancoRegister|Mux47~18_combout ),
	.datad(\MULT1|bancoRegister|Mux47~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~19 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux47~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux47~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux47~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux47~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux47~9_combout ),
	.datab(\MULT1|bancoRegister|Mux47~19_combout ),
	.datac(\MULT1|InstReg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux47~20 .lut_mask = 16'hACAC;
defparam \MULT1|bancoRegister|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N1
dffeas \MULT1|B[16] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux47~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [16]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[16] .is_wysiwyg = "true";
defparam \MULT1|B[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \MULT1|wEntrada2ULA[15]~55 (
// Equation(s):
// \MULT1|wEntrada2ULA[15]~55_combout  = (\MULT1|wEntrada2ULA[19]~91_combout  & ((\MULT1|imGerador|Selector13~0_combout ) # ((!\MULT1|wEntrada2ULA[15]~89_combout )))) # (!\MULT1|wEntrada2ULA[19]~91_combout  & (((\MULT1|InstReg [15] & 
// \MULT1|wEntrada2ULA[15]~89_combout ))))

	.dataa(\MULT1|imGerador|Selector13~0_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|wEntrada2ULA[19]~91_combout ),
	.datad(\MULT1|wEntrada2ULA[15]~89_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[15]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[15]~55 .lut_mask = 16'hACF0;
defparam \MULT1|wEntrada2ULA[15]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \MULT1|wEntrada2ULA[15]~56 (
// Equation(s):
// \MULT1|wEntrada2ULA[15]~56_combout  = (\MULT1|wEntrada2ULA[15]~46_combout  & ((\MULT1|wEntrada2ULA[15]~47_combout  & (\MULT1|imGerador|Selector8~1_combout )) # (!\MULT1|wEntrada2ULA[15]~47_combout  & ((\MULT1|B [15]))))) # 
// (!\MULT1|wEntrada2ULA[15]~46_combout  & (((\MULT1|wEntrada2ULA[15]~47_combout ))))

	.dataa(\MULT1|imGerador|Selector8~1_combout ),
	.datab(\MULT1|B [15]),
	.datac(\MULT1|wEntrada2ULA[15]~46_combout ),
	.datad(\MULT1|wEntrada2ULA[15]~47_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[15]~56_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[15]~56 .lut_mask = 16'hAFC0;
defparam \MULT1|wEntrada2ULA[15]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \MULT1|wEntrada2ULA[15] (
// Equation(s):
// \MULT1|wEntrada2ULA [15] = (\MULT1|wEntrada2ULA[15]~45_combout  & (((\MULT1|wEntrada2ULA[15]~56_combout )))) # (!\MULT1|wEntrada2ULA[15]~45_combout  & ((\MULT1|wEntrada2ULA[15]~56_combout  & ((\MULT1|wEntrada2ULA[15]~55_combout ))) # 
// (!\MULT1|wEntrada2ULA[15]~56_combout  & (\MULT1|imGerador|Selector8~0_combout ))))

	.dataa(\MULT1|imGerador|Selector8~0_combout ),
	.datab(\MULT1|wEntrada2ULA[15]~55_combout ),
	.datac(\MULT1|wEntrada2ULA[15]~45_combout ),
	.datad(\MULT1|wEntrada2ULA[15]~56_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA [15]),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[15] .lut_mask = 16'hFC0A;
defparam \MULT1|wEntrada2ULA[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N20
cycloneive_lcell_comb \MULT1|ula|Selector16~3 (
// Equation(s):
// \MULT1|ula|Selector16~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~30_combout  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|ula|Add0~30_combout ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector16~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneive_lcell_comb \MULT1|ula|Selector16~2 (
// Equation(s):
// \MULT1|ula|Selector16~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~30_combout )) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector16~3_combout ))))) # (!\MULT1|ula|Selector30~1_combout  
// & (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Add1~30_combout ),
	.datab(\MULT1|ula|Selector16~3_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector16~2 .lut_mask = 16'hA0CF;
defparam \MULT1|ula|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneive_lcell_comb \MULT1|ula|Selector16 (
// Equation(s):
// \MULT1|ula|Selector16~combout  = (\MULT1|ula|Selector16~2_combout  & (((\MULT1|wEntrada1ULA[15]~69_combout  & \MULT1|wEntrada2ULA [15])) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector16~2_combout  & (\MULT1|ula|Selector30~3_combout  & 
// ((\MULT1|wEntrada1ULA[15]~69_combout ) # (\MULT1|wEntrada2ULA [15]))))

	.dataa(\MULT1|ula|Selector16~2_combout ),
	.datab(\MULT1|wEntrada1ULA[15]~69_combout ),
	.datac(\MULT1|wEntrada2ULA [15]),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector16~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector16 .lut_mask = 16'hD4AA;
defparam \MULT1|ula|Selector16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N17
dffeas \MULT1|SaidaULA[15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector16~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[15] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N2
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[15]~30 (
// Equation(s):
// \MULT1|wDadoEscritaReg[15]~30_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [15])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [15])))

	.dataa(gnd),
	.datab(\MULT1|MemReg [15]),
	.datac(\MULT1|PC [15]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[15]~30 .lut_mask = 16'hCCF0;
defparam \MULT1|wDadoEscritaReg[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[15]~31 (
// Equation(s):
// \MULT1|wDadoEscritaReg[15]~31_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[15]~30_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [15])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[15]~30_combout ))))

	.dataa(\MULT1|SaidaULA [15]),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[15]~30_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[15]~31 .lut_mask = 16'hFB08;
defparam \MULT1|wDadoEscritaReg[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N31
dffeas \MULT1|bancoRegister|registers[27][15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[15]~31_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][15] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][15]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][15]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][15]~q ),
	.datad(\MULT1|bancoRegister|registers[26][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux48~0_combout  & (\MULT1|bancoRegister|registers[27][15]~q )) # (!\MULT1|bancoRegister|Mux48~0_combout  & ((\MULT1|bancoRegister|registers[19][15]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux48~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[27][15]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][15]~q ),
	.datad(\MULT1|bancoRegister|Mux48~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~1 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[21][15]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][15]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][15]~q ),
	.datad(\MULT1|bancoRegister|registers[21][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux48~2_combout  & (\MULT1|bancoRegister|registers[29][15]~q )) # (!\MULT1|bancoRegister|Mux48~2_combout  & ((\MULT1|bancoRegister|registers[28][15]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux48~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][15]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][15]~q ),
	.datad(\MULT1|bancoRegister|Mux48~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~4_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][15]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][15]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][15]~q ),
	.datad(\MULT1|bancoRegister|registers[24][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~5_combout  = (\MULT1|bancoRegister|Mux48~4_combout  & ((\MULT1|bancoRegister|registers[25][15]~q ) # ((!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux48~4_combout  & (((\MULT1|bancoRegister|registers[17][15]~q  & 
// \MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|Mux48~4_combout ),
	.datab(\MULT1|bancoRegister|registers[25][15]~q ),
	.datac(\MULT1|bancoRegister|registers[17][15]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|Mux48~3_combout )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux48~5_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux48~3_combout ),
	.datad(\MULT1|bancoRegister|Mux48~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~6 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~7_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[23][15]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[22][15]~q )))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[23][15]~q ),
	.datad(\MULT1|bancoRegister|registers[22][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~8_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux48~7_combout  & ((\MULT1|bancoRegister|registers[31][15]~q ))) # (!\MULT1|bancoRegister|Mux48~7_combout  & (\MULT1|bancoRegister|registers[30][15]~q )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux48~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][15]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[31][15]~q ),
	.datad(\MULT1|bancoRegister|Mux48~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~8 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~9_combout  = (\MULT1|bancoRegister|Mux48~6_combout  & (((\MULT1|bancoRegister|Mux48~8_combout ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux48~6_combout  & (\MULT1|bancoRegister|Mux48~1_combout  & (\MULT1|InstReg 
// [21])))

	.dataa(\MULT1|bancoRegister|Mux48~1_combout ),
	.datab(\MULT1|bancoRegister|Mux48~6_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux48~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~9 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~10_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[10][15]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[8][15]~q )))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][15]~q ),
	.datad(\MULT1|bancoRegister|registers[10][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~10 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux48~10_combout  & (\MULT1|bancoRegister|registers[14][15]~q )) # (!\MULT1|bancoRegister|Mux48~10_combout  & ((\MULT1|bancoRegister|registers[12][15]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux48~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][15]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][15]~q ),
	.datad(\MULT1|bancoRegister|Mux48~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][15]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[2][15]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][15]~q ),
	.datad(\MULT1|bancoRegister|registers[6][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~15_combout  = (\MULT1|bancoRegister|Mux48~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][15]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][15]~q ),
	.datad(\MULT1|bancoRegister|Mux48~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~12_combout  = (\MULT1|InstReg [21] & (\MULT1|InstReg [22])) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][15]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[1][15]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][15]~q ),
	.datad(\MULT1|bancoRegister|registers[5][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~13_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux48~12_combout  & (\MULT1|bancoRegister|registers[7][15]~q )) # (!\MULT1|bancoRegister|Mux48~12_combout  & ((\MULT1|bancoRegister|registers[3][15]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux48~12_combout ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[7][15]~q ),
	.datac(\MULT1|bancoRegister|registers[3][15]~q ),
	.datad(\MULT1|bancoRegister|Mux48~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux48~13_combout ) # (\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux48~15_combout  & ((!\MULT1|InstReg [23]))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux48~15_combout ),
	.datac(\MULT1|bancoRegister|Mux48~13_combout ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~16 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~17_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[11][15]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[9][15]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][15]~q ),
	.datad(\MULT1|bancoRegister|registers[9][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux48~17_combout  & (\MULT1|bancoRegister|registers[15][15]~q )) # (!\MULT1|bancoRegister|Mux48~17_combout  & ((\MULT1|bancoRegister|registers[13][15]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux48~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][15]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][15]~q ),
	.datad(\MULT1|bancoRegister|Mux48~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~19_combout  = (\MULT1|bancoRegister|Mux48~16_combout  & (((\MULT1|bancoRegister|Mux48~18_combout ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux48~16_combout  & (\MULT1|bancoRegister|Mux48~11_combout  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux48~11_combout ),
	.datab(\MULT1|bancoRegister|Mux48~16_combout ),
	.datac(\MULT1|bancoRegister|Mux48~18_combout ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~19 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux48~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux48~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux48~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux48~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|InstReg [24]),
	.datac(\MULT1|bancoRegister|Mux48~9_combout ),
	.datad(\MULT1|bancoRegister|Mux48~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux48~20 .lut_mask = 16'hF3C0;
defparam \MULT1|bancoRegister|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \MULT1|B[15] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux48~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[15] .is_wysiwyg = "true";
defparam \MULT1|B[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N8
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[14]~28 (
// Equation(s):
// \MULT1|wDadoEscritaReg[14]~28_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [14])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [14])))

	.dataa(\MULT1|MemReg [14]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datac(\MULT1|PC [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[14]~28 .lut_mask = 16'hB8B8;
defparam \MULT1|wDadoEscritaReg[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[14]~29 (
// Equation(s):
// \MULT1|wDadoEscritaReg[14]~29_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[14]~28_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|SaidaULA 
// [14]))))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[14]~28_combout ))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|wDadoEscritaReg[14]~28_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|SaidaULA [14]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[14]~29 .lut_mask = 16'hCEC4;
defparam \MULT1|wDadoEscritaReg[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \MULT1|bancoRegister|registers[18][14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[14]~29_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][14] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~0_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[19][14]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][14]~q 
// ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[18][14]~q ),
	.datac(\MULT1|bancoRegister|registers[19][14]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~0 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~1_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux49~0_combout  & (\MULT1|bancoRegister|registers[27][14]~q )) # (!\MULT1|bancoRegister|Mux49~0_combout  & ((\MULT1|bancoRegister|registers[26][14]~q ))))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux49~0_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux49~0_combout ),
	.datac(\MULT1|bancoRegister|registers[27][14]~q ),
	.datad(\MULT1|bancoRegister|registers[26][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[17][14]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][14]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][14]~q ),
	.datad(\MULT1|bancoRegister|registers[17][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux49~4_combout  & (\MULT1|bancoRegister|registers[25][14]~q )) # (!\MULT1|bancoRegister|Mux49~4_combout  & ((\MULT1|bancoRegister|registers[24][14]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux49~4_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[25][14]~q ),
	.datac(\MULT1|bancoRegister|registers[24][14]~q ),
	.datad(\MULT1|bancoRegister|Mux49~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~2_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[28][14]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][14]~q 
// ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[20][14]~q ),
	.datac(\MULT1|bancoRegister|registers[28][14]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~2 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~3_combout  = (\MULT1|bancoRegister|Mux49~2_combout  & (((\MULT1|bancoRegister|registers[29][14]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux49~2_combout  & (\MULT1|bancoRegister|registers[21][14]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[21][14]~q ),
	.datab(\MULT1|bancoRegister|Mux49~2_combout ),
	.datac(\MULT1|bancoRegister|registers[29][14]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~3 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21]) # (\MULT1|bancoRegister|Mux49~3_combout )))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux49~5_combout  & (!\MULT1|InstReg [21])))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux49~5_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux49~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~6 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~7_combout  = (\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[30][14]~q ) # (\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[22][14]~q  & ((!\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[22][14]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[30][14]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~8_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux49~7_combout  & ((\MULT1|bancoRegister|registers[31][14]~q ))) # (!\MULT1|bancoRegister|Mux49~7_combout  & (\MULT1|bancoRegister|registers[23][14]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux49~7_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[23][14]~q ),
	.datac(\MULT1|bancoRegister|registers[31][14]~q ),
	.datad(\MULT1|bancoRegister|Mux49~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~8 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux49~6_combout  & ((\MULT1|bancoRegister|Mux49~8_combout ))) # (!\MULT1|bancoRegister|Mux49~6_combout  & (\MULT1|bancoRegister|Mux49~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux49~6_combout ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|Mux49~1_combout ),
	.datac(\MULT1|bancoRegister|Mux49~6_combout ),
	.datad(\MULT1|bancoRegister|Mux49~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~9 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][14]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|registers[1][14]~q  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|registers[5][14]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][14]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~10 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~11_combout  = (\MULT1|bancoRegister|Mux49~10_combout  & ((\MULT1|bancoRegister|registers[7][14]~q ) # ((!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux49~10_combout  & (((\MULT1|bancoRegister|registers[3][14]~q  & 
// \MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|registers[7][14]~q ),
	.datab(\MULT1|bancoRegister|Mux49~10_combout ),
	.datac(\MULT1|bancoRegister|registers[3][14]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~11 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][14]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][14]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][14]~q ),
	.datad(\MULT1|bancoRegister|registers[9][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux49~17_combout  & (\MULT1|bancoRegister|registers[15][14]~q )) # (!\MULT1|bancoRegister|Mux49~17_combout  & ((\MULT1|bancoRegister|registers[13][14]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux49~17_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[15][14]~q ),
	.datac(\MULT1|bancoRegister|registers[13][14]~q ),
	.datad(\MULT1|bancoRegister|Mux49~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~12_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][14]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[8][14]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][14]~q ),
	.datad(\MULT1|bancoRegister|registers[10][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~13_combout  = (\MULT1|bancoRegister|Mux49~12_combout  & ((\MULT1|bancoRegister|registers[14][14]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux49~12_combout  & (((\MULT1|bancoRegister|registers[12][14]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|Mux49~12_combout ),
	.datab(\MULT1|bancoRegister|registers[14][14]~q ),
	.datac(\MULT1|bancoRegister|registers[12][14]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~13 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][14]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][14]~q )))))

	.dataa(\MULT1|bancoRegister|registers[6][14]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[2][14]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~14 .lut_mask = 16'hB800;
defparam \MULT1|bancoRegister|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~15_combout  = (\MULT1|bancoRegister|Mux49~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|InstReg [22] & \MULT1|bancoRegister|registers[4][14]~q )))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[4][14]~q ),
	.datad(\MULT1|bancoRegister|Mux49~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~15 .lut_mask = 16'hFF40;
defparam \MULT1|bancoRegister|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux49~13_combout )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux49~15_combout )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux49~13_combout ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux49~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux49~16_combout  & ((\MULT1|bancoRegister|Mux49~18_combout ))) # (!\MULT1|bancoRegister|Mux49~16_combout  & (\MULT1|bancoRegister|Mux49~11_combout )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux49~16_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux49~11_combout ),
	.datac(\MULT1|bancoRegister|Mux49~18_combout ),
	.datad(\MULT1|bancoRegister|Mux49~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~19 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux49~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux49~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux49~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux49~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux49~9_combout ),
	.datab(\MULT1|bancoRegister|Mux49~19_combout ),
	.datac(\MULT1|InstReg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux49~20 .lut_mask = 16'hACAC;
defparam \MULT1|bancoRegister|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \MULT1|B[14] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux49~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[14] .is_wysiwyg = "true";
defparam \MULT1|B[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[13]~26 (
// Equation(s):
// \MULT1|wDadoEscritaReg[13]~26_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [13])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [13])))

	.dataa(\MULT1|MemReg [13]),
	.datab(\MULT1|PC [13]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[13]~26 .lut_mask = 16'hACAC;
defparam \MULT1|wDadoEscritaReg[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[13]~27 (
// Equation(s):
// \MULT1|wDadoEscritaReg[13]~27_combout  = (\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (((\MULT1|wDadoEscritaReg[13]~26_combout )))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|controle_multiciclo|WideOr10~0_combout  & 
// ((\MULT1|SaidaULA [13]))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[13]~26_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|wDadoEscritaReg[13]~26_combout ),
	.datad(\MULT1|SaidaULA [13]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[13]~27 .lut_mask = 16'hF4B0;
defparam \MULT1|wDadoEscritaReg[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y28_N29
dffeas \MULT1|bancoRegister|registers[15][13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[13]~27_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][13] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][13]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][13]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][13]~q ),
	.datad(\MULT1|bancoRegister|registers[9][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux50~17_combout  & (\MULT1|bancoRegister|registers[15][13]~q )) # (!\MULT1|bancoRegister|Mux50~17_combout  & ((\MULT1|bancoRegister|registers[13][13]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux50~17_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[15][13]~q ),
	.datac(\MULT1|bancoRegister|registers[13][13]~q ),
	.datad(\MULT1|bancoRegister|Mux50~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~10_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][13]~q ) # ((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|registers[8][13]~q  & !\MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|registers[10][13]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][13]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~10 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~11_combout  = (\MULT1|bancoRegister|Mux50~10_combout  & ((\MULT1|bancoRegister|registers[14][13]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux50~10_combout  & (((\MULT1|bancoRegister|registers[12][13]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|Mux50~10_combout ),
	.datab(\MULT1|bancoRegister|registers[14][13]~q ),
	.datac(\MULT1|bancoRegister|registers[12][13]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~11 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][13]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][13]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[6][13]~q ),
	.datac(\MULT1|bancoRegister|registers[2][13]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~14 .lut_mask = 16'hD800;
defparam \MULT1|bancoRegister|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~15_combout  = (\MULT1|bancoRegister|Mux50~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[4][13]~q  & \MULT1|InstReg [22])))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|Mux50~14_combout ),
	.datac(\MULT1|bancoRegister|registers[4][13]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~15 .lut_mask = 16'hDCCC;
defparam \MULT1|bancoRegister|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~12_combout  = (\MULT1|InstReg [21] & (\MULT1|InstReg [22])) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][13]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[1][13]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][13]~q ),
	.datad(\MULT1|bancoRegister|registers[5][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~13_combout  = (\MULT1|bancoRegister|Mux50~12_combout  & ((\MULT1|bancoRegister|registers[7][13]~q ) # ((!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux50~12_combout  & (((\MULT1|bancoRegister|registers[3][13]~q  & 
// \MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|Mux50~12_combout ),
	.datab(\MULT1|bancoRegister|registers[7][13]~q ),
	.datac(\MULT1|bancoRegister|registers[3][13]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~13 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23]) # (\MULT1|bancoRegister|Mux50~13_combout )))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux50~15_combout  & (!\MULT1|InstReg [23])))

	.dataa(\MULT1|bancoRegister|Mux50~15_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux50~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~16 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux50~16_combout  & (\MULT1|bancoRegister|Mux50~18_combout )) # (!\MULT1|bancoRegister|Mux50~16_combout  & ((\MULT1|bancoRegister|Mux50~11_combout ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux50~16_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux50~18_combout ),
	.datac(\MULT1|bancoRegister|Mux50~11_combout ),
	.datad(\MULT1|bancoRegister|Mux50~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][13]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][13]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][13]~q ),
	.datad(\MULT1|bancoRegister|registers[26][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux50~0_combout  & ((\MULT1|bancoRegister|registers[27][13]~q ))) # (!\MULT1|bancoRegister|Mux50~0_combout  & (\MULT1|bancoRegister|registers[19][13]~q )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux50~0_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux50~0_combout ),
	.datac(\MULT1|bancoRegister|registers[19][13]~q ),
	.datad(\MULT1|bancoRegister|registers[27][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~1 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~7_combout  = (\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[23][13]~q ) # (\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[22][13]~q  & ((!\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[22][13]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[23][13]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~8_combout  = (\MULT1|bancoRegister|Mux50~7_combout  & (((\MULT1|bancoRegister|registers[31][13]~q )) # (!\MULT1|InstReg [23]))) # (!\MULT1|bancoRegister|Mux50~7_combout  & (\MULT1|InstReg [23] & 
// ((\MULT1|bancoRegister|registers[30][13]~q ))))

	.dataa(\MULT1|bancoRegister|Mux50~7_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[31][13]~q ),
	.datad(\MULT1|bancoRegister|registers[30][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~8 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[21][13]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][13]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][13]~q ),
	.datad(\MULT1|bancoRegister|registers[21][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux50~2_combout  & (\MULT1|bancoRegister|registers[29][13]~q )) # (!\MULT1|bancoRegister|Mux50~2_combout  & ((\MULT1|bancoRegister|registers[28][13]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux50~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][13]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][13]~q ),
	.datad(\MULT1|bancoRegister|Mux50~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~4_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][13]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][13]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][13]~q ),
	.datad(\MULT1|bancoRegister|registers[24][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux50~4_combout  & ((\MULT1|bancoRegister|registers[25][13]~q ))) # (!\MULT1|bancoRegister|Mux50~4_combout  & (\MULT1|bancoRegister|registers[17][13]~q )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux50~4_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux50~4_combout ),
	.datac(\MULT1|bancoRegister|registers[17][13]~q ),
	.datad(\MULT1|bancoRegister|registers[25][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~6_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux50~3_combout )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux50~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux50~3_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux50~5_combout ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~6 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux50~6_combout  & ((\MULT1|bancoRegister|Mux50~8_combout ))) # (!\MULT1|bancoRegister|Mux50~6_combout  & (\MULT1|bancoRegister|Mux50~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux50~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux50~1_combout ),
	.datab(\MULT1|bancoRegister|Mux50~8_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux50~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux50~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux50~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux50~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux50~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux50~19_combout ),
	.datac(\MULT1|InstReg [24]),
	.datad(\MULT1|bancoRegister|Mux50~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux50~20 .lut_mask = 16'hFC0C;
defparam \MULT1|bancoRegister|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N31
dffeas \MULT1|B[13] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux50~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[13] .is_wysiwyg = "true";
defparam \MULT1|B[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~0 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~0_combout  = (!\MULT1|InstReg [9] & \MULT1|InstReg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|InstReg [9]),
	.datad(\MULT1|InstReg [7]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~0 .lut_mask = 16'h0F00;
defparam \MULT1|bancoRegister|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~19 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~19_combout  = (\MULT1|bancoRegister|Decoder0~1_combout  & (\MULT1|bancoRegister|Decoder0~0_combout  & (\MULT1|InstReg [8] & \MULT1|InstReg [11])))

	.dataa(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datab(\MULT1|bancoRegister|Decoder0~0_combout ),
	.datac(\MULT1|InstReg [8]),
	.datad(\MULT1|InstReg [11]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~19 .lut_mask = 16'h8000;
defparam \MULT1|bancoRegister|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N11
dffeas \MULT1|bancoRegister|registers[27][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y31_N17
dffeas \MULT1|bancoRegister|registers[31][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \MULT1|bancoRegister|registers[19][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \MULT1|bancoRegister|registers[23][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[23][12]~q ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][12]~q  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[19][12]~q ),
	.datac(\MULT1|bancoRegister|registers[23][12]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~7 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~8_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux19~7_combout  & ((\MULT1|bancoRegister|registers[31][12]~q ))) # (!\MULT1|bancoRegister|Mux19~7_combout  & (\MULT1|bancoRegister|registers[27][12]~q )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux19~7_combout ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[27][12]~q ),
	.datac(\MULT1|bancoRegister|registers[31][12]~q ),
	.datad(\MULT1|bancoRegister|Mux19~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~8 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y32_N7
dffeas \MULT1|bancoRegister|registers[24][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N1
dffeas \MULT1|bancoRegister|registers[16][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~4_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[24][12]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[16][12]~q  & !\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[24][12]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[16][12]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~4 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y32_N21
dffeas \MULT1|bancoRegister|registers[20][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N17
dffeas \MULT1|bancoRegister|registers[28][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~5_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux19~4_combout  & ((\MULT1|bancoRegister|registers[28][12]~q ))) # (!\MULT1|bancoRegister|Mux19~4_combout  & (\MULT1|bancoRegister|registers[20][12]~q )))) # 
// (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux19~4_combout ))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux19~4_combout ),
	.datac(\MULT1|bancoRegister|registers[20][12]~q ),
	.datad(\MULT1|bancoRegister|registers[28][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \MULT1|bancoRegister|registers[18][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N21
dffeas \MULT1|bancoRegister|registers[26][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[26][12]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][12]~q )))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][12]~q ),
	.datad(\MULT1|bancoRegister|registers[26][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y32_N25
dffeas \MULT1|bancoRegister|registers[22][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y32_N19
dffeas \MULT1|bancoRegister|registers[30][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~3_combout  = (\MULT1|bancoRegister|Mux19~2_combout  & (((\MULT1|bancoRegister|registers[30][12]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux19~2_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[22][12]~q )))

	.dataa(\MULT1|bancoRegister|Mux19~2_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][12]~q ),
	.datad(\MULT1|bancoRegister|registers[30][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15]) # (\MULT1|bancoRegister|Mux19~3_combout )))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux19~5_combout  & (!\MULT1|InstReg [15])))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux19~5_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux19~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~6 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y32_N27
dffeas \MULT1|bancoRegister|registers[17][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y31_N29
dffeas \MULT1|bancoRegister|registers[21][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~0_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[21][12]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[17][12]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[17][12]~q ),
	.datad(\MULT1|bancoRegister|registers[21][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~0 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y31_N23
dffeas \MULT1|bancoRegister|registers[29][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|registers[25][12]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[25][12]~feeder_combout  = \MULT1|wDadoEscritaReg[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[25][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][12]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[25][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N5
dffeas \MULT1|bancoRegister|registers[25][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[25][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~1_combout  = (\MULT1|bancoRegister|Mux19~0_combout  & ((\MULT1|bancoRegister|registers[29][12]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux19~0_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[25][12]~q ))))

	.dataa(\MULT1|bancoRegister|Mux19~0_combout ),
	.datab(\MULT1|bancoRegister|registers[29][12]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[25][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~1 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~9_combout  = (\MULT1|bancoRegister|Mux19~6_combout  & ((\MULT1|bancoRegister|Mux19~8_combout ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux19~6_combout  & (((\MULT1|InstReg [15] & 
// \MULT1|bancoRegister|Mux19~1_combout ))))

	.dataa(\MULT1|bancoRegister|Mux19~8_combout ),
	.datab(\MULT1|bancoRegister|Mux19~6_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux19~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~9 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \MULT1|bancoRegister|registers[6][12]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[6][12]~feeder_combout  = \MULT1|wDadoEscritaReg[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][12]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \MULT1|bancoRegister|registers[6][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N7
dffeas \MULT1|bancoRegister|registers[7][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \MULT1|bancoRegister|registers[4][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N17
dffeas \MULT1|bancoRegister|registers[5][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~12_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[5][12]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][12]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[4][12]~q ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][12]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~12 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux19~12_combout  & ((\MULT1|bancoRegister|registers[7][12]~q ))) # (!\MULT1|bancoRegister|Mux19~12_combout  & (\MULT1|bancoRegister|registers[6][12]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux19~12_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][12]~q ),
	.datac(\MULT1|bancoRegister|registers[7][12]~q ),
	.datad(\MULT1|bancoRegister|Mux19~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~13 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \MULT1|bancoRegister|registers[1][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N17
dffeas \MULT1|bancoRegister|registers[3][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][12]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][12]~q ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[1][12]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[3][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~14 .lut_mask = 16'hE040;
defparam \MULT1|bancoRegister|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \MULT1|bancoRegister|registers[2][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~15_combout  = (\MULT1|bancoRegister|Mux19~14_combout ) # ((\MULT1|InstReg [16] & (!\MULT1|InstReg [15] & \MULT1|bancoRegister|registers[2][12]~q )))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux19~14_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[2][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~15 .lut_mask = 16'hCECC;
defparam \MULT1|bancoRegister|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~16_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux19~13_combout )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux19~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux19~13_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|Mux19~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~16 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N23
dffeas \MULT1|bancoRegister|registers[13][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N25
dffeas \MULT1|bancoRegister|registers[12][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~17_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16]) # ((\MULT1|bancoRegister|registers[13][12]~q )))) # (!\MULT1|InstReg [15] & (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[12][12]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[13][12]~q ),
	.datad(\MULT1|bancoRegister|registers[12][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N15
dffeas \MULT1|bancoRegister|registers[15][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|registers[14][12]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[14][12]~feeder_combout  = \MULT1|wDadoEscritaReg[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[14][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][12]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[14][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y32_N23
dffeas \MULT1|bancoRegister|registers[14][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~18_combout  = (\MULT1|bancoRegister|Mux19~17_combout  & ((\MULT1|bancoRegister|registers[15][12]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux19~17_combout  & (((\MULT1|bancoRegister|registers[14][12]~q  & 
// \MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|Mux19~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][12]~q ),
	.datac(\MULT1|bancoRegister|registers[14][12]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y31_N29
dffeas \MULT1|bancoRegister|registers[11][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y30_N19
dffeas \MULT1|bancoRegister|registers[9][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y32_N17
dffeas \MULT1|bancoRegister|registers[8][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~10_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[10][12]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][12]~q 
// ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[8][12]~q ),
	.datac(\MULT1|bancoRegister|registers[10][12]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~10 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~11_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux19~10_combout  & (\MULT1|bancoRegister|registers[11][12]~q )) # (!\MULT1|bancoRegister|Mux19~10_combout  & ((\MULT1|bancoRegister|registers[9][12]~q ))))) # 
// (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|Mux19~10_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[11][12]~q ),
	.datac(\MULT1|bancoRegister|registers[9][12]~q ),
	.datad(\MULT1|bancoRegister|Mux19~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~19_combout  = (\MULT1|bancoRegister|Mux19~16_combout  & ((\MULT1|bancoRegister|Mux19~18_combout ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux19~16_combout  & (((\MULT1|bancoRegister|Mux19~11_combout  & 
// \MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux19~16_combout ),
	.datab(\MULT1|bancoRegister|Mux19~18_combout ),
	.datac(\MULT1|bancoRegister|Mux19~11_combout ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~19 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux19~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux19~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux19~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux19~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux19~9_combout ),
	.datab(\MULT1|InstReg [19]),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux19~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux19~20 .lut_mask = 16'hBB88;
defparam \MULT1|bancoRegister|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y35_N7
dffeas \MULT1|A[12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux19~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[12] .is_wysiwyg = "true";
defparam \MULT1|A[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N30
cycloneive_lcell_comb \MULT1|wEntrada1ULA[12]~74 (
// Equation(s):
// \MULT1|wEntrada1ULA[12]~74_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [12])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [12])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [12]),
	.datad(\MULT1|A [12]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[12]~74 .lut_mask = 16'hF3C0;
defparam \MULT1|wEntrada1ULA[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N16
cycloneive_lcell_comb \MULT1|wEntrada1ULA[12]~75 (
// Equation(s):
// \MULT1|wEntrada1ULA[12]~75_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|wEntrada1ULA[12]~74_combout ))) # (!\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|PCBack [12]))

	.dataa(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [12]),
	.datad(\MULT1|wEntrada1ULA[12]~74_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[12]~75 .lut_mask = 16'hFA50;
defparam \MULT1|wEntrada1ULA[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \MULT1|ula|Selector19~3 (
// Equation(s):
// \MULT1|ula|Selector19~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~24_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~24_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector19~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N24
cycloneive_lcell_comb \MULT1|ula|Selector19~2 (
// Equation(s):
// \MULT1|ula|Selector19~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~24_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector19~3_combout )))) # (!\MULT1|ula|Selector30~1_combout  
// & (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector30~1_combout ),
	.datab(\MULT1|ula|Selector19~3_combout ),
	.datac(\MULT1|ula|Add1~24_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector19~2 .lut_mask = 16'hA0DD;
defparam \MULT1|ula|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneive_lcell_comb \MULT1|ula|Selector19 (
// Equation(s):
// \MULT1|ula|Selector19~combout  = (\MULT1|ula|Selector19~2_combout  & (((\MULT1|wEntrada1ULA[12]~75_combout  & \MULT1|wEntrada2ULA [12])) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector19~2_combout  & (\MULT1|ula|Selector30~3_combout  & 
// ((\MULT1|wEntrada1ULA[12]~75_combout ) # (\MULT1|wEntrada2ULA [12]))))

	.dataa(\MULT1|wEntrada1ULA[12]~75_combout ),
	.datab(\MULT1|ula|Selector19~2_combout ),
	.datac(\MULT1|wEntrada2ULA [12]),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector19~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector19 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N27
dffeas \MULT1|SaidaULA[12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector19~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[12] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[12]~24 (
// Equation(s):
// \MULT1|wDadoEscritaReg[12]~24_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [12]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|PC [12]))

	.dataa(\MULT1|PC [12]),
	.datab(gnd),
	.datac(\MULT1|MemReg [12]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[12]~24 .lut_mask = 16'hF0AA;
defparam \MULT1|wDadoEscritaReg[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N14
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[12]~25 (
// Equation(s):
// \MULT1|wDadoEscritaReg[12]~25_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[12]~24_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [12])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[12]~24_combout ))))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|SaidaULA [12]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[12]~24_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[12]~25 .lut_mask = 16'hFD08;
defparam \MULT1|wDadoEscritaReg[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y30_N13
dffeas \MULT1|bancoRegister|registers[10][12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[12]~25_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][12] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~12_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][12]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][12]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][12]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][12]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~12 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux51~12_combout  & ((\MULT1|bancoRegister|registers[14][12]~q ))) # (!\MULT1|bancoRegister|Mux51~12_combout  & (\MULT1|bancoRegister|registers[12][12]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux51~12_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux51~12_combout ),
	.datac(\MULT1|bancoRegister|registers[12][12]~q ),
	.datad(\MULT1|bancoRegister|registers[14][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][12]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][12]~q )))))

	.dataa(\MULT1|bancoRegister|registers[6][12]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[2][12]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~14 .lut_mask = 16'hB800;
defparam \MULT1|bancoRegister|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~15_combout  = (\MULT1|bancoRegister|Mux51~14_combout ) # ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[4][12]~q  & !\MULT1|InstReg [21])))

	.dataa(\MULT1|bancoRegister|Mux51~14_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[4][12]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~15 .lut_mask = 16'hAAEA;
defparam \MULT1|bancoRegister|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux51~13_combout )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux51~15_combout )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux51~13_combout ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux51~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][12]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|registers[1][12]~q  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[5][12]~q ),
	.datac(\MULT1|bancoRegister|registers[1][12]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~10 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~11_combout  = (\MULT1|bancoRegister|Mux51~10_combout  & ((\MULT1|bancoRegister|registers[7][12]~q ) # ((!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux51~10_combout  & (((\MULT1|bancoRegister|registers[3][12]~q  & 
// \MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|Mux51~10_combout ),
	.datab(\MULT1|bancoRegister|registers[7][12]~q ),
	.datac(\MULT1|bancoRegister|registers[3][12]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~11 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~17_combout  = (\MULT1|InstReg [21] & (((\MULT1|bancoRegister|registers[11][12]~q ) # (\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[9][12]~q  & ((!\MULT1|InstReg [22]))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[9][12]~q ),
	.datac(\MULT1|bancoRegister|registers[11][12]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux51~17_combout  & (\MULT1|bancoRegister|registers[15][12]~q )) # (!\MULT1|bancoRegister|Mux51~17_combout  & ((\MULT1|bancoRegister|registers[13][12]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux51~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][12]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][12]~q ),
	.datad(\MULT1|bancoRegister|Mux51~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux51~16_combout  & ((\MULT1|bancoRegister|Mux51~18_combout ))) # (!\MULT1|bancoRegister|Mux51~16_combout  & (\MULT1|bancoRegister|Mux51~11_combout )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux51~16_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux51~16_combout ),
	.datac(\MULT1|bancoRegister|Mux51~11_combout ),
	.datad(\MULT1|bancoRegister|Mux51~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~19 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~0_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[19][12]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][12]~q 
// ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[18][12]~q ),
	.datac(\MULT1|bancoRegister|registers[19][12]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~0 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~1_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux51~0_combout  & (\MULT1|bancoRegister|registers[27][12]~q )) # (!\MULT1|bancoRegister|Mux51~0_combout  & ((\MULT1|bancoRegister|registers[26][12]~q ))))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux51~0_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux51~0_combout ),
	.datac(\MULT1|bancoRegister|registers[27][12]~q ),
	.datad(\MULT1|bancoRegister|registers[26][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[17][12]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][12]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][12]~q ),
	.datad(\MULT1|bancoRegister|registers[17][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux51~4_combout  & (\MULT1|bancoRegister|registers[25][12]~q )) # (!\MULT1|bancoRegister|Mux51~4_combout  & ((\MULT1|bancoRegister|registers[24][12]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux51~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[25][12]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[24][12]~q ),
	.datad(\MULT1|bancoRegister|Mux51~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~2_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[28][12]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[20][12]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][12]~q ),
	.datad(\MULT1|bancoRegister|registers[20][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux51~2_combout  & ((\MULT1|bancoRegister|registers[29][12]~q ))) # (!\MULT1|bancoRegister|Mux51~2_combout  & (\MULT1|bancoRegister|registers[21][12]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux51~2_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[21][12]~q ),
	.datac(\MULT1|bancoRegister|registers[29][12]~q ),
	.datad(\MULT1|bancoRegister|Mux51~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~3 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21]) # (\MULT1|bancoRegister|Mux51~3_combout )))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux51~5_combout  & (!\MULT1|InstReg [21])))

	.dataa(\MULT1|bancoRegister|Mux51~5_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux51~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~6 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~7_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[30][12]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[22][12]~q ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[30][12]~q ),
	.datad(\MULT1|bancoRegister|registers[22][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~8_combout  = (\MULT1|bancoRegister|Mux51~7_combout  & (((\MULT1|bancoRegister|registers[31][12]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux51~7_combout  & (\MULT1|bancoRegister|registers[23][12]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[23][12]~q ),
	.datab(\MULT1|bancoRegister|Mux51~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][12]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~8 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~9_combout  = (\MULT1|bancoRegister|Mux51~6_combout  & (((\MULT1|bancoRegister|Mux51~8_combout ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux51~6_combout  & (\MULT1|bancoRegister|Mux51~1_combout  & (\MULT1|InstReg 
// [21])))

	.dataa(\MULT1|bancoRegister|Mux51~1_combout ),
	.datab(\MULT1|bancoRegister|Mux51~6_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux51~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~9 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux51~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux51~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux51~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux51~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux51~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [24]),
	.datad(\MULT1|bancoRegister|Mux51~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux51~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \MULT1|B[12] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux51~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[12] .is_wysiwyg = "true";
defparam \MULT1|B[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N14
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[11]~22 (
// Equation(s):
// \MULT1|wDadoEscritaReg[11]~22_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [11])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [11])))

	.dataa(\MULT1|MemReg [11]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datac(gnd),
	.datad(\MULT1|PC [11]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[11]~22 .lut_mask = 16'hBB88;
defparam \MULT1|wDadoEscritaReg[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[11]~23 (
// Equation(s):
// \MULT1|wDadoEscritaReg[11]~23_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[11]~22_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|SaidaULA 
// [11]))))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[11]~22_combout ))))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datac(\MULT1|wDadoEscritaReg[11]~22_combout ),
	.datad(\MULT1|SaidaULA [11]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[11]~23 .lut_mask = 16'hF2D0;
defparam \MULT1|wDadoEscritaReg[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N9
dffeas \MULT1|bancoRegister|registers[14][11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[11]~23_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][11] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~10_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][11]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][11]~q 
// )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[10][11]~q ),
	.datac(\MULT1|bancoRegister|registers[8][11]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~10 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~11_combout  = (\MULT1|bancoRegister|Mux52~10_combout  & ((\MULT1|bancoRegister|registers[14][11]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux52~10_combout  & (((\MULT1|bancoRegister|registers[12][11]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|registers[14][11]~q ),
	.datab(\MULT1|bancoRegister|Mux52~10_combout ),
	.datac(\MULT1|bancoRegister|registers[12][11]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~11 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][11]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[2][11]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][11]~q ),
	.datad(\MULT1|bancoRegister|registers[6][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~15_combout  = (\MULT1|bancoRegister|Mux52~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][11]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][11]~q ),
	.datad(\MULT1|bancoRegister|Mux52~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~12_combout  = (\MULT1|InstReg [21] & (\MULT1|InstReg [22])) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][11]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[1][11]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][11]~q ),
	.datad(\MULT1|bancoRegister|registers[5][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~13_combout  = (\MULT1|bancoRegister|Mux52~12_combout  & (((\MULT1|bancoRegister|registers[7][11]~q )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux52~12_combout  & (\MULT1|InstReg [21] & 
// (\MULT1|bancoRegister|registers[3][11]~q )))

	.dataa(\MULT1|bancoRegister|Mux52~12_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][11]~q ),
	.datad(\MULT1|bancoRegister|registers[7][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~13 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23]) # (\MULT1|bancoRegister|Mux52~13_combout )))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux52~15_combout  & (!\MULT1|InstReg [23])))

	.dataa(\MULT1|bancoRegister|Mux52~15_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux52~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~16 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][11]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][11]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][11]~q ),
	.datad(\MULT1|bancoRegister|registers[9][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~18_combout  = (\MULT1|bancoRegister|Mux52~17_combout  & ((\MULT1|bancoRegister|registers[15][11]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux52~17_combout  & (((\MULT1|bancoRegister|registers[13][11]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|Mux52~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][11]~q ),
	.datac(\MULT1|bancoRegister|registers[13][11]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux52~16_combout  & ((\MULT1|bancoRegister|Mux52~18_combout ))) # (!\MULT1|bancoRegister|Mux52~16_combout  & (\MULT1|bancoRegister|Mux52~11_combout )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux52~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux52~11_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|Mux52~16_combout ),
	.datad(\MULT1|bancoRegister|Mux52~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~19 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[26][11]~q ) # ((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[18][11]~q  & !\MULT1|InstReg [20]))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[26][11]~q ),
	.datac(\MULT1|bancoRegister|registers[18][11]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~0 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux52~0_combout  & ((\MULT1|bancoRegister|registers[27][11]~q ))) # (!\MULT1|bancoRegister|Mux52~0_combout  & (\MULT1|bancoRegister|registers[19][11]~q )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux52~0_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux52~0_combout ),
	.datac(\MULT1|bancoRegister|registers[19][11]~q ),
	.datad(\MULT1|bancoRegister|registers[27][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~1 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~7_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[23][11]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[22][11]~q 
// ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[22][11]~q ),
	.datac(\MULT1|bancoRegister|registers[23][11]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~7 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~8_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux52~7_combout  & ((\MULT1|bancoRegister|registers[31][11]~q ))) # (!\MULT1|bancoRegister|Mux52~7_combout  & (\MULT1|bancoRegister|registers[30][11]~q )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux52~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][11]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[31][11]~q ),
	.datad(\MULT1|bancoRegister|Mux52~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~8 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[21][11]~q ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[20][11]~q  & !\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[21][11]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[20][11]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~2 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux52~2_combout  & (\MULT1|bancoRegister|registers[29][11]~q )) # (!\MULT1|bancoRegister|Mux52~2_combout  & ((\MULT1|bancoRegister|registers[28][11]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux52~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][11]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][11]~q ),
	.datad(\MULT1|bancoRegister|Mux52~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~4_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][11]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][11]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][11]~q ),
	.datad(\MULT1|bancoRegister|registers[24][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux52~4_combout  & (\MULT1|bancoRegister|registers[25][11]~q )) # (!\MULT1|bancoRegister|Mux52~4_combout  & ((\MULT1|bancoRegister|registers[17][11]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux52~4_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[25][11]~q ),
	.datac(\MULT1|bancoRegister|registers[17][11]~q ),
	.datad(\MULT1|bancoRegister|Mux52~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|Mux52~3_combout )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux52~5_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux52~3_combout ),
	.datad(\MULT1|bancoRegister|Mux52~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~6 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux52~6_combout  & ((\MULT1|bancoRegister|Mux52~8_combout ))) # (!\MULT1|bancoRegister|Mux52~6_combout  & (\MULT1|bancoRegister|Mux52~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux52~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux52~1_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux52~8_combout ),
	.datad(\MULT1|bancoRegister|Mux52~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~9 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux52~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux52~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux52~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux52~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|InstReg [24]),
	.datac(\MULT1|bancoRegister|Mux52~19_combout ),
	.datad(\MULT1|bancoRegister|Mux52~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux52~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux52~20 .lut_mask = 16'hFC30;
defparam \MULT1|bancoRegister|Mux52~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N9
dffeas \MULT1|B[11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux52~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[11] .is_wysiwyg = "true";
defparam \MULT1|B[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hF5A0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N3
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[10]~20 (
// Equation(s):
// \MULT1|wDadoEscritaReg[10]~20_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [10]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|PC [10]))

	.dataa(gnd),
	.datab(\MULT1|PC [10]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(\MULT1|MemReg [10]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[10]~20 .lut_mask = 16'hFC0C;
defparam \MULT1|wDadoEscritaReg[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[10]~21 (
// Equation(s):
// \MULT1|wDadoEscritaReg[10]~21_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[10]~20_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [10])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[10]~20_combout ))))

	.dataa(\MULT1|SaidaULA [10]),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[10]~20_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[10]~21 .lut_mask = 16'hFB08;
defparam \MULT1|wDadoEscritaReg[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|registers[25][10]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[25][10]~feeder_combout  = \MULT1|wDadoEscritaReg[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[25][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][10]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[25][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N19
dffeas \MULT1|bancoRegister|registers[25][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[25][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N17
dffeas \MULT1|bancoRegister|registers[24][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y32_N11
dffeas \MULT1|bancoRegister|registers[16][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N25
dffeas \MULT1|bancoRegister|registers[17][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[17][10]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][10]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][10]~q ),
	.datad(\MULT1|bancoRegister|registers[17][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux53~4_combout  & (\MULT1|bancoRegister|registers[25][10]~q )) # (!\MULT1|bancoRegister|Mux53~4_combout  & ((\MULT1|bancoRegister|registers[24][10]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux53~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[25][10]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[24][10]~q ),
	.datad(\MULT1|bancoRegister|Mux53~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y31_N11
dffeas \MULT1|bancoRegister|registers[21][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y31_N21
dffeas \MULT1|bancoRegister|registers[29][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N9
dffeas \MULT1|bancoRegister|registers[28][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y32_N13
dffeas \MULT1|bancoRegister|registers[20][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~2_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[28][10]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[20][10]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][10]~q ),
	.datad(\MULT1|bancoRegister|registers[20][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux53~2_combout  & ((\MULT1|bancoRegister|registers[29][10]~q ))) # (!\MULT1|bancoRegister|Mux53~2_combout  & (\MULT1|bancoRegister|registers[21][10]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux53~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[21][10]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[29][10]~q ),
	.datad(\MULT1|bancoRegister|Mux53~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~3 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux53~3_combout ) # (\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux53~5_combout  & ((!\MULT1|InstReg [21]))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux53~5_combout ),
	.datac(\MULT1|bancoRegister|Mux53~3_combout ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~6 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N15
dffeas \MULT1|bancoRegister|registers[23][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N29
dffeas \MULT1|bancoRegister|registers[30][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y32_N3
dffeas \MULT1|bancoRegister|registers[22][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~7_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[30][10]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[22][10]~q ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[30][10]~q ),
	.datad(\MULT1|bancoRegister|registers[22][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y31_N15
dffeas \MULT1|bancoRegister|registers[31][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~8_combout  = (\MULT1|bancoRegister|Mux53~7_combout  & (((\MULT1|bancoRegister|registers[31][10]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux53~7_combout  & (\MULT1|bancoRegister|registers[23][10]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[23][10]~q ),
	.datab(\MULT1|bancoRegister|Mux53~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][10]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~8 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N21
dffeas \MULT1|bancoRegister|registers[26][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \MULT1|bancoRegister|registers[27][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N19
dffeas \MULT1|bancoRegister|registers[19][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N7
dffeas \MULT1|bancoRegister|registers[18][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~0_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[19][10]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[18][10]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[19][10]~q ),
	.datad(\MULT1|bancoRegister|registers[18][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~0 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~1_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux53~0_combout  & ((\MULT1|bancoRegister|registers[27][10]~q ))) # (!\MULT1|bancoRegister|Mux53~0_combout  & (\MULT1|bancoRegister|registers[26][10]~q )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux53~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[26][10]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[27][10]~q ),
	.datad(\MULT1|bancoRegister|Mux53~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~1 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~9_combout  = (\MULT1|bancoRegister|Mux53~6_combout  & ((\MULT1|bancoRegister|Mux53~8_combout ) # ((!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux53~6_combout  & (((\MULT1|InstReg [21] & 
// \MULT1|bancoRegister|Mux53~1_combout ))))

	.dataa(\MULT1|bancoRegister|Mux53~6_combout ),
	.datab(\MULT1|bancoRegister|Mux53~8_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux53~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~9 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y30_N5
dffeas \MULT1|bancoRegister|registers[1][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y30_N25
dffeas \MULT1|bancoRegister|registers[5][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~10_combout  = (\MULT1|InstReg [21] & (\MULT1|InstReg [22])) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][10]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[1][10]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][10]~q ),
	.datad(\MULT1|bancoRegister|registers[5][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~10 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y32_N19
dffeas \MULT1|bancoRegister|registers[3][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y32_N1
dffeas \MULT1|bancoRegister|registers[7][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~11_combout  = (\MULT1|bancoRegister|Mux53~10_combout  & (((\MULT1|bancoRegister|registers[7][10]~q )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux53~10_combout  & (\MULT1|InstReg [21] & 
// (\MULT1|bancoRegister|registers[3][10]~q )))

	.dataa(\MULT1|bancoRegister|Mux53~10_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][10]~q ),
	.datad(\MULT1|bancoRegister|registers[7][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~11 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N27
dffeas \MULT1|bancoRegister|registers[11][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N1
dffeas \MULT1|bancoRegister|registers[9][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][10]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][10]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][10]~q ),
	.datad(\MULT1|bancoRegister|registers[9][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y32_N29
dffeas \MULT1|bancoRegister|registers[13][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N3
dffeas \MULT1|bancoRegister|registers[15][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux53~17_combout  & ((\MULT1|bancoRegister|registers[15][10]~q ))) # (!\MULT1|bancoRegister|Mux53~17_combout  & (\MULT1|bancoRegister|registers[13][10]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux53~17_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux53~17_combout ),
	.datac(\MULT1|bancoRegister|registers[13][10]~q ),
	.datad(\MULT1|bancoRegister|registers[15][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N5
dffeas \MULT1|bancoRegister|registers[14][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N29
dffeas \MULT1|bancoRegister|registers[8][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y33_N27
dffeas \MULT1|bancoRegister|registers[10][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~12_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][10]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[8][10]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][10]~q ),
	.datad(\MULT1|bancoRegister|registers[10][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N15
dffeas \MULT1|bancoRegister|registers[12][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~13_combout  = (\MULT1|bancoRegister|Mux53~12_combout  & ((\MULT1|bancoRegister|registers[14][10]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux53~12_combout  & (((\MULT1|bancoRegister|registers[12][10]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|registers[14][10]~q ),
	.datab(\MULT1|bancoRegister|Mux53~12_combout ),
	.datac(\MULT1|bancoRegister|registers[12][10]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~13 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y30_N5
dffeas \MULT1|bancoRegister|registers[4][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N11
dffeas \MULT1|bancoRegister|registers[2][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y29_N25
dffeas \MULT1|bancoRegister|registers[6][10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[10]~21_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][10] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][10]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[2][10]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][10]~q ),
	.datad(\MULT1|bancoRegister|registers[6][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~15_combout  = (\MULT1|bancoRegister|Mux53~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][10]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][10]~q ),
	.datad(\MULT1|bancoRegister|Mux53~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~16_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux53~13_combout ) # ((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (((!\MULT1|InstReg [20] & \MULT1|bancoRegister|Mux53~15_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux53~13_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux53~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~16 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux53~16_combout  & ((\MULT1|bancoRegister|Mux53~18_combout ))) # (!\MULT1|bancoRegister|Mux53~16_combout  & (\MULT1|bancoRegister|Mux53~11_combout )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux53~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux53~11_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|Mux53~18_combout ),
	.datad(\MULT1|bancoRegister|Mux53~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~19 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux53~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux53~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux53~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux53~19_combout )))

	.dataa(\MULT1|InstReg [24]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux53~9_combout ),
	.datad(\MULT1|bancoRegister|Mux53~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux53~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux53~20 .lut_mask = 16'hF5A0;
defparam \MULT1|bancoRegister|Mux53~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N9
dffeas \MULT1|B[10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux53~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[10] .is_wysiwyg = "true";
defparam \MULT1|B[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [16]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .lut_mask = 16'hF3C0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datab(gnd),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hFA0A;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N21
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFC0C;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hFC0C;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hFC30;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N31
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hE2E2;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFC0C;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \MULT1|wEntrada2ULA[3]~79 (
// Equation(s):
// \MULT1|wEntrada2ULA[3]~79_combout  = (\MULT1|B [3] & (\MULT1|controle_multiciclo|WideOr0~0_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_ADDI~q  & !\MULT1|controle_multiciclo|pr_state.ST_JALR~q )))

	.dataa(\MULT1|B [3]),
	.datab(\MULT1|controle_multiciclo|WideOr0~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[3]~79 .lut_mask = 16'h0008;
defparam \MULT1|wEntrada2ULA[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \MULT1|wEntrada2ULA[3]~81 (
// Equation(s):
// \MULT1|wEntrada2ULA[3]~81_combout  = (\MULT1|wEntrada2ULA[3]~80_combout ) # ((\MULT1|wEntrada2ULA[3]~79_combout ) # ((\MULT1|wEntrada2ULA[4]~77_combout  & \MULT1|InstReg [10])))

	.dataa(\MULT1|wEntrada2ULA[3]~80_combout ),
	.datab(\MULT1|wEntrada2ULA[4]~77_combout ),
	.datac(\MULT1|InstReg [10]),
	.datad(\MULT1|wEntrada2ULA[3]~79_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[3]~81 .lut_mask = 16'hFFEA;
defparam \MULT1|wEntrada2ULA[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N28
cycloneive_lcell_comb \MULT1|ula|Selector28~0 (
// Equation(s):
// \MULT1|ula|Selector28~0_combout  = (\MULT1|ula|Add0~6_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|ula|Add0~6_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector28~0 .lut_mask = 16'h020A;
defparam \MULT1|ula|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N10
cycloneive_lcell_comb \MULT1|ula|Selector28~1 (
// Equation(s):
// \MULT1|ula|Selector28~1_combout  = (\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector30~1_combout  & \MULT1|ula|Add1~6_combout )))) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector28~0_combout ) # ((!\MULT1|ula|Selector30~1_combout 
// ))))

	.dataa(\MULT1|ula|Selector30~2_combout ),
	.datab(\MULT1|ula|Selector28~0_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Add1~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector28~1 .lut_mask = 16'hE545;
defparam \MULT1|ula|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
cycloneive_lcell_comb \MULT1|ula|Selector28 (
// Equation(s):
// \MULT1|ula|Selector28~combout  = (\MULT1|ula|Selector28~1_combout  & (((\MULT1|wEntrada1ULA[3]~93_combout  & \MULT1|wEntrada2ULA[3]~81_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector28~1_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[3]~93_combout ) # (\MULT1|wEntrada2ULA[3]~81_combout ))))

	.dataa(\MULT1|wEntrada1ULA[3]~93_combout ),
	.datab(\MULT1|wEntrada2ULA[3]~81_combout ),
	.datac(\MULT1|ula|Selector28~1_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector28~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector28 .lut_mask = 16'h8EF0;
defparam \MULT1|ula|Selector28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N17
dffeas \MULT1|SaidaULA[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector28~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[3] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N12
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[3]~6 (
// Equation(s):
// \MULT1|wDadoEscritaReg[3]~6_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [3])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [3])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datac(\MULT1|MemReg [3]),
	.datad(\MULT1|PC [3]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[3]~6 .lut_mask = 16'hF3C0;
defparam \MULT1|wDadoEscritaReg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N30
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[3]~7 (
// Equation(s):
// \MULT1|wDadoEscritaReg[3]~7_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[3]~6_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [3])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[3]~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datac(\MULT1|SaidaULA [3]),
	.datad(\MULT1|wDadoEscritaReg[3]~6_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[3]~7 .lut_mask = 16'hFD20;
defparam \MULT1|wDadoEscritaReg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y29_N19
dffeas \MULT1|bancoRegister|registers[14][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \MULT1|bancoRegister|registers[12][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N19
dffeas \MULT1|bancoRegister|registers[8][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y32_N25
dffeas \MULT1|bancoRegister|registers[10][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~10_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][3]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[8][3]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][3]~q ),
	.datad(\MULT1|bancoRegister|registers[10][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~10 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux60~10_combout  & (\MULT1|bancoRegister|registers[14][3]~q )) # (!\MULT1|bancoRegister|Mux60~10_combout  & ((\MULT1|bancoRegister|registers[12][3]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux60~10_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][3]~q ),
	.datac(\MULT1|bancoRegister|registers[12][3]~q ),
	.datad(\MULT1|bancoRegister|Mux60~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \MULT1|bancoRegister|registers[15][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \MULT1|bancoRegister|registers[13][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \MULT1|bancoRegister|registers[11][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y31_N17
dffeas \MULT1|bancoRegister|registers[9][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][3]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][3]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][3]~q ),
	.datad(\MULT1|bancoRegister|registers[9][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux60~17_combout  & (\MULT1|bancoRegister|registers[15][3]~q )) # (!\MULT1|bancoRegister|Mux60~17_combout  & ((\MULT1|bancoRegister|registers[13][3]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux60~17_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[15][3]~q ),
	.datac(\MULT1|bancoRegister|registers[13][3]~q ),
	.datad(\MULT1|bancoRegister|Mux60~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|registers[2][3]~1 (
// Equation(s):
// \MULT1|bancoRegister|registers[2][3]~1_combout  = !\MULT1|wDadoEscritaReg[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[2][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][3]~1 .lut_mask = 16'h0F0F;
defparam \MULT1|bancoRegister|registers[2][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y29_N13
dffeas \MULT1|bancoRegister|registers[2][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[2][3]~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|registers[6][3]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[6][3]~feeder_combout  = \MULT1|wDadoEscritaReg[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][3]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y28_N1
dffeas \MULT1|bancoRegister|registers[6][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][3]~q ))) # (!\MULT1|InstReg [22] & (!\MULT1|bancoRegister|registers[2][3]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[2][3]~q ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|registers[6][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~14 .lut_mask = 16'hB010;
defparam \MULT1|bancoRegister|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y28_N11
dffeas \MULT1|bancoRegister|registers[4][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~15_combout  = (\MULT1|bancoRegister|Mux60~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[4][3]~q  & \MULT1|InstReg [22])))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|Mux60~14_combout ),
	.datac(\MULT1|bancoRegister|registers[4][3]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~15 .lut_mask = 16'hDCCC;
defparam \MULT1|bancoRegister|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N27
dffeas \MULT1|bancoRegister|registers[1][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y28_N1
dffeas \MULT1|bancoRegister|registers[5][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~12_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][3]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][3]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][3]~q ),
	.datad(\MULT1|bancoRegister|registers[5][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~12 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y31_N9
dffeas \MULT1|bancoRegister|registers[3][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N4
cycloneive_lcell_comb \MULT1|bancoRegister|registers[7][3]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[7][3]~feeder_combout  = \MULT1|wDadoEscritaReg[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][3]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y26_N5
dffeas \MULT1|bancoRegister|registers[7][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~13_combout  = (\MULT1|bancoRegister|Mux60~12_combout  & (((\MULT1|bancoRegister|registers[7][3]~q )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux60~12_combout  & (\MULT1|InstReg [21] & 
// (\MULT1|bancoRegister|registers[3][3]~q )))

	.dataa(\MULT1|bancoRegister|Mux60~12_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][3]~q ),
	.datad(\MULT1|bancoRegister|registers[7][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~13 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23]) # (\MULT1|bancoRegister|Mux60~13_combout )))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux60~15_combout  & (!\MULT1|InstReg [23])))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux60~15_combout ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux60~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~16 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux60~16_combout  & ((\MULT1|bancoRegister|Mux60~18_combout ))) # (!\MULT1|bancoRegister|Mux60~16_combout  & (\MULT1|bancoRegister|Mux60~11_combout )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux60~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux60~11_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|Mux60~18_combout ),
	.datad(\MULT1|bancoRegister|Mux60~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~19 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y30_N27
dffeas \MULT1|bancoRegister|registers[23][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y30_N17
dffeas \MULT1|bancoRegister|registers[22][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~7_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[23][3]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[22][3]~q )))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[23][3]~q ),
	.datad(\MULT1|bancoRegister|registers[22][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y29_N27
dffeas \MULT1|bancoRegister|registers[31][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N5
dffeas \MULT1|bancoRegister|registers[30][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~8_combout  = (\MULT1|bancoRegister|Mux60~7_combout  & (((\MULT1|bancoRegister|registers[31][3]~q )) # (!\MULT1|InstReg [23]))) # (!\MULT1|bancoRegister|Mux60~7_combout  & (\MULT1|InstReg [23] & 
// ((\MULT1|bancoRegister|registers[30][3]~q ))))

	.dataa(\MULT1|bancoRegister|Mux60~7_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[31][3]~q ),
	.datad(\MULT1|bancoRegister|registers[30][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~8 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneive_lcell_comb \MULT1|bancoRegister|registers[21][3]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[21][3]~feeder_combout  = \MULT1|wDadoEscritaReg[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[21][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][3]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[21][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N13
dffeas \MULT1|bancoRegister|registers[21][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[21][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y28_N1
dffeas \MULT1|bancoRegister|registers[20][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~2_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[21][3]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[20][3]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[21][3]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][3]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y28_N27
dffeas \MULT1|bancoRegister|registers[28][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneive_lcell_comb \MULT1|bancoRegister|registers[29][3]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[29][3]~feeder_combout  = \MULT1|wDadoEscritaReg[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[29][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][3]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[29][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y25_N23
dffeas \MULT1|bancoRegister|registers[29][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[29][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~3_combout  = (\MULT1|bancoRegister|Mux60~2_combout  & (((\MULT1|bancoRegister|registers[29][3]~q )) # (!\MULT1|InstReg [23]))) # (!\MULT1|bancoRegister|Mux60~2_combout  & (\MULT1|InstReg [23] & 
// (\MULT1|bancoRegister|registers[28][3]~q )))

	.dataa(\MULT1|bancoRegister|Mux60~2_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][3]~q ),
	.datad(\MULT1|bancoRegister|registers[29][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y28_N3
dffeas \MULT1|bancoRegister|registers[16][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y28_N13
dffeas \MULT1|bancoRegister|registers[24][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~4_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][3]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][3]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][3]~q ),
	.datad(\MULT1|bancoRegister|registers[24][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|registers[25][3]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[25][3]~feeder_combout  = \MULT1|wDadoEscritaReg[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[25][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][3]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[25][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N1
dffeas \MULT1|bancoRegister|registers[25][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[25][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|registers[17][3]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[17][3]~feeder_combout  = \MULT1|wDadoEscritaReg[3]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[17][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][3]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[17][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y28_N3
dffeas \MULT1|bancoRegister|registers[17][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~5_combout  = (\MULT1|bancoRegister|Mux60~4_combout  & ((\MULT1|bancoRegister|registers[25][3]~q ) # ((!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux60~4_combout  & (((\MULT1|InstReg [20] & 
// \MULT1|bancoRegister|registers[17][3]~q ))))

	.dataa(\MULT1|bancoRegister|Mux60~4_combout ),
	.datab(\MULT1|bancoRegister|registers[25][3]~q ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|registers[17][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~5 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~6_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux60~3_combout )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux60~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux60~3_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|InstReg [22]),
	.datad(\MULT1|bancoRegister|Mux60~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~6 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N31
dffeas \MULT1|bancoRegister|registers[18][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y30_N1
dffeas \MULT1|bancoRegister|registers[26][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][3]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][3]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][3]~q ),
	.datad(\MULT1|bancoRegister|registers[26][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y31_N17
dffeas \MULT1|bancoRegister|registers[19][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y27_N29
dffeas \MULT1|bancoRegister|registers[27][3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[3]~7_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][3] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~1_combout  = (\MULT1|bancoRegister|Mux60~0_combout  & (((\MULT1|bancoRegister|registers[27][3]~q )) # (!\MULT1|InstReg [20]))) # (!\MULT1|bancoRegister|Mux60~0_combout  & (\MULT1|InstReg [20] & 
// (\MULT1|bancoRegister|registers[19][3]~q )))

	.dataa(\MULT1|bancoRegister|Mux60~0_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][3]~q ),
	.datad(\MULT1|bancoRegister|registers[27][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~1 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux60~6_combout  & (\MULT1|bancoRegister|Mux60~8_combout )) # (!\MULT1|bancoRegister|Mux60~6_combout  & ((\MULT1|bancoRegister|Mux60~1_combout ))))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux60~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux60~8_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux60~6_combout ),
	.datad(\MULT1|bancoRegister|Mux60~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~9 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux60~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux60~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux60~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux60~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux60~19_combout ),
	.datab(\MULT1|bancoRegister|Mux60~9_combout ),
	.datac(\MULT1|InstReg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux60~20 .lut_mask = 16'hCACA;
defparam \MULT1|bancoRegister|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N23
dffeas \MULT1|B[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux60~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[3] .is_wysiwyg = "true";
defparam \MULT1|B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(gnd),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hDD88;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N9
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[2]~4 (
// Equation(s):
// \MULT1|wDadoEscritaReg[2]~4_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [2])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [2])))

	.dataa(gnd),
	.datab(\MULT1|MemReg [2]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(\MULT1|PC [2]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[2]~4 .lut_mask = 16'hCFC0;
defparam \MULT1|wDadoEscritaReg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[2]~5 (
// Equation(s):
// \MULT1|wDadoEscritaReg[2]~5_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[2]~4_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [2])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[2]~4_combout ))))

	.dataa(\MULT1|SaidaULA [2]),
	.datab(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[2]~4_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[2]~5 .lut_mask = 16'hFB08;
defparam \MULT1|wDadoEscritaReg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y28_N25
dffeas \MULT1|bancoRegister|registers[11][2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[2]~5_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][2] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][2]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][2]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][2]~q ),
	.datad(\MULT1|bancoRegister|registers[9][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux61~17_combout  & ((\MULT1|bancoRegister|registers[15][2]~q ))) # (!\MULT1|bancoRegister|Mux61~17_combout  & (\MULT1|bancoRegister|registers[13][2]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux61~17_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux61~17_combout ),
	.datac(\MULT1|bancoRegister|registers[13][2]~q ),
	.datad(\MULT1|bancoRegister|registers[15][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~10_combout  = (\MULT1|InstReg [21] & (\MULT1|InstReg [22])) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][2]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[1][2]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][2]~q ),
	.datad(\MULT1|bancoRegister|registers[5][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~10 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~11_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux61~10_combout  & (\MULT1|bancoRegister|registers[7][2]~q )) # (!\MULT1|bancoRegister|Mux61~10_combout  & ((\MULT1|bancoRegister|registers[3][2]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux61~10_combout ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[7][2]~q ),
	.datac(\MULT1|bancoRegister|registers[3][2]~q ),
	.datad(\MULT1|bancoRegister|Mux61~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][2]~q )) # (!\MULT1|InstReg [22] & ((!\MULT1|bancoRegister|registers[2][2]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[6][2]~q ),
	.datad(\MULT1|bancoRegister|registers[2][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~14 .lut_mask = 16'h80C4;
defparam \MULT1|bancoRegister|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~15_combout  = (\MULT1|bancoRegister|Mux61~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][2]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][2]~q ),
	.datad(\MULT1|bancoRegister|Mux61~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~12_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[10][2]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[8][2]~q )))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][2]~q ),
	.datad(\MULT1|bancoRegister|registers[10][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~12 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux61~12_combout  & ((\MULT1|bancoRegister|registers[14][2]~q ))) # (!\MULT1|bancoRegister|Mux61~12_combout  & (\MULT1|bancoRegister|registers[12][2]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux61~12_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux61~12_combout ),
	.datac(\MULT1|bancoRegister|registers[12][2]~q ),
	.datad(\MULT1|bancoRegister|registers[14][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~16_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux61~13_combout ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux61~15_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|Mux61~15_combout ),
	.datad(\MULT1|bancoRegister|Mux61~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~16 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux61~16_combout  & (\MULT1|bancoRegister|Mux61~18_combout )) # (!\MULT1|bancoRegister|Mux61~16_combout  & ((\MULT1|bancoRegister|Mux61~11_combout ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux61~16_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux61~18_combout ),
	.datac(\MULT1|bancoRegister|Mux61~11_combout ),
	.datad(\MULT1|bancoRegister|Mux61~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~2_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[28][2]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[20][2]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][2]~q ),
	.datad(\MULT1|bancoRegister|registers[20][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux61~2_combout  & ((\MULT1|bancoRegister|registers[29][2]~q ))) # (!\MULT1|bancoRegister|Mux61~2_combout  & (\MULT1|bancoRegister|registers[21][2]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux61~2_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[21][2]~q ),
	.datac(\MULT1|bancoRegister|registers[29][2]~q ),
	.datad(\MULT1|bancoRegister|Mux61~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~3 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[17][2]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][2]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][2]~q ),
	.datad(\MULT1|bancoRegister|registers[17][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux61~4_combout  & (\MULT1|bancoRegister|registers[25][2]~q )) # (!\MULT1|bancoRegister|Mux61~4_combout  & ((\MULT1|bancoRegister|registers[24][2]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux61~4_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[25][2]~q ),
	.datac(\MULT1|bancoRegister|registers[24][2]~q ),
	.datad(\MULT1|bancoRegister|Mux61~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|Mux61~3_combout )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux61~5_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux61~3_combout ),
	.datad(\MULT1|bancoRegister|Mux61~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~6 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~0_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[19][2]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[18][2]~q )))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][2]~q ),
	.datad(\MULT1|bancoRegister|registers[18][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~1_combout  = (\MULT1|bancoRegister|Mux61~0_combout  & (((\MULT1|bancoRegister|registers[27][2]~q ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux61~0_combout  & (\MULT1|bancoRegister|registers[26][2]~q  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux61~0_combout ),
	.datab(\MULT1|bancoRegister|registers[26][2]~q ),
	.datac(\MULT1|bancoRegister|registers[27][2]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~1 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~7_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[30][2]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][2]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[30][2]~q ),
	.datad(\MULT1|bancoRegister|registers[22][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~8_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux61~7_combout  & ((\MULT1|bancoRegister|registers[31][2]~q ))) # (!\MULT1|bancoRegister|Mux61~7_combout  & (\MULT1|bancoRegister|registers[23][2]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux61~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[23][2]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|Mux61~7_combout ),
	.datad(\MULT1|bancoRegister|registers[31][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~8 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~9_combout  = (\MULT1|bancoRegister|Mux61~6_combout  & (((\MULT1|bancoRegister|Mux61~8_combout )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux61~6_combout  & (\MULT1|InstReg [21] & (\MULT1|bancoRegister|Mux61~1_combout 
// )))

	.dataa(\MULT1|bancoRegister|Mux61~6_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux61~1_combout ),
	.datad(\MULT1|bancoRegister|Mux61~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~9 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux61~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux61~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux61~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux61~19_combout ))

	.dataa(\MULT1|InstReg [24]),
	.datab(\MULT1|bancoRegister|Mux61~19_combout ),
	.datac(\MULT1|bancoRegister|Mux61~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux61~20 .lut_mask = 16'hE4E4;
defparam \MULT1|bancoRegister|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y32_N29
dffeas \MULT1|B[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux61~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[2] .is_wysiwyg = "true";
defparam \MULT1|B[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\MULT1|InstReg[31]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MULT1|B [8],\MULT1|B [7],\MULT1|B [6],\MULT1|B [5],\MULT1|B [4],\MULT1|B [3],\MULT1|B [2],\MULT1|B [1],\MULT1|B [0]}),
	.portaaddr({\MULT1|wEndereco[11]~9_combout ,\MULT1|wEndereco[10]~8_combout ,\MULT1|wEndereco[9]~7_combout ,\MULT1|wEndereco[8]~6_combout ,\MULT1|wEndereco[7]~5_combout ,\MULT1|wEndereco[6]~4_combout ,\MULT1|wEndereco[5]~3_combout ,\MULT1|wEndereco[4]~2_combout ,
\MULT1|wEndereco[3]~1_combout ,\MULT1|wEndereco[2]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .clk0_output_clock_enable = "ena0";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file = "de1_text.mif";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .init_file_layout = "port_a";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Multiciclo:MULT1|ramI:MemC|altsyncram:altsyncram_component|altsyncram_r5l1:auto_generated|altsyncram_keb2:altsyncram1|ALTSYNCRAM";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "clock0";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 32;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 9;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 32;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_write_enable_clock = "clock1";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M9K";
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019D066F59ACD66B35998CDE9311E4E2693;
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFC30;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(gnd),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hAFA0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N15
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hFC30;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N13
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hACAC;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N11
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hCFC0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N1
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(gnd),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hAFA0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N7
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hF3C0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N5
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N2
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hCFC0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N3
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Decoder0~25 (
// Equation(s):
// \MULT1|bancoRegister|Decoder0~25_combout  = (!\MULT1|InstReg [8] & (\MULT1|bancoRegister|Decoder0~1_combout  & (!\MULT1|InstReg [11] & \MULT1|bancoRegister|Decoder0~11_combout )))

	.dataa(\MULT1|InstReg [8]),
	.datab(\MULT1|bancoRegister|Decoder0~1_combout ),
	.datac(\MULT1|InstReg [11]),
	.datad(\MULT1|bancoRegister|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Decoder0~25 .lut_mask = 16'h0400;
defparam \MULT1|bancoRegister|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y33_N1
dffeas \MULT1|bancoRegister|registers[8][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[8][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N3
dffeas \MULT1|bancoRegister|registers[10][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[10][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][22]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][22]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[8][22]~q ),
	.datac(\MULT1|bancoRegister|registers[10][22]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N9
dffeas \MULT1|bancoRegister|registers[9][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[9][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \MULT1|bancoRegister|registers[11][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[11][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~11_combout  = (\MULT1|bancoRegister|Mux9~10_combout  & (((\MULT1|bancoRegister|registers[11][22]~q ) # (!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux9~10_combout  & (\MULT1|bancoRegister|registers[9][22]~q  & 
// ((\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux9~10_combout ),
	.datab(\MULT1|bancoRegister|registers[9][22]~q ),
	.datac(\MULT1|bancoRegister|registers[11][22]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~11 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \MULT1|bancoRegister|registers[15][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[15][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[15][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|registers[14][22]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[14][22]~feeder_combout  = \MULT1|wDadoEscritaReg[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[14][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][22]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[14][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \MULT1|bancoRegister|registers[14][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[14][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[14][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|registers[12][22]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[12][22]~feeder_combout  = \MULT1|wDadoEscritaReg[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[12][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][22]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[12][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N11
dffeas \MULT1|bancoRegister|registers[12][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[12][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[12][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \MULT1|bancoRegister|registers[13][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[13][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~17_combout  = (\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[13][22]~q ) # (\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][22]~q  & ((!\MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[12][22]~q ),
	.datab(\MULT1|bancoRegister|registers[13][22]~q ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~17 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux9~17_combout  & (\MULT1|bancoRegister|registers[15][22]~q )) # (!\MULT1|bancoRegister|Mux9~17_combout  & ((\MULT1|bancoRegister|registers[14][22]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux9~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][22]~q ),
	.datab(\MULT1|bancoRegister|registers[14][22]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux9~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~18 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N1
dffeas \MULT1|bancoRegister|registers[3][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[3][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][22]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][22]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][22]~q ),
	.datab(\MULT1|bancoRegister|registers[1][22]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~14 .lut_mask = 16'hAC00;
defparam \MULT1|bancoRegister|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y30_N7
dffeas \MULT1|bancoRegister|registers[2][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[2][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~15_combout  = (\MULT1|bancoRegister|Mux9~14_combout ) # ((\MULT1|bancoRegister|registers[2][22]~q  & (\MULT1|InstReg [16] & !\MULT1|InstReg [15])))

	.dataa(\MULT1|bancoRegister|Mux9~14_combout ),
	.datab(\MULT1|bancoRegister|registers[2][22]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~15 .lut_mask = 16'hAAEA;
defparam \MULT1|bancoRegister|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y30_N25
dffeas \MULT1|bancoRegister|registers[6][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[6][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y30_N11
dffeas \MULT1|bancoRegister|registers[7][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[7][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|registers[4][22]~feeder (
// Equation(s):
// \MULT1|bancoRegister|registers[4][22]~feeder_combout  = \MULT1|wDadoEscritaReg[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|registers[4][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][22]~feeder .lut_mask = 16'hFF00;
defparam \MULT1|bancoRegister|registers[4][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y34_N1
dffeas \MULT1|bancoRegister|registers[4][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|registers[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|bancoRegister|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[4][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \MULT1|bancoRegister|registers[5][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[5][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[5][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[5][22]~q ))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[4][22]~q 
// ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[4][22]~q ),
	.datac(\MULT1|bancoRegister|registers[5][22]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~12 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux9~12_combout  & ((\MULT1|bancoRegister|registers[7][22]~q ))) # (!\MULT1|bancoRegister|Mux9~12_combout  & (\MULT1|bancoRegister|registers[6][22]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux9~12_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[6][22]~q ),
	.datac(\MULT1|bancoRegister|registers[7][22]~q ),
	.datad(\MULT1|bancoRegister|Mux9~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~13 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux9~13_combout ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux9~15_combout  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux9~15_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux9~13_combout ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~16 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~19_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux9~16_combout  & ((\MULT1|bancoRegister|Mux9~18_combout ))) # (!\MULT1|bancoRegister|Mux9~16_combout  & (\MULT1|bancoRegister|Mux9~11_combout )))) # (!\MULT1|InstReg 
// [18] & (((\MULT1|bancoRegister|Mux9~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux9~11_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|Mux9~18_combout ),
	.datad(\MULT1|bancoRegister|Mux9~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~19 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N1
dffeas \MULT1|bancoRegister|registers[29][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[29][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N23
dffeas \MULT1|bancoRegister|registers[21][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[21][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[21][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y32_N17
dffeas \MULT1|bancoRegister|registers[17][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[17][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~0_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[21][22]~q ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[17][22]~q  & !\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[21][22]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[17][22]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~0 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N13
dffeas \MULT1|bancoRegister|registers[25][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[25][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[25][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~1_combout  = (\MULT1|bancoRegister|Mux9~0_combout  & ((\MULT1|bancoRegister|registers[29][22]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux9~0_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[25][22]~q ))))

	.dataa(\MULT1|bancoRegister|registers[29][22]~q ),
	.datab(\MULT1|bancoRegister|Mux9~0_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[25][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~1 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N13
dffeas \MULT1|bancoRegister|registers[31][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[31][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N3
dffeas \MULT1|bancoRegister|registers[27][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N5
dffeas \MULT1|bancoRegister|registers[19][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[19][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[19][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y34_N3
dffeas \MULT1|bancoRegister|registers[23][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[23][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[23][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[23][22]~q ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][22]~q  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[19][22]~q ),
	.datac(\MULT1|bancoRegister|registers[23][22]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~7 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~8_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux9~7_combout  & (\MULT1|bancoRegister|registers[31][22]~q )) # (!\MULT1|bancoRegister|Mux9~7_combout  & ((\MULT1|bancoRegister|registers[27][22]~q ))))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux9~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[31][22]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][22]~q ),
	.datad(\MULT1|bancoRegister|Mux9~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~8 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \MULT1|bancoRegister|registers[30][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[30][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \MULT1|bancoRegister|registers[22][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[22][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[22][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \MULT1|bancoRegister|registers[26][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[26][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[26][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \MULT1|bancoRegister|registers[18][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[18][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[26][22]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[18][22]~q  & !\MULT1|InstReg [17]))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[26][22]~q ),
	.datac(\MULT1|bancoRegister|registers[18][22]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~2 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~3_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux9~2_combout  & (\MULT1|bancoRegister|registers[30][22]~q )) # (!\MULT1|bancoRegister|Mux9~2_combout  & ((\MULT1|bancoRegister|registers[22][22]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux9~2_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[30][22]~q ),
	.datac(\MULT1|bancoRegister|registers[22][22]~q ),
	.datad(\MULT1|bancoRegister|Mux9~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~3 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \MULT1|bancoRegister|registers[28][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[28][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N29
dffeas \MULT1|bancoRegister|registers[20][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[20][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[20][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N1
dffeas \MULT1|bancoRegister|registers[24][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[24][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[24][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N11
dffeas \MULT1|bancoRegister|registers[16][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[16][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~4_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[24][22]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((!\MULT1|InstReg [17] & \MULT1|bancoRegister|registers[16][22]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[24][22]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[16][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~4 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~5_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux9~4_combout  & (\MULT1|bancoRegister|registers[28][22]~q )) # (!\MULT1|bancoRegister|Mux9~4_combout  & ((\MULT1|bancoRegister|registers[20][22]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux9~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][22]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[20][22]~q ),
	.datad(\MULT1|bancoRegister|Mux9~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~6_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux9~3_combout ) # ((\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux9~5_combout  & !\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux9~3_combout ),
	.datab(\MULT1|bancoRegister|Mux9~5_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~6 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux9~6_combout  & ((\MULT1|bancoRegister|Mux9~8_combout ))) # (!\MULT1|bancoRegister|Mux9~6_combout  & (\MULT1|bancoRegister|Mux9~1_combout )))) # (!\MULT1|InstReg [15] & 
// (((\MULT1|bancoRegister|Mux9~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux9~1_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|Mux9~8_combout ),
	.datad(\MULT1|bancoRegister|Mux9~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~9 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux9~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux9~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux9~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux9~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux9~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux9~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux9~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \MULT1|A[22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux9~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[22] .is_wysiwyg = "true";
defparam \MULT1|A[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N28
cycloneive_lcell_comb \MULT1|wEntrada1ULA[22]~54 (
// Equation(s):
// \MULT1|wEntrada1ULA[22]~54_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((!\MULT1|PC [22]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [22]))

	.dataa(\MULT1|A [22]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(gnd),
	.datad(\MULT1|PC [22]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[22]~54 .lut_mask = 16'h22EE;
defparam \MULT1|wEntrada1ULA[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N2
cycloneive_lcell_comb \MULT1|wEntrada1ULA[22]~55 (
// Equation(s):
// \MULT1|wEntrada1ULA[22]~55_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|wEntrada1ULA[22]~54_combout ))) # (!\MULT1|wEntrada1ULA[0]~34_combout  & (!\MULT1|PCBack [22]))

	.dataa(\MULT1|wEntrada1ULA[0]~34_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [22]),
	.datad(\MULT1|wEntrada1ULA[22]~54_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[22]~55 .lut_mask = 16'hAF05;
defparam \MULT1|wEntrada1ULA[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N10
cycloneive_lcell_comb \MULT1|ula|Selector9~3 (
// Equation(s):
// \MULT1|ula|Selector9~3_combout  = (\MULT1|ula|Add0~44_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|ula|Add0~44_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector9~3 .lut_mask = 16'h020A;
defparam \MULT1|ula|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N30
cycloneive_lcell_comb \MULT1|ula|Selector9~2 (
// Equation(s):
// \MULT1|ula|Selector9~2_combout  = (\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector30~1_combout  & \MULT1|ula|Add1~44_combout )))) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector9~3_combout ) # ((!\MULT1|ula|Selector30~1_combout ))))

	.dataa(\MULT1|ula|Selector9~3_combout ),
	.datab(\MULT1|ula|Selector30~2_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Add1~44_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector9~2 .lut_mask = 16'hE323;
defparam \MULT1|ula|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N6
cycloneive_lcell_comb \MULT1|ula|Selector9 (
// Equation(s):
// \MULT1|ula|Selector9~combout  = (\MULT1|ula|Selector9~2_combout  & (((\MULT1|wEntrada1ULA[22]~55_combout  & \MULT1|wEntrada2ULA[22]~41_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector9~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[22]~55_combout ) # (\MULT1|wEntrada2ULA[22]~41_combout ))))

	.dataa(\MULT1|wEntrada1ULA[22]~55_combout ),
	.datab(\MULT1|wEntrada2ULA[22]~41_combout ),
	.datac(\MULT1|ula|Selector9~2_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector9~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector9 .lut_mask = 16'h8EF0;
defparam \MULT1|ula|Selector9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N7
dffeas \MULT1|SaidaULA[22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[22] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N14
cycloneive_lcell_comb \MULT1|wPCNext[22]~21 (
// Equation(s):
// \MULT1|wPCNext[22]~21_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (!\MULT1|SaidaULA [22])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((!\MULT1|ula|Selector9~combout )))

	.dataa(\MULT1|SaidaULA [22]),
	.datab(gnd),
	.datac(\MULT1|ula|Selector9~combout ),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[22]~21 .lut_mask = 16'h550F;
defparam \MULT1|wPCNext[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y37_N15
dffeas \MULT1|PC[22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[22]~21_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[22] .is_wysiwyg = "true";
defparam \MULT1|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y38_N18
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[22]~44 (
// Equation(s):
// \MULT1|wDadoEscritaReg[22]~44_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [22]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (!\MULT1|PC [22]))

	.dataa(\MULT1|PC [22]),
	.datab(\MULT1|MemReg [22]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[22]~44 .lut_mask = 16'hC5C5;
defparam \MULT1|wDadoEscritaReg[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[22]~45 (
// Equation(s):
// \MULT1|wDadoEscritaReg[22]~45_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[22]~44_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|SaidaULA 
// [22]))))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[22]~44_combout ))))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datac(\MULT1|wDadoEscritaReg[22]~44_combout ),
	.datad(\MULT1|SaidaULA [22]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[22]~45 .lut_mask = 16'hF2D0;
defparam \MULT1|wDadoEscritaReg[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y30_N27
dffeas \MULT1|bancoRegister|registers[1][22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[22]~45_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[1][22] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][22]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][22]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][22]~q ),
	.datad(\MULT1|bancoRegister|registers[5][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~10 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~11_combout  = (\MULT1|bancoRegister|Mux41~10_combout  & (((\MULT1|bancoRegister|registers[7][22]~q )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux41~10_combout  & (\MULT1|InstReg [21] & 
// (\MULT1|bancoRegister|registers[3][22]~q )))

	.dataa(\MULT1|bancoRegister|Mux41~10_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][22]~q ),
	.datad(\MULT1|bancoRegister|registers[7][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~11 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~17_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[11][22]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[9][22]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][22]~q ),
	.datad(\MULT1|bancoRegister|registers[9][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux41~17_combout  & (\MULT1|bancoRegister|registers[15][22]~q )) # (!\MULT1|bancoRegister|Mux41~17_combout  & ((\MULT1|bancoRegister|registers[13][22]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux41~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][22]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][22]~q ),
	.datad(\MULT1|bancoRegister|Mux41~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][22]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[2][22]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][22]~q ),
	.datad(\MULT1|bancoRegister|registers[6][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~15_combout  = (\MULT1|bancoRegister|Mux41~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][22]~q )))

	.dataa(\MULT1|bancoRegister|Mux41~14_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|registers[4][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~15 .lut_mask = 16'hAEAA;
defparam \MULT1|bancoRegister|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~12_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][22]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][22]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][22]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][22]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~12 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~13_combout  = (\MULT1|bancoRegister|Mux41~12_combout  & (((\MULT1|bancoRegister|registers[14][22]~q )) # (!\MULT1|InstReg [22]))) # (!\MULT1|bancoRegister|Mux41~12_combout  & (\MULT1|InstReg [22] & 
// ((\MULT1|bancoRegister|registers[12][22]~q ))))

	.dataa(\MULT1|bancoRegister|Mux41~12_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[14][22]~q ),
	.datad(\MULT1|bancoRegister|registers[12][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~13 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~16_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20]) # (\MULT1|bancoRegister|Mux41~13_combout )))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux41~15_combout  & (!\MULT1|InstReg [20])))

	.dataa(\MULT1|bancoRegister|Mux41~15_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux41~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~16 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux41~16_combout  & ((\MULT1|bancoRegister|Mux41~18_combout ))) # (!\MULT1|bancoRegister|Mux41~16_combout  & (\MULT1|bancoRegister|Mux41~11_combout )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux41~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux41~11_combout ),
	.datab(\MULT1|bancoRegister|Mux41~18_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|Mux41~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~19 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~2_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[28][22]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][22]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[20][22]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[28][22]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~2 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~3_combout  = (\MULT1|bancoRegister|Mux41~2_combout  & (((\MULT1|bancoRegister|registers[29][22]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux41~2_combout  & (\MULT1|bancoRegister|registers[21][22]~q  & 
// (\MULT1|InstReg [20])))

	.dataa(\MULT1|bancoRegister|Mux41~2_combout ),
	.datab(\MULT1|bancoRegister|registers[21][22]~q ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|bancoRegister|registers[29][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~3 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~4_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[17][22]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[16][22]~q ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][22]~q ),
	.datad(\MULT1|bancoRegister|registers[17][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux41~4_combout  & (\MULT1|bancoRegister|registers[25][22]~q )) # (!\MULT1|bancoRegister|Mux41~4_combout  & ((\MULT1|bancoRegister|registers[24][22]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux41~4_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[25][22]~q ),
	.datac(\MULT1|bancoRegister|registers[24][22]~q ),
	.datad(\MULT1|bancoRegister|Mux41~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~6_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux41~3_combout )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux41~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux41~3_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux41~5_combout ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~6 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~7_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[30][22]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][22]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[30][22]~q ),
	.datad(\MULT1|bancoRegister|registers[22][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~8_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux41~7_combout  & ((\MULT1|bancoRegister|registers[31][22]~q ))) # (!\MULT1|bancoRegister|Mux41~7_combout  & (\MULT1|bancoRegister|registers[23][22]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux41~7_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[23][22]~q ),
	.datac(\MULT1|bancoRegister|registers[31][22]~q ),
	.datad(\MULT1|bancoRegister|Mux41~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~8 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~0_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[19][22]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][22]~q 
// ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[18][22]~q ),
	.datac(\MULT1|bancoRegister|registers[19][22]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~0 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~1_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux41~0_combout  & (\MULT1|bancoRegister|registers[27][22]~q )) # (!\MULT1|bancoRegister|Mux41~0_combout  & ((\MULT1|bancoRegister|registers[26][22]~q ))))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux41~0_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux41~0_combout ),
	.datac(\MULT1|bancoRegister|registers[27][22]~q ),
	.datad(\MULT1|bancoRegister|registers[26][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~9_combout  = (\MULT1|bancoRegister|Mux41~6_combout  & (((\MULT1|bancoRegister|Mux41~8_combout )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux41~6_combout  & (\MULT1|InstReg [21] & 
// ((\MULT1|bancoRegister|Mux41~1_combout ))))

	.dataa(\MULT1|bancoRegister|Mux41~6_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux41~8_combout ),
	.datad(\MULT1|bancoRegister|Mux41~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~9 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux41~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux41~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux41~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux41~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux41~19_combout ),
	.datab(\MULT1|bancoRegister|Mux41~9_combout ),
	.datac(\MULT1|InstReg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux41~20 .lut_mask = 16'hCACA;
defparam \MULT1|bancoRegister|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N15
dffeas \MULT1|B[22] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux41~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [22]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[22] .is_wysiwyg = "true";
defparam \MULT1|B[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][21]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][21]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][21]~q ),
	.datad(\MULT1|bancoRegister|registers[26][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux42~0_combout  & (\MULT1|bancoRegister|registers[27][21]~q )) # (!\MULT1|bancoRegister|Mux42~0_combout  & ((\MULT1|bancoRegister|registers[19][21]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux42~0_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[27][21]~q ),
	.datac(\MULT1|bancoRegister|registers[19][21]~q ),
	.datad(\MULT1|bancoRegister|Mux42~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~1 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~7_combout  = (\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[23][21]~q ) # (\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[22][21]~q  & ((!\MULT1|InstReg [23]))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[22][21]~q ),
	.datac(\MULT1|bancoRegister|registers[23][21]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~7 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~8_combout  = (\MULT1|bancoRegister|Mux42~7_combout  & (((\MULT1|bancoRegister|registers[31][21]~q ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux42~7_combout  & (\MULT1|bancoRegister|registers[30][21]~q  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[30][21]~q ),
	.datab(\MULT1|bancoRegister|Mux42~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][21]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~8 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[21][21]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][21]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][21]~q ),
	.datad(\MULT1|bancoRegister|registers[21][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~3_combout  = (\MULT1|bancoRegister|Mux42~2_combout  & ((\MULT1|bancoRegister|registers[29][21]~q ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux42~2_combout  & (((\MULT1|bancoRegister|registers[28][21]~q  & 
// \MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[29][21]~q ),
	.datab(\MULT1|bancoRegister|Mux42~2_combout ),
	.datac(\MULT1|bancoRegister|registers[28][21]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~4_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[24][21]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[16][21]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][21]~q ),
	.datad(\MULT1|bancoRegister|registers[24][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~5_combout  = (\MULT1|bancoRegister|Mux42~4_combout  & (((\MULT1|bancoRegister|registers[25][21]~q )) # (!\MULT1|InstReg [20]))) # (!\MULT1|bancoRegister|Mux42~4_combout  & (\MULT1|InstReg [20] & 
// (\MULT1|bancoRegister|registers[17][21]~q )))

	.dataa(\MULT1|bancoRegister|Mux42~4_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[17][21]~q ),
	.datad(\MULT1|bancoRegister|registers[25][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~5 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|Mux42~3_combout )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux42~5_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux42~3_combout ),
	.datad(\MULT1|bancoRegister|Mux42~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~6 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux42~6_combout  & ((\MULT1|bancoRegister|Mux42~8_combout ))) # (!\MULT1|bancoRegister|Mux42~6_combout  & (\MULT1|bancoRegister|Mux42~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux42~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux42~1_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux42~8_combout ),
	.datad(\MULT1|bancoRegister|Mux42~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~9 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~17_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[11][21]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[9][21]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][21]~q ),
	.datad(\MULT1|bancoRegister|registers[9][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux42~17_combout  & (\MULT1|bancoRegister|registers[15][21]~q )) # (!\MULT1|bancoRegister|Mux42~17_combout  & ((\MULT1|bancoRegister|registers[13][21]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux42~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][21]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][21]~q ),
	.datad(\MULT1|bancoRegister|Mux42~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][21]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][21]~q )))))

	.dataa(\MULT1|bancoRegister|registers[6][21]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|InstReg [22]),
	.datad(\MULT1|bancoRegister|registers[2][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~14 .lut_mask = 16'h8C80;
defparam \MULT1|bancoRegister|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~15_combout  = (\MULT1|bancoRegister|Mux42~14_combout ) # ((\MULT1|bancoRegister|registers[4][21]~q  & (!\MULT1|InstReg [21] & \MULT1|InstReg [22])))

	.dataa(\MULT1|bancoRegister|registers[4][21]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|InstReg [22]),
	.datad(\MULT1|bancoRegister|Mux42~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~12_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[5][21]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[1][21]~q 
// )))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[5][21]~q ),
	.datac(\MULT1|bancoRegister|registers[1][21]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~12 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~13_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux42~12_combout  & (\MULT1|bancoRegister|registers[7][21]~q )) # (!\MULT1|bancoRegister|Mux42~12_combout  & ((\MULT1|bancoRegister|registers[3][21]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux42~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][21]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][21]~q ),
	.datad(\MULT1|bancoRegister|Mux42~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~16_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|Mux42~13_combout )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux42~15_combout )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|Mux42~15_combout ),
	.datad(\MULT1|bancoRegister|Mux42~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~16 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~10_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][21]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][21]~q 
// )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[10][21]~q ),
	.datac(\MULT1|bancoRegister|registers[8][21]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~10 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux42~10_combout  & (\MULT1|bancoRegister|registers[14][21]~q )) # (!\MULT1|bancoRegister|Mux42~10_combout  & ((\MULT1|bancoRegister|registers[12][21]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux42~10_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][21]~q ),
	.datac(\MULT1|bancoRegister|registers[12][21]~q ),
	.datad(\MULT1|bancoRegister|Mux42~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux42~16_combout  & (\MULT1|bancoRegister|Mux42~18_combout )) # (!\MULT1|bancoRegister|Mux42~16_combout  & ((\MULT1|bancoRegister|Mux42~11_combout ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux42~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux42~18_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|Mux42~16_combout ),
	.datad(\MULT1|bancoRegister|Mux42~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~19 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux42~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux42~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux42~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux42~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux42~9_combout ),
	.datab(\MULT1|bancoRegister|Mux42~19_combout ),
	.datac(\MULT1|InstReg [24]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux42~20 .lut_mask = 16'hACAC;
defparam \MULT1|bancoRegister|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \MULT1|B[21] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux42~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [21]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[21] .is_wysiwyg = "true";
defparam \MULT1|B[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~12_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][20]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][20]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][20]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][20]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~12 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux43~12_combout  & (\MULT1|bancoRegister|registers[14][20]~q )) # (!\MULT1|bancoRegister|Mux43~12_combout  & ((\MULT1|bancoRegister|registers[12][20]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux43~12_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][20]~q ),
	.datac(\MULT1|bancoRegister|registers[12][20]~q ),
	.datad(\MULT1|bancoRegister|Mux43~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][20]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][20]~q )))))

	.dataa(\MULT1|bancoRegister|registers[6][20]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][20]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~14 .lut_mask = 16'h88C0;
defparam \MULT1|bancoRegister|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~15_combout  = (\MULT1|bancoRegister|Mux43~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[4][20]~q  & \MULT1|InstReg [22])))

	.dataa(\MULT1|bancoRegister|Mux43~14_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][20]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~15 .lut_mask = 16'hBAAA;
defparam \MULT1|bancoRegister|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux43~13_combout )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux43~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux43~13_combout ),
	.datab(\MULT1|bancoRegister|Mux43~15_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~16 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][20]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][20]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][20]~q ),
	.datad(\MULT1|bancoRegister|registers[5][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~10 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~11_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux43~10_combout  & (\MULT1|bancoRegister|registers[7][20]~q )) # (!\MULT1|bancoRegister|Mux43~10_combout  & ((\MULT1|bancoRegister|registers[3][20]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux43~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][20]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][20]~q ),
	.datad(\MULT1|bancoRegister|Mux43~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~17_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[11][20]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[9][20]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][20]~q ),
	.datad(\MULT1|bancoRegister|registers[9][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~18_combout  = (\MULT1|bancoRegister|Mux43~17_combout  & (((\MULT1|bancoRegister|registers[15][20]~q )) # (!\MULT1|InstReg [22]))) # (!\MULT1|bancoRegister|Mux43~17_combout  & (\MULT1|InstReg [22] & 
// (\MULT1|bancoRegister|registers[13][20]~q )))

	.dataa(\MULT1|bancoRegister|Mux43~17_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][20]~q ),
	.datad(\MULT1|bancoRegister|registers[15][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~18 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~19_combout  = (\MULT1|bancoRegister|Mux43~16_combout  & (((\MULT1|bancoRegister|Mux43~18_combout ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux43~16_combout  & (\MULT1|bancoRegister|Mux43~11_combout  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|Mux43~16_combout ),
	.datab(\MULT1|bancoRegister|Mux43~11_combout ),
	.datac(\MULT1|bancoRegister|Mux43~18_combout ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~19 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~0_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[19][20]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][20]~q 
// ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[18][20]~q ),
	.datac(\MULT1|bancoRegister|registers[19][20]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~0 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~1_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux43~0_combout  & (\MULT1|bancoRegister|registers[27][20]~q )) # (!\MULT1|bancoRegister|Mux43~0_combout  & ((\MULT1|bancoRegister|registers[26][20]~q ))))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux43~0_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux43~0_combout ),
	.datac(\MULT1|bancoRegister|registers[27][20]~q ),
	.datad(\MULT1|bancoRegister|registers[26][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~2_combout  = (\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[28][20]~q ) # (\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][20]~q  & ((!\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[20][20]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][20]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~2 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux43~2_combout  & ((\MULT1|bancoRegister|registers[29][20]~q ))) # (!\MULT1|bancoRegister|Mux43~2_combout  & (\MULT1|bancoRegister|registers[21][20]~q )))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux43~2_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[21][20]~q ),
	.datac(\MULT1|bancoRegister|registers[29][20]~q ),
	.datad(\MULT1|bancoRegister|Mux43~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~3 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[17][20]~q ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[16][20]~q  & !\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[17][20]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][20]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~4 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~5_combout  = (\MULT1|bancoRegister|Mux43~4_combout  & ((\MULT1|bancoRegister|registers[25][20]~q ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux43~4_combout  & (((\MULT1|bancoRegister|registers[24][20]~q  & 
// \MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux43~4_combout ),
	.datab(\MULT1|bancoRegister|registers[25][20]~q ),
	.datac(\MULT1|bancoRegister|registers[24][20]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux43~3_combout ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((!\MULT1|InstReg [21] & \MULT1|bancoRegister|Mux43~5_combout ))))

	.dataa(\MULT1|bancoRegister|Mux43~3_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux43~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~6 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~7_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[30][20]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[22][20]~q 
// ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[22][20]~q ),
	.datac(\MULT1|bancoRegister|registers[30][20]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~7 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~8_combout  = (\MULT1|bancoRegister|Mux43~7_combout  & (((\MULT1|bancoRegister|registers[31][20]~q )) # (!\MULT1|InstReg [20]))) # (!\MULT1|bancoRegister|Mux43~7_combout  & (\MULT1|InstReg [20] & 
// ((\MULT1|bancoRegister|registers[23][20]~q ))))

	.dataa(\MULT1|bancoRegister|Mux43~7_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[31][20]~q ),
	.datad(\MULT1|bancoRegister|registers[23][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~8 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~9_combout  = (\MULT1|bancoRegister|Mux43~6_combout  & (((\MULT1|bancoRegister|Mux43~8_combout ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux43~6_combout  & (\MULT1|bancoRegister|Mux43~1_combout  & (\MULT1|InstReg 
// [21])))

	.dataa(\MULT1|bancoRegister|Mux43~1_combout ),
	.datab(\MULT1|bancoRegister|Mux43~6_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux43~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~9 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux43~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux43~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux43~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux43~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux43~19_combout ),
	.datab(\MULT1|InstReg [24]),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux43~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux43~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \MULT1|B[20] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux43~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [20]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[20] .is_wysiwyg = "true";
defparam \MULT1|B[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][19]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[2][19]~q ))))

	.dataa(\MULT1|bancoRegister|registers[2][19]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[6][19]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~14 .lut_mask = 16'hE200;
defparam \MULT1|bancoRegister|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~15_combout  = (\MULT1|bancoRegister|Mux44~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|InstReg [22] & \MULT1|bancoRegister|registers[4][19]~q )))

	.dataa(\MULT1|bancoRegister|Mux44~14_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|InstReg [22]),
	.datad(\MULT1|bancoRegister|registers[4][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~15 .lut_mask = 16'hBAAA;
defparam \MULT1|bancoRegister|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~12_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][19]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|registers[1][19]~q  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[5][19]~q ),
	.datac(\MULT1|bancoRegister|registers[1][19]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~12 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~13_combout  = (\MULT1|bancoRegister|Mux44~12_combout  & ((\MULT1|bancoRegister|registers[7][19]~q ) # ((!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux44~12_combout  & (((\MULT1|bancoRegister|registers[3][19]~q  & 
// \MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|Mux44~12_combout ),
	.datab(\MULT1|bancoRegister|registers[7][19]~q ),
	.datac(\MULT1|bancoRegister|registers[3][19]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~13 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~16_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux44~13_combout ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux44~15_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|Mux44~15_combout ),
	.datad(\MULT1|bancoRegister|Mux44~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~16 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~10_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[10][19]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[8][19]~q )))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][19]~q ),
	.datad(\MULT1|bancoRegister|registers[10][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~10 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~11_combout  = (\MULT1|bancoRegister|Mux44~10_combout  & ((\MULT1|bancoRegister|registers[14][19]~q ) # ((!\MULT1|InstReg [22])))) # (!\MULT1|bancoRegister|Mux44~10_combout  & (((\MULT1|bancoRegister|registers[12][19]~q  & 
// \MULT1|InstReg [22]))))

	.dataa(\MULT1|bancoRegister|Mux44~10_combout ),
	.datab(\MULT1|bancoRegister|registers[14][19]~q ),
	.datac(\MULT1|bancoRegister|registers[12][19]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~11 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~17_combout  = (\MULT1|InstReg [21] & (((\MULT1|bancoRegister|registers[11][19]~q ) # (\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[9][19]~q  & ((!\MULT1|InstReg [22]))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[9][19]~q ),
	.datac(\MULT1|bancoRegister|registers[11][19]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux44~17_combout  & (\MULT1|bancoRegister|registers[15][19]~q )) # (!\MULT1|bancoRegister|Mux44~17_combout  & ((\MULT1|bancoRegister|registers[13][19]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux44~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][19]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][19]~q ),
	.datad(\MULT1|bancoRegister|Mux44~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux44~16_combout  & ((\MULT1|bancoRegister|Mux44~18_combout ))) # (!\MULT1|bancoRegister|Mux44~16_combout  & (\MULT1|bancoRegister|Mux44~11_combout )))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux44~16_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux44~16_combout ),
	.datac(\MULT1|bancoRegister|Mux44~11_combout ),
	.datad(\MULT1|bancoRegister|Mux44~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~19 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~7_combout  = (\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[23][19]~q ) # (\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[22][19]~q  & ((!\MULT1|InstReg [23]))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[22][19]~q ),
	.datac(\MULT1|bancoRegister|registers[23][19]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~7 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~8_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux44~7_combout  & (\MULT1|bancoRegister|registers[31][19]~q )) # (!\MULT1|bancoRegister|Mux44~7_combout  & ((\MULT1|bancoRegister|registers[30][19]~q ))))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux44~7_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux44~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][19]~q ),
	.datad(\MULT1|bancoRegister|registers[30][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~8 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~4_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[24][19]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[16][19]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[24][19]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][19]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~4 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux44~4_combout  & (\MULT1|bancoRegister|registers[25][19]~q )) # (!\MULT1|bancoRegister|Mux44~4_combout  & ((\MULT1|bancoRegister|registers[17][19]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux44~4_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[25][19]~q ),
	.datac(\MULT1|bancoRegister|registers[17][19]~q ),
	.datad(\MULT1|bancoRegister|Mux44~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[21][19]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][19]~q )))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][19]~q ),
	.datad(\MULT1|bancoRegister|registers[21][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~3_combout  = (\MULT1|bancoRegister|Mux44~2_combout  & (((\MULT1|bancoRegister|registers[29][19]~q )) # (!\MULT1|InstReg [23]))) # (!\MULT1|bancoRegister|Mux44~2_combout  & (\MULT1|InstReg [23] & 
// (\MULT1|bancoRegister|registers[28][19]~q )))

	.dataa(\MULT1|bancoRegister|Mux44~2_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][19]~q ),
	.datad(\MULT1|bancoRegister|registers[29][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux44~3_combout ) # (\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux44~5_combout  & ((!\MULT1|InstReg [21]))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux44~5_combout ),
	.datac(\MULT1|bancoRegister|Mux44~3_combout ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~6 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[26][19]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][19]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[18][19]~q ),
	.datad(\MULT1|bancoRegister|registers[26][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux44~0_combout  & ((\MULT1|bancoRegister|registers[27][19]~q ))) # (!\MULT1|bancoRegister|Mux44~0_combout  & (\MULT1|bancoRegister|registers[19][19]~q )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux44~0_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux44~0_combout ),
	.datac(\MULT1|bancoRegister|registers[19][19]~q ),
	.datad(\MULT1|bancoRegister|registers[27][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~1 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux44~6_combout  & (\MULT1|bancoRegister|Mux44~8_combout )) # (!\MULT1|bancoRegister|Mux44~6_combout  & ((\MULT1|bancoRegister|Mux44~1_combout ))))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux44~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux44~8_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux44~6_combout ),
	.datad(\MULT1|bancoRegister|Mux44~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~9 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux44~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux44~20_combout  = (\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux44~9_combout ))) # (!\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux44~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|InstReg [24]),
	.datac(\MULT1|bancoRegister|Mux44~19_combout ),
	.datad(\MULT1|bancoRegister|Mux44~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux44~20 .lut_mask = 16'hFC30;
defparam \MULT1|bancoRegister|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \MULT1|B[19] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux44~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [19]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[19] .is_wysiwyg = "true";
defparam \MULT1|B[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y37_N12
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [18]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [19]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .lut_mask = 16'hCCF0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y37_N13
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~2_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[21][1]~q ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[20][1]~q  & !\MULT1|InstReg [23]))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[21][1]~q ),
	.datac(\MULT1|bancoRegister|registers[20][1]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~2 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux62~2_combout  & (\MULT1|bancoRegister|registers[29][1]~q )) # (!\MULT1|bancoRegister|Mux62~2_combout  & ((\MULT1|bancoRegister|registers[28][1]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux62~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][1]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|Mux62~2_combout ),
	.datad(\MULT1|bancoRegister|registers[28][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~3 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~4_combout  = (\MULT1|InstReg [23] & ((\MULT1|InstReg [20]) # ((\MULT1|bancoRegister|registers[24][1]~q )))) # (!\MULT1|InstReg [23] & (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[16][1]~q )))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][1]~q ),
	.datad(\MULT1|bancoRegister|registers[24][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~5_combout  = (\MULT1|bancoRegister|Mux62~4_combout  & (((\MULT1|bancoRegister|registers[25][1]~q )) # (!\MULT1|InstReg [20]))) # (!\MULT1|bancoRegister|Mux62~4_combout  & (\MULT1|InstReg [20] & 
// (\MULT1|bancoRegister|registers[17][1]~q )))

	.dataa(\MULT1|bancoRegister|Mux62~4_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[17][1]~q ),
	.datad(\MULT1|bancoRegister|registers[25][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~5 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~6_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux62~3_combout )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux62~5_combout )))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|Mux62~3_combout ),
	.datac(\MULT1|bancoRegister|Mux62~5_combout ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~6 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~7_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[23][1]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[22][1]~q )))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[23][1]~q ),
	.datad(\MULT1|bancoRegister|registers[22][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~8_combout  = (\MULT1|bancoRegister|Mux62~7_combout  & ((\MULT1|bancoRegister|registers[31][1]~q ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux62~7_combout  & (((\MULT1|InstReg [23] & 
// \MULT1|bancoRegister|registers[30][1]~q ))))

	.dataa(\MULT1|bancoRegister|Mux62~7_combout ),
	.datab(\MULT1|bancoRegister|registers[31][1]~q ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|registers[30][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~8 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~0_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[26][1]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[18][1]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[18][1]~q ),
	.datad(\MULT1|bancoRegister|registers[26][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~0 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux62~0_combout  & (\MULT1|bancoRegister|registers[27][1]~q )) # (!\MULT1|bancoRegister|Mux62~0_combout  & ((\MULT1|bancoRegister|registers[19][1]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux62~0_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[27][1]~q ),
	.datac(\MULT1|bancoRegister|registers[19][1]~q ),
	.datad(\MULT1|bancoRegister|Mux62~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~1 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux62~6_combout  & (\MULT1|bancoRegister|Mux62~8_combout )) # (!\MULT1|bancoRegister|Mux62~6_combout  & ((\MULT1|bancoRegister|Mux62~1_combout ))))) # (!\MULT1|InstReg 
// [21] & (\MULT1|bancoRegister|Mux62~6_combout ))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|Mux62~6_combout ),
	.datac(\MULT1|bancoRegister|Mux62~8_combout ),
	.datad(\MULT1|bancoRegister|Mux62~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~9 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~12_combout  = (\MULT1|InstReg [21] & (\MULT1|InstReg [22])) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][1]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[1][1]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][1]~q ),
	.datad(\MULT1|bancoRegister|registers[5][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~13_combout  = (\MULT1|bancoRegister|Mux62~12_combout  & (((\MULT1|bancoRegister|registers[7][1]~q )) # (!\MULT1|InstReg [21]))) # (!\MULT1|bancoRegister|Mux62~12_combout  & (\MULT1|InstReg [21] & 
// (\MULT1|bancoRegister|registers[3][1]~q )))

	.dataa(\MULT1|bancoRegister|Mux62~12_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][1]~q ),
	.datad(\MULT1|bancoRegister|registers[7][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~13 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][1]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[2][1]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][1]~q ),
	.datad(\MULT1|bancoRegister|registers[6][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~15_combout  = (\MULT1|bancoRegister|Mux62~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][1]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][1]~q ),
	.datad(\MULT1|bancoRegister|Mux62~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~16_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux62~13_combout ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((!\MULT1|InstReg [23] & \MULT1|bancoRegister|Mux62~15_combout ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux62~13_combout ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux62~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~16 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~17_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22]) # ((\MULT1|bancoRegister|registers[11][1]~q )))) # (!\MULT1|InstReg [21] & (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[9][1]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][1]~q ),
	.datad(\MULT1|bancoRegister|registers[9][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux62~17_combout  & (\MULT1|bancoRegister|registers[15][1]~q )) # (!\MULT1|bancoRegister|Mux62~17_combout  & ((\MULT1|bancoRegister|registers[13][1]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux62~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][1]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][1]~q ),
	.datad(\MULT1|bancoRegister|Mux62~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~10_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][1]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][1]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][1]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][1]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~10 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux62~10_combout  & (\MULT1|bancoRegister|registers[14][1]~q )) # (!\MULT1|bancoRegister|Mux62~10_combout  & ((\MULT1|bancoRegister|registers[12][1]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux62~10_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[14][1]~q ),
	.datac(\MULT1|bancoRegister|registers[12][1]~q ),
	.datad(\MULT1|bancoRegister|Mux62~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~19_combout  = (\MULT1|bancoRegister|Mux62~16_combout  & (((\MULT1|bancoRegister|Mux62~18_combout )) # (!\MULT1|InstReg [23]))) # (!\MULT1|bancoRegister|Mux62~16_combout  & (\MULT1|InstReg [23] & 
// ((\MULT1|bancoRegister|Mux62~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux62~16_combout ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|Mux62~18_combout ),
	.datad(\MULT1|bancoRegister|Mux62~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~19 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux62~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux62~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux62~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux62~19_combout )))

	.dataa(\MULT1|InstReg [24]),
	.datab(\MULT1|bancoRegister|Mux62~9_combout ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux62~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux62~20 .lut_mask = 16'hDD88;
defparam \MULT1|bancoRegister|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y27_N9
dffeas \MULT1|B[1] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux62~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[1] .is_wysiwyg = "true";
defparam \MULT1|B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \MULT1|imGerador|Selector8~2 (
// Equation(s):
// \MULT1|imGerador|Selector8~2_combout  = (\MULT1|InstReg [6] & ((\MULT1|InstReg [3] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [3] & ((\MULT1|InstReg [31]))))) # (!\MULT1|InstReg [6] & (((\MULT1|InstReg [31]))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|InstReg [3]),
	.datad(\MULT1|InstReg [31]),
	.cin(gnd),
	.combout(\MULT1|imGerador|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|imGerador|Selector8~2 .lut_mask = 16'hBF80;
defparam \MULT1|imGerador|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \MULT1|imGerador|Selector8~3 (
// Equation(s):
// \MULT1|imGerador|Selector8~3_combout  = (\MULT1|InstReg [2] & (((\MULT1|imGerador|Selector8~2_combout )))) # (!\MULT1|InstReg [2] & ((\MULT1|InstReg [6] & (\MULT1|InstReg [7])) # (!\MULT1|InstReg [6] & ((\MULT1|imGerador|Selector8~2_combout )))))

	.dataa(\MULT1|InstReg [7]),
	.datab(\MULT1|InstReg [2]),
	.datac(\MULT1|imGerador|Selector8~2_combout ),
	.datad(\MULT1|InstReg [6]),
	.cin(gnd),
	.combout(\MULT1|imGerador|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|imGerador|Selector8~3 .lut_mask = 16'hE2F0;
defparam \MULT1|imGerador|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \MULT1|wEntrada2ULA[11]~64 (
// Equation(s):
// \MULT1|wEntrada2ULA[11]~64_combout  = (\MULT1|controle_multiciclo|Equal1~0_combout ) # ((\MULT1|InstReg [2] & (\MULT1|InstReg [6] & \MULT1|imGerador|WideOr0~3_combout )))

	.dataa(\MULT1|InstReg [2]),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|imGerador|WideOr0~3_combout ),
	.datad(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[11]~64 .lut_mask = 16'hFF80;
defparam \MULT1|wEntrada2ULA[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \MULT1|wEntrada2ULA[11]~65 (
// Equation(s):
// \MULT1|wEntrada2ULA[11]~65_combout  = (\MULT1|Equal5~0_combout  & (\MULT1|Equal0~5_combout  & (\MULT1|imGerador|Selector8~3_combout  & \MULT1|wEntrada2ULA[11]~64_combout )))

	.dataa(\MULT1|Equal5~0_combout ),
	.datab(\MULT1|Equal0~5_combout ),
	.datac(\MULT1|imGerador|Selector8~3_combout ),
	.datad(\MULT1|wEntrada2ULA[11]~64_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[11]~65 .lut_mask = 16'h8000;
defparam \MULT1|wEntrada2ULA[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \MULT1|wEntrada2ULA[11]~63 (
// Equation(s):
// \MULT1|wEntrada2ULA[11]~63_combout  = (\MULT1|B [11] & (\MULT1|controle_multiciclo|WideOr0~0_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_ADDI~q  & !\MULT1|controle_multiciclo|pr_state.ST_JALR~q )))

	.dataa(\MULT1|B [11]),
	.datab(\MULT1|controle_multiciclo|WideOr0~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[11]~63 .lut_mask = 16'h0008;
defparam \MULT1|wEntrada2ULA[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \MULT1|wEntrada2ULA[11]~66 (
// Equation(s):
// \MULT1|wEntrada2ULA[11]~66_combout  = (\MULT1|wEntrada2ULA[11]~65_combout ) # ((\MULT1|wEntrada2ULA[11]~63_combout ) # ((\MULT1|Equal5~0_combout  & \MULT1|imGerador|Selector8~1_combout )))

	.dataa(\MULT1|Equal5~0_combout ),
	.datab(\MULT1|wEntrada2ULA[11]~65_combout ),
	.datac(\MULT1|imGerador|Selector8~1_combout ),
	.datad(\MULT1|wEntrada2ULA[11]~63_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[11]~66 .lut_mask = 16'hFFEC;
defparam \MULT1|wEntrada2ULA[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \MULT1|ula|Selector20~3 (
// Equation(s):
// \MULT1|ula|Selector20~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~22_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~22_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector20~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N18
cycloneive_lcell_comb \MULT1|ula|Selector20~2 (
// Equation(s):
// \MULT1|ula|Selector20~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~22_combout )) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector20~3_combout ))))) # (!\MULT1|ula|Selector30~1_combout  
// & (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector30~1_combout ),
	.datab(\MULT1|ula|Add1~22_combout ),
	.datac(\MULT1|ula|Selector20~3_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector20~2 .lut_mask = 16'h88F5;
defparam \MULT1|ula|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneive_lcell_comb \MULT1|ula|Selector20 (
// Equation(s):
// \MULT1|ula|Selector20~combout  = (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada2ULA[11]~66_combout  & ((\MULT1|wEntrada1ULA[11]~77_combout ) # (!\MULT1|ula|Selector20~2_combout ))) # (!\MULT1|wEntrada2ULA[11]~66_combout  & 
// (!\MULT1|ula|Selector20~2_combout  & \MULT1|wEntrada1ULA[11]~77_combout )))) # (!\MULT1|ula|Selector30~3_combout  & (((\MULT1|ula|Selector20~2_combout ))))

	.dataa(\MULT1|ula|Selector30~3_combout ),
	.datab(\MULT1|wEntrada2ULA[11]~66_combout ),
	.datac(\MULT1|ula|Selector20~2_combout ),
	.datad(\MULT1|wEntrada1ULA[11]~77_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector20~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector20 .lut_mask = 16'hDA58;
defparam \MULT1|ula|Selector20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y34_N1
dffeas \MULT1|SaidaULA[11] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector20~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [11]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[11] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N0
cycloneive_lcell_comb \MULT1|wEndereco[11]~9 (
// Equation(s):
// \MULT1|wEndereco[11]~9_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [11])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [11]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [11]))

	.dataa(\MULT1|SaidaULA [11]),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|PC [11]),
	.cin(gnd),
	.combout(\MULT1|wEndereco[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[11]~9 .lut_mask = 16'hAEA2;
defparam \MULT1|wEndereco[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~0_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[21][10]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[17][10]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[17][10]~q ),
	.datad(\MULT1|bancoRegister|registers[21][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~0 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~1_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux21~0_combout  & (\MULT1|bancoRegister|registers[29][10]~q )) # (!\MULT1|bancoRegister|Mux21~0_combout  & ((\MULT1|bancoRegister|registers[25][10]~q ))))) # 
// (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux21~0_combout ))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux21~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][10]~q ),
	.datad(\MULT1|bancoRegister|registers[25][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[23][10]~q ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][10]~q  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[19][10]~q ),
	.datac(\MULT1|bancoRegister|registers[23][10]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~7 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~8_combout  = (\MULT1|bancoRegister|Mux21~7_combout  & (((\MULT1|bancoRegister|registers[31][10]~q )) # (!\MULT1|InstReg [18]))) # (!\MULT1|bancoRegister|Mux21~7_combout  & (\MULT1|InstReg [18] & 
// (\MULT1|bancoRegister|registers[27][10]~q )))

	.dataa(\MULT1|bancoRegister|Mux21~7_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][10]~q ),
	.datad(\MULT1|bancoRegister|registers[31][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~8 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17]) # (\MULT1|bancoRegister|registers[24][10]~q )))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[16][10]~q  & (!\MULT1|InstReg [17])))

	.dataa(\MULT1|bancoRegister|registers[16][10]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[24][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~4 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~5_combout  = (\MULT1|bancoRegister|Mux21~4_combout  & ((\MULT1|bancoRegister|registers[28][10]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux21~4_combout  & (((\MULT1|bancoRegister|registers[20][10]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|Mux21~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][10]~q ),
	.datac(\MULT1|bancoRegister|registers[20][10]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[26][10]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][10]~q )))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][10]~q ),
	.datad(\MULT1|bancoRegister|registers[26][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~3_combout  = (\MULT1|bancoRegister|Mux21~2_combout  & (((\MULT1|bancoRegister|registers[30][10]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux21~2_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[22][10]~q )))

	.dataa(\MULT1|bancoRegister|Mux21~2_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][10]~q ),
	.datad(\MULT1|bancoRegister|registers[30][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~6_combout  = (\MULT1|InstReg [16] & (((\MULT1|InstReg [15]) # (\MULT1|bancoRegister|Mux21~3_combout )))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux21~5_combout  & (!\MULT1|InstReg [15])))

	.dataa(\MULT1|bancoRegister|Mux21~5_combout ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux21~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~6 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux21~6_combout  & ((\MULT1|bancoRegister|Mux21~8_combout ))) # (!\MULT1|bancoRegister|Mux21~6_combout  & (\MULT1|bancoRegister|Mux21~1_combout )))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux21~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux21~1_combout ),
	.datab(\MULT1|bancoRegister|Mux21~8_combout ),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux21~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][10]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][10]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|registers[8][10]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][10]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~10 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~11_combout  = (\MULT1|bancoRegister|Mux21~10_combout  & (((\MULT1|bancoRegister|registers[11][10]~q )) # (!\MULT1|InstReg [15]))) # (!\MULT1|bancoRegister|Mux21~10_combout  & (\MULT1|InstReg [15] & 
// ((\MULT1|bancoRegister|registers[9][10]~q ))))

	.dataa(\MULT1|bancoRegister|Mux21~10_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[11][10]~q ),
	.datad(\MULT1|bancoRegister|registers[9][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~11 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~12_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16]) # ((\MULT1|bancoRegister|registers[5][10]~q )))) # (!\MULT1|InstReg [15] & (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[4][10]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][10]~q ),
	.datad(\MULT1|bancoRegister|registers[4][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~12 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux21~12_combout  & ((\MULT1|bancoRegister|registers[7][10]~q ))) # (!\MULT1|bancoRegister|Mux21~12_combout  & (\MULT1|bancoRegister|registers[6][10]~q )))) # 
// (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux21~12_combout ))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|Mux21~12_combout ),
	.datac(\MULT1|bancoRegister|registers[6][10]~q ),
	.datad(\MULT1|bancoRegister|registers[7][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[3][10]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][10]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[1][10]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[3][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~14 .lut_mask = 16'hA808;
defparam \MULT1|bancoRegister|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~15_combout  = (\MULT1|bancoRegister|Mux21~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|InstReg [16] & \MULT1|bancoRegister|registers[2][10]~q )))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux21~14_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[2][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~15 .lut_mask = 16'hDCCC;
defparam \MULT1|bancoRegister|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~16_combout  = (\MULT1|InstReg [17] & ((\MULT1|InstReg [18]) # ((\MULT1|bancoRegister|Mux21~13_combout )))) # (!\MULT1|InstReg [17] & (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux21~15_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|Mux21~13_combout ),
	.datad(\MULT1|bancoRegister|Mux21~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~16 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~17_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16]) # (\MULT1|bancoRegister|registers[13][10]~q )))) # (!\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[12][10]~q  & (!\MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[12][10]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[13][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~17 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux21~17_combout  & (\MULT1|bancoRegister|registers[15][10]~q )) # (!\MULT1|bancoRegister|Mux21~17_combout  & ((\MULT1|bancoRegister|registers[14][10]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux21~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][10]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[14][10]~q ),
	.datad(\MULT1|bancoRegister|Mux21~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~19_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux21~16_combout  & ((\MULT1|bancoRegister|Mux21~18_combout ))) # (!\MULT1|bancoRegister|Mux21~16_combout  & (\MULT1|bancoRegister|Mux21~11_combout )))) # 
// (!\MULT1|InstReg [18] & (((\MULT1|bancoRegister|Mux21~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux21~11_combout ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|Mux21~16_combout ),
	.datad(\MULT1|bancoRegister|Mux21~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~19 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux21~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux21~20_combout  = (\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux21~9_combout )) # (!\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux21~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux21~9_combout ),
	.datab(\MULT1|InstReg [19]),
	.datac(\MULT1|bancoRegister|Mux21~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux21~20 .lut_mask = 16'hB8B8;
defparam \MULT1|bancoRegister|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N25
dffeas \MULT1|A[10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux21~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[10] .is_wysiwyg = "true";
defparam \MULT1|A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \MULT1|wEntrada1ULA[10]~78 (
// Equation(s):
// \MULT1|wEntrada1ULA[10]~78_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [10]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [10]))

	.dataa(gnd),
	.datab(\MULT1|A [10]),
	.datac(\MULT1|PC [10]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[10]~78_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[10]~78 .lut_mask = 16'hF0CC;
defparam \MULT1|wEntrada1ULA[10]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N27
dffeas \MULT1|PCBack[10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [10]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[10] .is_wysiwyg = "true";
defparam \MULT1|PCBack[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \MULT1|wEntrada1ULA[10]~79 (
// Equation(s):
// \MULT1|wEntrada1ULA[10]~79_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[10]~78_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [10])))

	.dataa(\MULT1|wEntrada1ULA[10]~78_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [10]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[10]~79_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[10]~79 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[10]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \MULT1|ula|Selector21~3 (
// Equation(s):
// \MULT1|ula|Selector21~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~20_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|aluControl|WideOr0~6_combout ),
	.datac(\MULT1|ula|Add0~20_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector21~3 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \MULT1|ula|Selector21~2 (
// Equation(s):
// \MULT1|ula|Selector21~2_combout  = (\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector30~1_combout  & \MULT1|ula|Add1~20_combout )))) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector21~3_combout ) # ((!\MULT1|ula|Selector30~1_combout 
// ))))

	.dataa(\MULT1|ula|Selector21~3_combout ),
	.datab(\MULT1|ula|Selector30~2_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Add1~20_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector21~2 .lut_mask = 16'hE323;
defparam \MULT1|ula|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \MULT1|ula|Selector21 (
// Equation(s):
// \MULT1|ula|Selector21~combout  = (\MULT1|ula|Selector21~2_combout  & (((\MULT1|wEntrada1ULA[10]~79_combout  & \MULT1|wEntrada2ULA[10]~67_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector21~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[10]~79_combout ) # (\MULT1|wEntrada2ULA[10]~67_combout ))))

	.dataa(\MULT1|wEntrada1ULA[10]~79_combout ),
	.datab(\MULT1|ula|Selector21~2_combout ),
	.datac(\MULT1|wEntrada2ULA[10]~67_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector21~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector21 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N25
dffeas \MULT1|SaidaULA[10] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector21~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [10]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[10] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N22
cycloneive_lcell_comb \MULT1|wEndereco[10]~8 (
// Equation(s):
// \MULT1|wEndereco[10]~8_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [10])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [10]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [10]))

	.dataa(\MULT1|SaidaULA [10]),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|PC [10]),
	.cin(gnd),
	.combout(\MULT1|wEndereco[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[10]~8 .lut_mask = 16'hAEA2;
defparam \MULT1|wEndereco[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \MULT1|aluControl|Equal3~2 (
// Equation(s):
// \MULT1|aluControl|Equal3~2_combout  = (!\MULT1|InstReg [14] & (!\MULT1|InstReg [12] & (!\MULT1|InstReg [13] & \MULT1|aluControl|Equal2~2_combout )))

	.dataa(\MULT1|InstReg [14]),
	.datab(\MULT1|InstReg [12]),
	.datac(\MULT1|InstReg [13]),
	.datad(\MULT1|aluControl|Equal2~2_combout ),
	.cin(gnd),
	.combout(\MULT1|aluControl|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|Equal3~2 .lut_mask = 16'h0100;
defparam \MULT1|aluControl|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \MULT1|aluControl|Mux1~0 (
// Equation(s):
// \MULT1|aluControl|Mux1~0_combout  = (\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q  & ((\MULT1|InstReg [30]) # (!\MULT1|aluControl|Equal3~2_combout ))))

	.dataa(\MULT1|InstReg [30]),
	.datab(\MULT1|aluControl|Equal3~2_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|aluControl|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|Mux1~0 .lut_mask = 16'hFBF0;
defparam \MULT1|aluControl|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \MULT1|ula|Selector30~3 (
// Equation(s):
// \MULT1|ula|Selector30~3_combout  = (\MULT1|aluControl|Mux1~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q  & (!\MULT1|aluControl|Mux0~0_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q  & 
// ((!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q )))))

	.dataa(\MULT1|aluControl|Mux1~0_combout ),
	.datab(\MULT1|aluControl|Mux0~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector30~3 .lut_mask = 16'h220A;
defparam \MULT1|ula|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N0
cycloneive_lcell_comb \MULT1|ula|Selector23~0 (
// Equation(s):
// \MULT1|ula|Selector23~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~16_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|ula|Add0~16_combout ),
	.datac(\MULT1|aluControl|WideOr0~6_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector23~0 .lut_mask = 16'h0444;
defparam \MULT1|ula|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N2
cycloneive_lcell_comb \MULT1|ula|Selector23~1 (
// Equation(s):
// \MULT1|ula|Selector23~1_combout  = (\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~16_combout  & (\MULT1|ula|Selector30~1_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector23~0_combout ) # (!\MULT1|ula|Selector30~1_combout ))))

	.dataa(\MULT1|ula|Selector30~2_combout ),
	.datab(\MULT1|ula|Add1~16_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Selector23~0_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector23~1 .lut_mask = 16'hD585;
defparam \MULT1|ula|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \MULT1|ula|Selector23 (
// Equation(s):
// \MULT1|ula|Selector23~combout  = (\MULT1|ula|Selector30~3_combout  & ((\MULT1|ula|Selector23~1_combout  & (\MULT1|wEntrada2ULA[8]~69_combout  & \MULT1|wEntrada1ULA[8]~83_combout )) # (!\MULT1|ula|Selector23~1_combout  & ((\MULT1|wEntrada2ULA[8]~69_combout 
// ) # (\MULT1|wEntrada1ULA[8]~83_combout ))))) # (!\MULT1|ula|Selector30~3_combout  & (\MULT1|ula|Selector23~1_combout ))

	.dataa(\MULT1|ula|Selector30~3_combout ),
	.datab(\MULT1|ula|Selector23~1_combout ),
	.datac(\MULT1|wEntrada2ULA[8]~69_combout ),
	.datad(\MULT1|wEntrada1ULA[8]~83_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector23~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector23 .lut_mask = 16'hE664;
defparam \MULT1|ula|Selector23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N5
dffeas \MULT1|SaidaULA[8] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector23~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [8]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[8] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N10
cycloneive_lcell_comb \MULT1|wEndereco[8]~6 (
// Equation(s):
// \MULT1|wEndereco[8]~6_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [8])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [8]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [8]))))

	.dataa(\MULT1|SaidaULA [8]),
	.datab(\MULT1|PC [8]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|wEndereco[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[8]~6 .lut_mask = 16'hACAA;
defparam \MULT1|wEndereco[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \MULT1|aluControl|WideOr0~7 (
// Equation(s):
// \MULT1|aluControl|WideOr0~7_combout  = (!\MULT1|InstReg [12] & \MULT1|InstReg [13])

	.dataa(gnd),
	.datab(\MULT1|InstReg [12]),
	.datac(gnd),
	.datad(\MULT1|InstReg [13]),
	.cin(gnd),
	.combout(\MULT1|aluControl|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|WideOr0~7 .lut_mask = 16'h3300;
defparam \MULT1|aluControl|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \MULT1|aluControl|WideOr0~6 (
// Equation(s):
// \MULT1|aluControl|WideOr0~6_combout  = (\MULT1|InstReg [30]) # (\MULT1|aluControl|Equal3~2_combout  $ (((!\MULT1|aluControl|Equal2~2_combout ) # (!\MULT1|aluControl|WideOr0~7_combout ))))

	.dataa(\MULT1|InstReg [30]),
	.datab(\MULT1|aluControl|Equal3~2_combout ),
	.datac(\MULT1|aluControl|WideOr0~7_combout ),
	.datad(\MULT1|aluControl|Equal2~2_combout ),
	.cin(gnd),
	.combout(\MULT1|aluControl|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|WideOr0~6 .lut_mask = 16'hEBBB;
defparam \MULT1|aluControl|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N0
cycloneive_lcell_comb \MULT1|ula|Selector22~0 (
// Equation(s):
// \MULT1|ula|Selector22~0_combout  = (\MULT1|ula|Add0~18_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|aluControl|WideOr0~6_combout ),
	.datab(\MULT1|ula|Add0~18_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector22~0 .lut_mask = 16'h040C;
defparam \MULT1|ula|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N14
cycloneive_lcell_comb \MULT1|ula|Selector22~1 (
// Equation(s):
// \MULT1|ula|Selector22~1_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~18_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector22~0_combout )))) # (!\MULT1|ula|Selector30~1_combout  
// & (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector22~0_combout ),
	.datab(\MULT1|ula|Selector30~1_combout ),
	.datac(\MULT1|ula|Add1~18_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector22~1 .lut_mask = 16'hC0BB;
defparam \MULT1|ula|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \MULT1|ula|Selector22 (
// Equation(s):
// \MULT1|ula|Selector22~combout  = (\MULT1|ula|Selector22~1_combout  & (((\MULT1|wEntrada2ULA[9]~68_combout  & \MULT1|wEntrada1ULA[9]~81_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector22~1_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada2ULA[9]~68_combout ) # (\MULT1|wEntrada1ULA[9]~81_combout ))))

	.dataa(\MULT1|ula|Selector22~1_combout ),
	.datab(\MULT1|wEntrada2ULA[9]~68_combout ),
	.datac(\MULT1|ula|Selector30~3_combout ),
	.datad(\MULT1|wEntrada1ULA[9]~81_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector22~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector22 .lut_mask = 16'hDA4A;
defparam \MULT1|ula|Selector22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N7
dffeas \MULT1|SaidaULA[9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector22~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[9] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[9]~18 (
// Equation(s):
// \MULT1|wDadoEscritaReg[9]~18_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|MemReg [9]))) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|PC [9]))

	.dataa(\MULT1|PC [9]),
	.datab(gnd),
	.datac(\MULT1|MemReg [9]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[9]~18 .lut_mask = 16'hF0AA;
defparam \MULT1|wDadoEscritaReg[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[9]~19 (
// Equation(s):
// \MULT1|wDadoEscritaReg[9]~19_combout  = (\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|wDadoEscritaReg[9]~18_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|SaidaULA 
// [9])))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (((\MULT1|wDadoEscritaReg[9]~18_combout ))))

	.dataa(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datab(\MULT1|SaidaULA [9]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|wDadoEscritaReg[9]~18_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[9]~19 .lut_mask = 16'hFD08;
defparam \MULT1|wDadoEscritaReg[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y27_N27
dffeas \MULT1|bancoRegister|registers[27][9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[9]~19_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][9] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~0_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[26][9]~q ) # ((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[18][9]~q  & !\MULT1|InstReg [20]))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[26][9]~q ),
	.datac(\MULT1|bancoRegister|registers[18][9]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~0 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~1_combout  = (\MULT1|bancoRegister|Mux54~0_combout  & ((\MULT1|bancoRegister|registers[27][9]~q ) # ((!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux54~0_combout  & (((\MULT1|bancoRegister|registers[19][9]~q  & 
// \MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[27][9]~q ),
	.datab(\MULT1|bancoRegister|Mux54~0_combout ),
	.datac(\MULT1|bancoRegister|registers[19][9]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~1 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~7_combout  = (\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[23][9]~q ) # (\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[22][9]~q  & ((!\MULT1|InstReg [23]))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[22][9]~q ),
	.datac(\MULT1|bancoRegister|registers[23][9]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~7 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~8_combout  = (\MULT1|bancoRegister|Mux54~7_combout  & (((\MULT1|bancoRegister|registers[31][9]~q ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux54~7_combout  & (\MULT1|bancoRegister|registers[30][9]~q  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux54~7_combout ),
	.datab(\MULT1|bancoRegister|registers[30][9]~q ),
	.datac(\MULT1|bancoRegister|registers[31][9]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~8 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~2_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[21][9]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[20][9]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[21][9]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][9]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~3_combout  = (\MULT1|bancoRegister|Mux54~2_combout  & ((\MULT1|bancoRegister|registers[29][9]~q ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux54~2_combout  & (((\MULT1|bancoRegister|registers[28][9]~q  & 
// \MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[29][9]~q ),
	.datab(\MULT1|bancoRegister|Mux54~2_combout ),
	.datac(\MULT1|bancoRegister|registers[28][9]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~4_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][9]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[16][9]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][9]~q ),
	.datad(\MULT1|bancoRegister|registers[24][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~5_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux54~4_combout  & ((\MULT1|bancoRegister|registers[25][9]~q ))) # (!\MULT1|bancoRegister|Mux54~4_combout  & (\MULT1|bancoRegister|registers[17][9]~q )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux54~4_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux54~4_combout ),
	.datac(\MULT1|bancoRegister|registers[17][9]~q ),
	.datad(\MULT1|bancoRegister|registers[25][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~6_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux54~3_combout )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux54~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux54~3_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|InstReg [22]),
	.datad(\MULT1|bancoRegister|Mux54~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~6 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux54~6_combout  & ((\MULT1|bancoRegister|Mux54~8_combout ))) # (!\MULT1|bancoRegister|Mux54~6_combout  & (\MULT1|bancoRegister|Mux54~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux54~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux54~1_combout ),
	.datab(\MULT1|bancoRegister|Mux54~8_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux54~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][9]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][9]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][9]~q ),
	.datad(\MULT1|bancoRegister|registers[9][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux54~17_combout  & (\MULT1|bancoRegister|registers[15][9]~q )) # (!\MULT1|bancoRegister|Mux54~17_combout  & ((\MULT1|bancoRegister|registers[13][9]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux54~17_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[15][9]~q ),
	.datac(\MULT1|bancoRegister|registers[13][9]~q ),
	.datad(\MULT1|bancoRegister|Mux54~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~10_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][9]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[8][9]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[8][9]~q ),
	.datad(\MULT1|bancoRegister|registers[10][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~10 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux54~10_combout  & (\MULT1|bancoRegister|registers[14][9]~q )) # (!\MULT1|bancoRegister|Mux54~10_combout  & ((\MULT1|bancoRegister|registers[12][9]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux54~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][9]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][9]~q ),
	.datad(\MULT1|bancoRegister|Mux54~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][9]~q )) # (!\MULT1|InstReg [22] & ((!\MULT1|bancoRegister|registers[2][9]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[6][9]~q ),
	.datad(\MULT1|bancoRegister|registers[2][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~14 .lut_mask = 16'h80C4;
defparam \MULT1|bancoRegister|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~15_combout  = (\MULT1|bancoRegister|Mux54~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][9]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][9]~q ),
	.datad(\MULT1|bancoRegister|Mux54~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~12_combout  = (\MULT1|InstReg [21] & (\MULT1|InstReg [22])) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][9]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[1][9]~q ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[1][9]~q ),
	.datad(\MULT1|bancoRegister|registers[5][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~13_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux54~12_combout  & (\MULT1|bancoRegister|registers[7][9]~q )) # (!\MULT1|bancoRegister|Mux54~12_combout  & ((\MULT1|bancoRegister|registers[3][9]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux54~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][9]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[3][9]~q ),
	.datad(\MULT1|bancoRegister|Mux54~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~16_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux54~13_combout ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux54~15_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|Mux54~15_combout ),
	.datad(\MULT1|bancoRegister|Mux54~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~16 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~19_combout  = (\MULT1|bancoRegister|Mux54~16_combout  & ((\MULT1|bancoRegister|Mux54~18_combout ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux54~16_combout  & (((\MULT1|bancoRegister|Mux54~11_combout  & 
// \MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux54~18_combout ),
	.datab(\MULT1|bancoRegister|Mux54~11_combout ),
	.datac(\MULT1|bancoRegister|Mux54~16_combout ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~19 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux54~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux54~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux54~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux54~19_combout )))

	.dataa(\MULT1|InstReg [24]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux54~9_combout ),
	.datad(\MULT1|bancoRegister|Mux54~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux54~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux54~20 .lut_mask = 16'hF5A0;
defparam \MULT1|bancoRegister|Mux54~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y31_N23
dffeas \MULT1|B[9] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux54~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[9] .is_wysiwyg = "true";
defparam \MULT1|B[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~10_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][28]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][28]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[8][28]~q ),
	.datac(\MULT1|bancoRegister|registers[10][28]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~11_combout  = (\MULT1|bancoRegister|Mux3~10_combout  & (((\MULT1|bancoRegister|registers[11][28]~q )) # (!\MULT1|InstReg [15]))) # (!\MULT1|bancoRegister|Mux3~10_combout  & (\MULT1|InstReg [15] & 
// (\MULT1|bancoRegister|registers[9][28]~q )))

	.dataa(\MULT1|bancoRegister|Mux3~10_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[9][28]~q ),
	.datad(\MULT1|bancoRegister|registers[11][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~11 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((!\MULT1|bancoRegister|registers[3][28]~q ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[1][28]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][28]~q ),
	.datab(\MULT1|bancoRegister|registers[3][28]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~14 .lut_mask = 16'h3A00;
defparam \MULT1|bancoRegister|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~15_combout  = (\MULT1|bancoRegister|Mux3~14_combout ) # ((!\MULT1|InstReg [15] & (!\MULT1|bancoRegister|registers[2][28]~q  & \MULT1|InstReg [16])))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[2][28]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux3~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~15 .lut_mask = 16'hFF10;
defparam \MULT1|bancoRegister|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~12_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16]) # ((\MULT1|bancoRegister|registers[5][28]~q )))) # (!\MULT1|InstReg [15] & (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[4][28]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[5][28]~q ),
	.datad(\MULT1|bancoRegister|registers[4][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~12 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~13_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux3~12_combout  & ((\MULT1|bancoRegister|registers[7][28]~q ))) # (!\MULT1|bancoRegister|Mux3~12_combout  & (\MULT1|bancoRegister|registers[6][28]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux3~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[6][28]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|Mux3~12_combout ),
	.datad(\MULT1|bancoRegister|registers[7][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~13 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux3~13_combout ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|Mux3~15_combout  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|Mux3~15_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux3~13_combout ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~16 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~17_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16]) # ((\MULT1|bancoRegister|registers[13][28]~q )))) # (!\MULT1|InstReg [15] & (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[12][28]~q )))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[12][28]~q ),
	.datad(\MULT1|bancoRegister|registers[13][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~17 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~18_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux3~17_combout  & (\MULT1|bancoRegister|registers[15][28]~q )) # (!\MULT1|bancoRegister|Mux3~17_combout  & ((\MULT1|bancoRegister|registers[14][28]~q ))))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux3~17_combout ))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[15][28]~q ),
	.datac(\MULT1|bancoRegister|registers[14][28]~q ),
	.datad(\MULT1|bancoRegister|Mux3~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~18 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~19_combout  = (\MULT1|bancoRegister|Mux3~16_combout  & (((\MULT1|bancoRegister|Mux3~18_combout ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux3~16_combout  & (\MULT1|bancoRegister|Mux3~11_combout  & ((\MULT1|InstReg 
// [18]))))

	.dataa(\MULT1|bancoRegister|Mux3~11_combout ),
	.datab(\MULT1|bancoRegister|Mux3~16_combout ),
	.datac(\MULT1|bancoRegister|Mux3~18_combout ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~19 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|InstReg [17]) # ((\MULT1|bancoRegister|registers[26][28]~q )))) # (!\MULT1|InstReg [18] & (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[18][28]~q )))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[18][28]~q ),
	.datad(\MULT1|bancoRegister|registers[26][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~2 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~3_combout  = (\MULT1|bancoRegister|Mux3~2_combout  & (((\MULT1|bancoRegister|registers[30][28]~q )) # (!\MULT1|InstReg [17]))) # (!\MULT1|bancoRegister|Mux3~2_combout  & (\MULT1|InstReg [17] & 
// (\MULT1|bancoRegister|registers[22][28]~q )))

	.dataa(\MULT1|bancoRegister|Mux3~2_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][28]~q ),
	.datad(\MULT1|bancoRegister|registers[30][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~4_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17]) # (\MULT1|bancoRegister|registers[24][28]~q )))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[16][28]~q  & (!\MULT1|InstReg [17])))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[16][28]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[24][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~4 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~5_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux3~4_combout  & (\MULT1|bancoRegister|registers[28][28]~q )) # (!\MULT1|bancoRegister|Mux3~4_combout  & ((\MULT1|bancoRegister|registers[20][28]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux3~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][28]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[20][28]~q ),
	.datad(\MULT1|bancoRegister|Mux3~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux3~3_combout )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux3~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux3~3_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux3~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~6 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[23][28]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][28]~q 
// ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[19][28]~q ),
	.datac(\MULT1|bancoRegister|registers[23][28]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~7 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~8_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux3~7_combout  & ((\MULT1|bancoRegister|registers[31][28]~q ))) # (!\MULT1|bancoRegister|Mux3~7_combout  & (\MULT1|bancoRegister|registers[27][28]~q )))) # 
// (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux3~7_combout ))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux3~7_combout ),
	.datac(\MULT1|bancoRegister|registers[27][28]~q ),
	.datad(\MULT1|bancoRegister|registers[31][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~8 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~0_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[21][28]~q ))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[17][28]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[17][28]~q ),
	.datad(\MULT1|bancoRegister|registers[21][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~0 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~1_combout  = (\MULT1|bancoRegister|Mux3~0_combout  & ((\MULT1|bancoRegister|registers[29][28]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux3~0_combout  & (((\MULT1|bancoRegister|registers[25][28]~q  & 
// \MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[29][28]~q ),
	.datab(\MULT1|bancoRegister|Mux3~0_combout ),
	.datac(\MULT1|bancoRegister|registers[25][28]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~1 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux3~6_combout  & (\MULT1|bancoRegister|Mux3~8_combout )) # (!\MULT1|bancoRegister|Mux3~6_combout  & ((\MULT1|bancoRegister|Mux3~1_combout ))))) # (!\MULT1|InstReg [15] & 
// (\MULT1|bancoRegister|Mux3~6_combout ))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux3~6_combout ),
	.datac(\MULT1|bancoRegister|Mux3~8_combout ),
	.datad(\MULT1|bancoRegister|Mux3~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~9 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux3~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux3~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux3~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux3~19_combout ))

	.dataa(\MULT1|InstReg [19]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux3~19_combout ),
	.datad(\MULT1|bancoRegister|Mux3~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux3~20 .lut_mask = 16'hFA50;
defparam \MULT1|bancoRegister|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N17
dffeas \MULT1|A[28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[28] .is_wysiwyg = "true";
defparam \MULT1|A[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N20
cycloneive_lcell_comb \MULT1|wEntrada1ULA[28]~42 (
// Equation(s):
// \MULT1|wEntrada1ULA[28]~42_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|PC [28]))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|A [28]))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datab(\MULT1|A [28]),
	.datac(gnd),
	.datad(\MULT1|PC [28]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[28]~42_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[28]~42 .lut_mask = 16'hEE44;
defparam \MULT1|wEntrada1ULA[28]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N29
dffeas \MULT1|PCBack[28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [28]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[28] .is_wysiwyg = "true";
defparam \MULT1|PCBack[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N28
cycloneive_lcell_comb \MULT1|wEntrada1ULA[28]~43 (
// Equation(s):
// \MULT1|wEntrada1ULA[28]~43_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[28]~42_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [28])))

	.dataa(gnd),
	.datab(\MULT1|wEntrada1ULA[28]~42_combout ),
	.datac(\MULT1|PCBack [28]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[28]~43_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[28]~43 .lut_mask = 16'hCCF0;
defparam \MULT1|wEntrada1ULA[28]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N12
cycloneive_lcell_comb \MULT1|ula|Selector3~3 (
// Equation(s):
// \MULT1|ula|Selector3~3_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~56_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ) # (!\MULT1|aluControl|WideOr0~6_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|ula|Add0~56_combout ),
	.datac(\MULT1|aluControl|WideOr0~6_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector3~3 .lut_mask = 16'h0444;
defparam \MULT1|ula|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N30
cycloneive_lcell_comb \MULT1|ula|Selector3~2 (
// Equation(s):
// \MULT1|ula|Selector3~2_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~56_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector3~3_combout )))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector3~3_combout ),
	.datab(\MULT1|ula|Add1~56_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector3~2 .lut_mask = 16'hC0AF;
defparam \MULT1|ula|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N8
cycloneive_lcell_comb \MULT1|ula|Selector3 (
// Equation(s):
// \MULT1|ula|Selector3~combout  = (\MULT1|ula|Selector3~2_combout  & (((\MULT1|wEntrada2ULA[28]~34_combout  & \MULT1|wEntrada1ULA[28]~43_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector3~2_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada2ULA[28]~34_combout ) # (\MULT1|wEntrada1ULA[28]~43_combout ))))

	.dataa(\MULT1|ula|Selector3~2_combout ),
	.datab(\MULT1|wEntrada2ULA[28]~34_combout ),
	.datac(\MULT1|wEntrada1ULA[28]~43_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector3~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector3 .lut_mask = 16'hD4AA;
defparam \MULT1|ula|Selector3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y37_N9
dffeas \MULT1|SaidaULA[28] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [28]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[28] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y37_N16
cycloneive_lcell_comb \MULT1|comb~0 (
// Equation(s):
// \MULT1|comb~0_combout  = (\MULT1|SaidaULA [28] & ((\MULT1|controle_multiciclo|pr_state.ST_SW~q ) # (\MULT1|controle_multiciclo|pr_state.ST_SW1~q )))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|SaidaULA [28]),
	.cin(gnd),
	.combout(\MULT1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|comb~0 .lut_mask = 16'hFC00;
defparam \MULT1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[27]~54 (
// Equation(s):
// \MULT1|wDadoEscritaReg[27]~54_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [27])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [27])))

	.dataa(\MULT1|MemReg [27]),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.datad(\MULT1|PC [27]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[27]~54 .lut_mask = 16'hAFA0;
defparam \MULT1|wDadoEscritaReg[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[27]~55 (
// Equation(s):
// \MULT1|wDadoEscritaReg[27]~55_combout  = (\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (\MULT1|wDadoEscritaReg[27]~54_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|SaidaULA 
// [27]))) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|wDadoEscritaReg[27]~54_combout ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datab(\MULT1|wDadoEscritaReg[27]~54_combout ),
	.datac(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datad(\MULT1|SaidaULA [27]),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[27]~55 .lut_mask = 16'hDC8C;
defparam \MULT1|wDadoEscritaReg[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y36_N25
dffeas \MULT1|bancoRegister|registers[27][27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[27]~55_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][27] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~0_combout  = (\MULT1|InstReg [20] & (\MULT1|InstReg [23])) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[26][27]~q )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[18][27]~q )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[26][27]~q ),
	.datad(\MULT1|bancoRegister|registers[18][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~1_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux36~0_combout  & (\MULT1|bancoRegister|registers[27][27]~q )) # (!\MULT1|bancoRegister|Mux36~0_combout  & ((\MULT1|bancoRegister|registers[19][27]~q ))))) # 
// (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux36~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[27][27]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[19][27]~q ),
	.datad(\MULT1|bancoRegister|Mux36~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~1 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~7_combout  = (\MULT1|InstReg [20] & ((\MULT1|InstReg [23]) # ((\MULT1|bancoRegister|registers[23][27]~q )))) # (!\MULT1|InstReg [20] & (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[22][27]~q ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[23][27]~q ),
	.datad(\MULT1|bancoRegister|registers[22][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~8_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux36~7_combout  & (\MULT1|bancoRegister|registers[31][27]~q )) # (!\MULT1|bancoRegister|Mux36~7_combout  & ((\MULT1|bancoRegister|registers[30][27]~q ))))) # 
// (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux36~7_combout ))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux36~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][27]~q ),
	.datad(\MULT1|bancoRegister|registers[30][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~8 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~2_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[21][27]~q )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[20][27]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[21][27]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[20][27]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~3_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux36~2_combout  & (\MULT1|bancoRegister|registers[29][27]~q )) # (!\MULT1|bancoRegister|Mux36~2_combout  & ((\MULT1|bancoRegister|registers[28][27]~q ))))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux36~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][27]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[28][27]~q ),
	.datad(\MULT1|bancoRegister|Mux36~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~4_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[24][27]~q ) # ((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[16][27]~q  & !\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[24][27]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[16][27]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~4 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~5_combout  = (\MULT1|bancoRegister|Mux36~4_combout  & (((\MULT1|bancoRegister|registers[25][27]~q )) # (!\MULT1|InstReg [20]))) # (!\MULT1|bancoRegister|Mux36~4_combout  & (\MULT1|InstReg [20] & 
// (\MULT1|bancoRegister|registers[17][27]~q )))

	.dataa(\MULT1|bancoRegister|Mux36~4_combout ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[17][27]~q ),
	.datad(\MULT1|bancoRegister|registers[25][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~5 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|Mux36~3_combout )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux36~5_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux36~3_combout ),
	.datad(\MULT1|bancoRegister|Mux36~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~6 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux36~6_combout  & ((\MULT1|bancoRegister|Mux36~8_combout ))) # (!\MULT1|bancoRegister|Mux36~6_combout  & (\MULT1|bancoRegister|Mux36~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux36~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux36~1_combout ),
	.datab(\MULT1|bancoRegister|Mux36~8_combout ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux36~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~10_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][27]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][27]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][27]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][27]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~10 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux36~10_combout  & (\MULT1|bancoRegister|registers[14][27]~q )) # (!\MULT1|bancoRegister|Mux36~10_combout  & ((\MULT1|bancoRegister|registers[12][27]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux36~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][27]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][27]~q ),
	.datad(\MULT1|bancoRegister|Mux36~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~12_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|registers[5][27]~q )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[1][27]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[1][27]~q ),
	.datad(\MULT1|bancoRegister|registers[5][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~12 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~13_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux36~12_combout  & (\MULT1|bancoRegister|registers[7][27]~q )) # (!\MULT1|bancoRegister|Mux36~12_combout  & ((\MULT1|bancoRegister|registers[3][27]~q ))))) # 
// (!\MULT1|InstReg [21] & (((\MULT1|bancoRegister|Mux36~12_combout ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[7][27]~q ),
	.datac(\MULT1|bancoRegister|registers[3][27]~q ),
	.datad(\MULT1|bancoRegister|Mux36~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][27]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][27]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[6][27]~q ),
	.datac(\MULT1|bancoRegister|registers[2][27]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~14 .lut_mask = 16'hD800;
defparam \MULT1|bancoRegister|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~15_combout  = (\MULT1|bancoRegister|Mux36~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][27]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][27]~q ),
	.datad(\MULT1|bancoRegister|Mux36~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~16_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux36~13_combout )) # (!\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux36~15_combout )))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux36~13_combout ),
	.datac(\MULT1|bancoRegister|Mux36~15_combout ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~16 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~17_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[11][27]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[9][27]~q 
// ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[9][27]~q ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|registers[11][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~17 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux36~17_combout  & ((\MULT1|bancoRegister|registers[15][27]~q ))) # (!\MULT1|bancoRegister|Mux36~17_combout  & (\MULT1|bancoRegister|registers[13][27]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux36~17_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux36~17_combout ),
	.datac(\MULT1|bancoRegister|registers[13][27]~q ),
	.datad(\MULT1|bancoRegister|registers[15][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~19_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux36~16_combout  & ((\MULT1|bancoRegister|Mux36~18_combout ))) # (!\MULT1|bancoRegister|Mux36~16_combout  & (\MULT1|bancoRegister|Mux36~11_combout )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux36~16_combout ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|Mux36~11_combout ),
	.datac(\MULT1|bancoRegister|Mux36~16_combout ),
	.datad(\MULT1|bancoRegister|Mux36~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~19 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux36~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux36~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux36~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux36~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux36~9_combout ),
	.datab(\MULT1|InstReg [24]),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux36~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux36~20 .lut_mask = 16'hBB88;
defparam \MULT1|bancoRegister|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \MULT1|B[27] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux36~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [27]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[27] .is_wysiwyg = "true";
defparam \MULT1|B[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N24
cycloneive_lcell_comb \MULT1|aluControl|Equal2~0 (
// Equation(s):
// \MULT1|aluControl|Equal2~0_combout  = (!\MULT1|InstReg [31] & (!\MULT1|InstReg [28] & (!\MULT1|InstReg [29] & !\MULT1|InstReg [27])))

	.dataa(\MULT1|InstReg [31]),
	.datab(\MULT1|InstReg [28]),
	.datac(\MULT1|InstReg [29]),
	.datad(\MULT1|InstReg [27]),
	.cin(gnd),
	.combout(\MULT1|aluControl|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|Equal2~0 .lut_mask = 16'h0001;
defparam \MULT1|aluControl|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N10
cycloneive_lcell_comb \MULT1|aluControl|Equal2~1 (
// Equation(s):
// \MULT1|aluControl|Equal2~1_combout  = (\MULT1|InstReg [4] & (\MULT1|InstReg [5] & (!\MULT1|InstReg [26] & !\MULT1|InstReg [25])))

	.dataa(\MULT1|InstReg [4]),
	.datab(\MULT1|InstReg [5]),
	.datac(\MULT1|InstReg [26]),
	.datad(\MULT1|InstReg [25]),
	.cin(gnd),
	.combout(\MULT1|aluControl|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|Equal2~1 .lut_mask = 16'h0008;
defparam \MULT1|aluControl|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N12
cycloneive_lcell_comb \MULT1|aluControl|Equal2~2 (
// Equation(s):
// \MULT1|aluControl|Equal2~2_combout  = (\MULT1|controle_multiciclo|Equal1~0_combout  & (\MULT1|aluControl|Equal2~0_combout  & (!\MULT1|InstReg [6] & \MULT1|aluControl|Equal2~1_combout )))

	.dataa(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.datab(\MULT1|aluControl|Equal2~0_combout ),
	.datac(\MULT1|InstReg [6]),
	.datad(\MULT1|aluControl|Equal2~1_combout ),
	.cin(gnd),
	.combout(\MULT1|aluControl|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|Equal2~2 .lut_mask = 16'h0800;
defparam \MULT1|aluControl|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \MULT1|aluControl|Equal2~3 (
// Equation(s):
// \MULT1|aluControl|Equal2~3_combout  = (!\MULT1|InstReg [14] & !\MULT1|InstReg [12])

	.dataa(\MULT1|InstReg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|InstReg [12]),
	.cin(gnd),
	.combout(\MULT1|aluControl|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|Equal2~3 .lut_mask = 16'h0055;
defparam \MULT1|aluControl|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \MULT1|aluControl|Mux0~0 (
// Equation(s):
// \MULT1|aluControl|Mux0~0_combout  = (\MULT1|aluControl|Equal2~2_combout  & (\MULT1|aluControl|Equal2~3_combout  & (\MULT1|InstReg [13] $ (\MULT1|InstReg [30]))))

	.dataa(\MULT1|aluControl|Equal2~2_combout ),
	.datab(\MULT1|InstReg [13]),
	.datac(\MULT1|InstReg [30]),
	.datad(\MULT1|aluControl|Equal2~3_combout ),
	.cin(gnd),
	.combout(\MULT1|aluControl|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|Mux0~0 .lut_mask = 16'h2800;
defparam \MULT1|aluControl|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \MULT1|aluControl|Mux0~1 (
// Equation(s):
// \MULT1|aluControl|Mux0~1_combout  = (\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q  & (\MULT1|aluControl|Mux0~0_combout )) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q  & ((\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q )))

	.dataa(gnd),
	.datab(\MULT1|aluControl|Mux0~0_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|aluControl|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|Mux0~1 .lut_mask = 16'hCCF0;
defparam \MULT1|aluControl|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \MULT1|aluControl|Mux2~0 (
// Equation(s):
// \MULT1|aluControl|Mux2~0_combout  = (\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ) # ((\MULT1|aluControl|WideOr0~6_combout  & \MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))

	.dataa(\MULT1|aluControl|WideOr0~6_combout ),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.cin(gnd),
	.combout(\MULT1|aluControl|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|aluControl|Mux2~0 .lut_mask = 16'hFAF0;
defparam \MULT1|aluControl|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \MULT1|ula|Selector30~2 (
// Equation(s):
// \MULT1|ula|Selector30~2_combout  = (\MULT1|aluControl|Mux0~1_combout ) # ((!\MULT1|aluControl|Mux2~0_combout  & \MULT1|aluControl|Mux1~0_combout ))

	.dataa(gnd),
	.datab(\MULT1|aluControl|Mux0~1_combout ),
	.datac(\MULT1|aluControl|Mux2~0_combout ),
	.datad(\MULT1|aluControl|Mux1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector30~2 .lut_mask = 16'hCFCC;
defparam \MULT1|ula|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N24
cycloneive_lcell_comb \MULT1|ula|Selector24~0 (
// Equation(s):
// \MULT1|ula|Selector24~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~14_combout  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|ula|Add0~14_combout ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector24~0 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N4
cycloneive_lcell_comb \MULT1|ula|Selector24~1 (
// Equation(s):
// \MULT1|ula|Selector24~1_combout  = (\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector30~1_combout  & \MULT1|ula|Add1~14_combout )))) # (!\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Selector24~0_combout ) # ((!\MULT1|ula|Selector30~1_combout 
// ))))

	.dataa(\MULT1|ula|Selector30~2_combout ),
	.datab(\MULT1|ula|Selector24~0_combout ),
	.datac(\MULT1|ula|Selector30~1_combout ),
	.datad(\MULT1|ula|Add1~14_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector24~1 .lut_mask = 16'hE545;
defparam \MULT1|ula|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \MULT1|ula|Selector24 (
// Equation(s):
// \MULT1|ula|Selector24~combout  = (\MULT1|ula|Selector24~1_combout  & (((\MULT1|wEntrada2ULA[7]~70_combout  & \MULT1|wEntrada1ULA[7]~85_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector24~1_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada2ULA[7]~70_combout ) # (\MULT1|wEntrada1ULA[7]~85_combout ))))

	.dataa(\MULT1|ula|Selector24~1_combout ),
	.datab(\MULT1|wEntrada2ULA[7]~70_combout ),
	.datac(\MULT1|ula|Selector30~3_combout ),
	.datad(\MULT1|wEntrada1ULA[7]~85_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector24~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector24 .lut_mask = 16'hDA4A;
defparam \MULT1|ula|Selector24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N11
dffeas \MULT1|SaidaULA[7] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector24~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[7] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N16
cycloneive_lcell_comb \MULT1|wEndereco[7]~5 (
// Equation(s):
// \MULT1|wEndereco[7]~5_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [7])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [7]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [7]))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|SaidaULA [7]),
	.datad(\MULT1|PC [7]),
	.cin(gnd),
	.combout(\MULT1|wEndereco[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[7]~5 .lut_mask = 16'hF4B0;
defparam \MULT1|wEndereco[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~7_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[30][18]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[22][18]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[22][18]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[30][18]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~7 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~8_combout  = (\MULT1|bancoRegister|Mux45~7_combout  & (((\MULT1|bancoRegister|registers[31][18]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux45~7_combout  & (\MULT1|bancoRegister|registers[23][18]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[23][18]~q ),
	.datab(\MULT1|bancoRegister|Mux45~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][18]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~8 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~4_combout  = (\MULT1|InstReg [23] & (\MULT1|InstReg [20])) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[17][18]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[16][18]~q ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][18]~q ),
	.datad(\MULT1|bancoRegister|registers[17][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~5_combout  = (\MULT1|bancoRegister|Mux45~4_combout  & ((\MULT1|bancoRegister|registers[25][18]~q ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux45~4_combout  & (((\MULT1|bancoRegister|registers[24][18]~q  & 
// \MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux45~4_combout ),
	.datab(\MULT1|bancoRegister|registers[25][18]~q ),
	.datac(\MULT1|bancoRegister|registers[24][18]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~2_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[28][18]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][18]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[20][18]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[28][18]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~2 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~3_combout  = (\MULT1|bancoRegister|Mux45~2_combout  & (((\MULT1|bancoRegister|registers[29][18]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux45~2_combout  & (\MULT1|bancoRegister|registers[21][18]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[21][18]~q ),
	.datab(\MULT1|bancoRegister|Mux45~2_combout ),
	.datac(\MULT1|bancoRegister|registers[29][18]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~3 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~6_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21]) # (\MULT1|bancoRegister|Mux45~3_combout )))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux45~5_combout  & (!\MULT1|InstReg [21])))

	.dataa(\MULT1|bancoRegister|Mux45~5_combout ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|Mux45~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~6 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~0_combout  = (\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[19][18]~q ) # (\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][18]~q  & ((!\MULT1|InstReg [23]))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[18][18]~q ),
	.datac(\MULT1|bancoRegister|registers[19][18]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~0 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~1_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux45~0_combout  & ((\MULT1|bancoRegister|registers[27][18]~q ))) # (!\MULT1|bancoRegister|Mux45~0_combout  & (\MULT1|bancoRegister|registers[26][18]~q )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux45~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[26][18]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[27][18]~q ),
	.datad(\MULT1|bancoRegister|Mux45~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~1 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux45~6_combout  & (\MULT1|bancoRegister|Mux45~8_combout )) # (!\MULT1|bancoRegister|Mux45~6_combout  & ((\MULT1|bancoRegister|Mux45~1_combout ))))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux45~6_combout ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|Mux45~8_combout ),
	.datac(\MULT1|bancoRegister|Mux45~6_combout ),
	.datad(\MULT1|bancoRegister|Mux45~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~9 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~12_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[10][18]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[8][18]~q 
// )))))

	.dataa(\MULT1|bancoRegister|registers[10][18]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[8][18]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~12 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~13_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux45~12_combout  & (\MULT1|bancoRegister|registers[14][18]~q )) # (!\MULT1|bancoRegister|Mux45~12_combout  & ((\MULT1|bancoRegister|registers[12][18]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux45~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][18]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[12][18]~q ),
	.datad(\MULT1|bancoRegister|Mux45~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[6][18]~q )) # (!\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[2][18]~q )))))

	.dataa(\MULT1|bancoRegister|registers[6][18]~q ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][18]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~14 .lut_mask = 16'h88C0;
defparam \MULT1|bancoRegister|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~15_combout  = (\MULT1|bancoRegister|Mux45~14_combout ) # ((!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[4][18]~q  & \MULT1|InstReg [22])))

	.dataa(\MULT1|bancoRegister|Mux45~14_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][18]~q ),
	.datad(\MULT1|InstReg [22]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~15 .lut_mask = 16'hBAAA;
defparam \MULT1|bancoRegister|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & (\MULT1|bancoRegister|Mux45~13_combout )) # (!\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux45~15_combout )))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux45~13_combout ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|Mux45~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~10_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][18]~q ) # ((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|registers[1][18]~q  & !\MULT1|InstReg [21]))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[5][18]~q ),
	.datac(\MULT1|bancoRegister|registers[1][18]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~10 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~11_combout  = (\MULT1|bancoRegister|Mux45~10_combout  & (((\MULT1|bancoRegister|registers[7][18]~q ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux45~10_combout  & (\MULT1|bancoRegister|registers[3][18]~q  & 
// ((\MULT1|InstReg [21]))))

	.dataa(\MULT1|bancoRegister|registers[3][18]~q ),
	.datab(\MULT1|bancoRegister|registers[7][18]~q ),
	.datac(\MULT1|bancoRegister|Mux45~10_combout ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~11 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~17_combout  = (\MULT1|InstReg [22] & (\MULT1|InstReg [21])) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[11][18]~q )) # (!\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[9][18]~q )))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[11][18]~q ),
	.datad(\MULT1|bancoRegister|registers[9][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux45~17_combout  & (\MULT1|bancoRegister|registers[15][18]~q )) # (!\MULT1|bancoRegister|Mux45~17_combout  & ((\MULT1|bancoRegister|registers[13][18]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux45~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][18]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][18]~q ),
	.datad(\MULT1|bancoRegister|Mux45~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~19_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux45~16_combout  & ((\MULT1|bancoRegister|Mux45~18_combout ))) # (!\MULT1|bancoRegister|Mux45~16_combout  & (\MULT1|bancoRegister|Mux45~11_combout )))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux45~16_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux45~16_combout ),
	.datac(\MULT1|bancoRegister|Mux45~11_combout ),
	.datad(\MULT1|bancoRegister|Mux45~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~19 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux45~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux45~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux45~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux45~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|InstReg [24]),
	.datac(\MULT1|bancoRegister|Mux45~9_combout ),
	.datad(\MULT1|bancoRegister|Mux45~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux45~20 .lut_mask = 16'hF3C0;
defparam \MULT1|bancoRegister|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \MULT1|B[18] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux45~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [18]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[18] .is_wysiwyg = "true";
defparam \MULT1|B[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~17_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[13][3]~q ) # ((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & (((\MULT1|bancoRegister|registers[12][3]~q  & !\MULT1|InstReg [16]))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|registers[13][3]~q ),
	.datac(\MULT1|bancoRegister|registers[12][3]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~17 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~18_combout  = (\MULT1|bancoRegister|Mux28~17_combout  & ((\MULT1|bancoRegister|registers[15][3]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux28~17_combout  & (((\MULT1|InstReg [16] & 
// \MULT1|bancoRegister|registers[14][3]~q ))))

	.dataa(\MULT1|bancoRegister|registers[15][3]~q ),
	.datab(\MULT1|bancoRegister|Mux28~17_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[14][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~18 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][3]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][3]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][3]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[1][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~14 .lut_mask = 16'hB080;
defparam \MULT1|bancoRegister|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~15_combout  = (\MULT1|bancoRegister|Mux28~14_combout ) # ((!\MULT1|InstReg [15] & (\MULT1|InstReg [16] & !\MULT1|bancoRegister|registers[2][3]~q )))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[2][3]~q ),
	.datad(\MULT1|bancoRegister|Mux28~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~15 .lut_mask = 16'hFF04;
defparam \MULT1|bancoRegister|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~12_combout  = (\MULT1|InstReg [16] & (((\MULT1|bancoRegister|registers[10][3]~q ) # (\MULT1|InstReg [15])))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[8][3]~q  & ((!\MULT1|InstReg [15]))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|bancoRegister|registers[8][3]~q ),
	.datac(\MULT1|bancoRegister|registers[10][3]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~12 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~13_combout  = (\MULT1|bancoRegister|Mux28~12_combout  & (((\MULT1|bancoRegister|registers[11][3]~q )) # (!\MULT1|InstReg [15]))) # (!\MULT1|bancoRegister|Mux28~12_combout  & (\MULT1|InstReg [15] & 
// (\MULT1|bancoRegister|registers[9][3]~q )))

	.dataa(\MULT1|bancoRegister|Mux28~12_combout ),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[9][3]~q ),
	.datad(\MULT1|bancoRegister|registers[11][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~13 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~16_combout  = (\MULT1|InstReg [17] & (((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & ((\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux28~13_combout ))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux28~15_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux28~15_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux28~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~16 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~10_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[5][3]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[4][3]~q )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][3]~q ),
	.datad(\MULT1|bancoRegister|registers[4][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~10 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~11_combout  = (\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux28~10_combout  & ((\MULT1|bancoRegister|registers[7][3]~q ))) # (!\MULT1|bancoRegister|Mux28~10_combout  & (\MULT1|bancoRegister|registers[6][3]~q )))) # 
// (!\MULT1|InstReg [16] & (((\MULT1|bancoRegister|Mux28~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[6][3]~q ),
	.datab(\MULT1|bancoRegister|registers[7][3]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux28~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~11 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~19_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux28~16_combout  & (\MULT1|bancoRegister|Mux28~18_combout )) # (!\MULT1|bancoRegister|Mux28~16_combout  & ((\MULT1|bancoRegister|Mux28~11_combout ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux28~16_combout ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|Mux28~18_combout ),
	.datac(\MULT1|bancoRegister|Mux28~16_combout ),
	.datad(\MULT1|bancoRegister|Mux28~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~19 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~0_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[25][3]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((!\MULT1|InstReg [17] & \MULT1|bancoRegister|registers[17][3]~q ))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|registers[25][3]~q ),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[17][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~0 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~1_combout  = (\MULT1|bancoRegister|Mux28~0_combout  & (((\MULT1|bancoRegister|registers[29][3]~q ) # (!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux28~0_combout  & (\MULT1|bancoRegister|registers[21][3]~q  & 
// ((\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[21][3]~q ),
	.datab(\MULT1|bancoRegister|Mux28~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][3]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~1 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~4_combout  = (\MULT1|InstReg [18] & (\MULT1|InstReg [17])) # (!\MULT1|InstReg [18] & ((\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[20][3]~q )) # (!\MULT1|InstReg [17] & ((\MULT1|bancoRegister|registers[16][3]~q )))))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[20][3]~q ),
	.datad(\MULT1|bancoRegister|registers[16][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~4 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~5_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|Mux28~4_combout  & ((\MULT1|bancoRegister|registers[28][3]~q ))) # (!\MULT1|bancoRegister|Mux28~4_combout  & (\MULT1|bancoRegister|registers[24][3]~q )))) # 
// (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|Mux28~4_combout ))

	.dataa(\MULT1|InstReg [18]),
	.datab(\MULT1|bancoRegister|Mux28~4_combout ),
	.datac(\MULT1|bancoRegister|registers[24][3]~q ),
	.datad(\MULT1|bancoRegister|registers[28][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~5 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~2_combout  = (\MULT1|InstReg [17] & ((\MULT1|InstReg [18]) # ((\MULT1|bancoRegister|registers[22][3]~q )))) # (!\MULT1|InstReg [17] & (!\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[18][3]~q ))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[22][3]~q ),
	.datad(\MULT1|bancoRegister|registers[18][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~3_combout  = (\MULT1|bancoRegister|Mux28~2_combout  & (((\MULT1|bancoRegister|registers[30][3]~q ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux28~2_combout  & (\MULT1|bancoRegister|registers[26][3]~q  & 
// ((\MULT1|InstReg [18]))))

	.dataa(\MULT1|bancoRegister|registers[26][3]~q ),
	.datab(\MULT1|bancoRegister|Mux28~2_combout ),
	.datac(\MULT1|bancoRegister|registers[30][3]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~3 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux28~3_combout ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux28~5_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux28~5_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux28~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~6 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~7_combout  = (\MULT1|InstReg [18] & (((\MULT1|bancoRegister|registers[27][3]~q ) # (\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[19][3]~q  & ((!\MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|registers[19][3]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[27][3]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~8_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux28~7_combout  & ((\MULT1|bancoRegister|registers[31][3]~q ))) # (!\MULT1|bancoRegister|Mux28~7_combout  & (\MULT1|bancoRegister|registers[23][3]~q )))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux28~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[23][3]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|Mux28~7_combout ),
	.datad(\MULT1|bancoRegister|registers[31][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~8 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux28~6_combout  & ((\MULT1|bancoRegister|Mux28~8_combout ))) # (!\MULT1|bancoRegister|Mux28~6_combout  & (\MULT1|bancoRegister|Mux28~1_combout )))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux28~6_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux28~1_combout ),
	.datac(\MULT1|bancoRegister|Mux28~6_combout ),
	.datad(\MULT1|bancoRegister|Mux28~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~9 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux28~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux28~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux28~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux28~19_combout ))

	.dataa(\MULT1|InstReg [19]),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux28~19_combout ),
	.datad(\MULT1|bancoRegister|Mux28~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux28~20 .lut_mask = 16'hFA50;
defparam \MULT1|bancoRegister|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N25
dffeas \MULT1|A[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux28~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[3] .is_wysiwyg = "true";
defparam \MULT1|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N24
cycloneive_lcell_comb \MULT1|always0~14 (
// Equation(s):
// \MULT1|always0~14_combout  = (\MULT1|A [3] & (\MULT1|wEntrada2ULA[3]~81_combout  & (\MULT1|A [1] $ (!\MULT1|wEntrada2ULA[1]~88_combout )))) # (!\MULT1|A [3] & (!\MULT1|wEntrada2ULA[3]~81_combout  & (\MULT1|A [1] $ (!\MULT1|wEntrada2ULA[1]~88_combout ))))

	.dataa(\MULT1|A [3]),
	.datab(\MULT1|A [1]),
	.datac(\MULT1|wEntrada2ULA[3]~81_combout ),
	.datad(\MULT1|wEntrada2ULA[1]~88_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~14 .lut_mask = 16'h8421;
defparam \MULT1|always0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \MULT1|always0~10 (
// Equation(s):
// \MULT1|always0~10_combout  = (\MULT1|B [29] & (\MULT1|A [29] & (\MULT1|B [28] $ (!\MULT1|A [28])))) # (!\MULT1|B [29] & (!\MULT1|A [29] & (\MULT1|B [28] $ (!\MULT1|A [28]))))

	.dataa(\MULT1|B [29]),
	.datab(\MULT1|B [28]),
	.datac(\MULT1|A [28]),
	.datad(\MULT1|A [29]),
	.cin(gnd),
	.combout(\MULT1|always0~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~10 .lut_mask = 16'h8241;
defparam \MULT1|always0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \MULT1|always0~11 (
// Equation(s):
// \MULT1|always0~11_combout  = (\MULT1|A [31] & (\MULT1|B [31] & (\MULT1|A [30] $ (!\MULT1|B [30])))) # (!\MULT1|A [31] & (!\MULT1|B [31] & (\MULT1|A [30] $ (!\MULT1|B [30]))))

	.dataa(\MULT1|A [31]),
	.datab(\MULT1|A [30]),
	.datac(\MULT1|B [30]),
	.datad(\MULT1|B [31]),
	.cin(gnd),
	.combout(\MULT1|always0~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~11 .lut_mask = 16'h8241;
defparam \MULT1|always0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N10
cycloneive_lcell_comb \MULT1|always0~6 (
// Equation(s):
// \MULT1|always0~6_combout  = (\MULT1|A [22] & (\MULT1|B [22] & (\MULT1|B [23] $ (!\MULT1|A [23])))) # (!\MULT1|A [22] & (!\MULT1|B [22] & (\MULT1|B [23] $ (!\MULT1|A [23]))))

	.dataa(\MULT1|A [22]),
	.datab(\MULT1|B [22]),
	.datac(\MULT1|B [23]),
	.datad(\MULT1|A [23]),
	.cin(gnd),
	.combout(\MULT1|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~6 .lut_mask = 16'h9009;
defparam \MULT1|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N20
cycloneive_lcell_comb \MULT1|always0~8 (
// Equation(s):
// \MULT1|always0~8_combout  = (\MULT1|A [26] & (\MULT1|B [26] & (\MULT1|B [27] $ (!\MULT1|A [27])))) # (!\MULT1|A [26] & (!\MULT1|B [26] & (\MULT1|B [27] $ (!\MULT1|A [27]))))

	.dataa(\MULT1|A [26]),
	.datab(\MULT1|B [26]),
	.datac(\MULT1|B [27]),
	.datad(\MULT1|A [27]),
	.cin(gnd),
	.combout(\MULT1|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~8 .lut_mask = 16'h9009;
defparam \MULT1|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \MULT1|always0~7 (
// Equation(s):
// \MULT1|always0~7_combout  = (\MULT1|B [25] & (\MULT1|A [25] & (\MULT1|B [24] $ (!\MULT1|A [24])))) # (!\MULT1|B [25] & (!\MULT1|A [25] & (\MULT1|B [24] $ (!\MULT1|A [24]))))

	.dataa(\MULT1|B [25]),
	.datab(\MULT1|B [24]),
	.datac(\MULT1|A [24]),
	.datad(\MULT1|A [25]),
	.cin(gnd),
	.combout(\MULT1|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~7 .lut_mask = 16'h8241;
defparam \MULT1|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y36_N4
cycloneive_lcell_comb \MULT1|always0~5 (
// Equation(s):
// \MULT1|always0~5_combout  = (\MULT1|A [20] & (\MULT1|B [20] & (\MULT1|B [21] $ (!\MULT1|A [21])))) # (!\MULT1|A [20] & (!\MULT1|B [20] & (\MULT1|B [21] $ (!\MULT1|A [21]))))

	.dataa(\MULT1|A [20]),
	.datab(\MULT1|B [21]),
	.datac(\MULT1|A [21]),
	.datad(\MULT1|B [20]),
	.cin(gnd),
	.combout(\MULT1|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~5 .lut_mask = 16'h8241;
defparam \MULT1|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \MULT1|always0~9 (
// Equation(s):
// \MULT1|always0~9_combout  = (\MULT1|always0~6_combout  & (\MULT1|always0~8_combout  & (\MULT1|always0~7_combout  & \MULT1|always0~5_combout )))

	.dataa(\MULT1|always0~6_combout ),
	.datab(\MULT1|always0~8_combout ),
	.datac(\MULT1|always0~7_combout ),
	.datad(\MULT1|always0~5_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~9 .lut_mask = 16'h8000;
defparam \MULT1|always0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \MULT1|always0~12 (
// Equation(s):
// \MULT1|always0~12_combout  = (\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|always0~10_combout  & (\MULT1|always0~11_combout  & \MULT1|always0~9_combout )))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|always0~10_combout ),
	.datac(\MULT1|always0~11_combout ),
	.datad(\MULT1|always0~9_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~12 .lut_mask = 16'h8000;
defparam \MULT1|always0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N26
cycloneive_lcell_comb \MULT1|always0~3 (
// Equation(s):
// \MULT1|always0~3_combout  = (\MULT1|A [19] & (\MULT1|wEntrada2ULA [19] & (\MULT1|wEntrada2ULA [18] $ (!\MULT1|A [18])))) # (!\MULT1|A [19] & (!\MULT1|wEntrada2ULA [19] & (\MULT1|wEntrada2ULA [18] $ (!\MULT1|A [18]))))

	.dataa(\MULT1|A [19]),
	.datab(\MULT1|wEntrada2ULA [18]),
	.datac(\MULT1|A [18]),
	.datad(\MULT1|wEntrada2ULA [19]),
	.cin(gnd),
	.combout(\MULT1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~3 .lut_mask = 16'h8241;
defparam \MULT1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N0
cycloneive_lcell_comb \MULT1|always0~1 (
// Equation(s):
// \MULT1|always0~1_combout  = (\MULT1|wEntrada2ULA [15] & (\MULT1|A [15] & (\MULT1|wEntrada2ULA [14] $ (!\MULT1|A [14])))) # (!\MULT1|wEntrada2ULA [15] & (!\MULT1|A [15] & (\MULT1|wEntrada2ULA [14] $ (!\MULT1|A [14]))))

	.dataa(\MULT1|wEntrada2ULA [15]),
	.datab(\MULT1|wEntrada2ULA [14]),
	.datac(\MULT1|A [15]),
	.datad(\MULT1|A [14]),
	.cin(gnd),
	.combout(\MULT1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~1 .lut_mask = 16'h8421;
defparam \MULT1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N30
cycloneive_lcell_comb \MULT1|always0~0 (
// Equation(s):
// \MULT1|always0~0_combout  = (\MULT1|A [13] & (\MULT1|wEntrada2ULA [13] & (\MULT1|wEntrada2ULA [12] $ (!\MULT1|A [12])))) # (!\MULT1|A [13] & (!\MULT1|wEntrada2ULA [13] & (\MULT1|wEntrada2ULA [12] $ (!\MULT1|A [12]))))

	.dataa(\MULT1|A [13]),
	.datab(\MULT1|wEntrada2ULA [12]),
	.datac(\MULT1|wEntrada2ULA [13]),
	.datad(\MULT1|A [12]),
	.cin(gnd),
	.combout(\MULT1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~0 .lut_mask = 16'h8421;
defparam \MULT1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \MULT1|always0~2 (
// Equation(s):
// \MULT1|always0~2_combout  = (\MULT1|wEntrada2ULA [17] & (\MULT1|A [17] & (\MULT1|wEntrada2ULA [16] $ (!\MULT1|A [16])))) # (!\MULT1|wEntrada2ULA [17] & (!\MULT1|A [17] & (\MULT1|wEntrada2ULA [16] $ (!\MULT1|A [16]))))

	.dataa(\MULT1|wEntrada2ULA [17]),
	.datab(\MULT1|wEntrada2ULA [16]),
	.datac(\MULT1|A [16]),
	.datad(\MULT1|A [17]),
	.cin(gnd),
	.combout(\MULT1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~2 .lut_mask = 16'h8241;
defparam \MULT1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y35_N20
cycloneive_lcell_comb \MULT1|always0~4 (
// Equation(s):
// \MULT1|always0~4_combout  = (\MULT1|always0~3_combout  & (\MULT1|always0~1_combout  & (\MULT1|always0~0_combout  & \MULT1|always0~2_combout )))

	.dataa(\MULT1|always0~3_combout ),
	.datab(\MULT1|always0~1_combout ),
	.datac(\MULT1|always0~0_combout ),
	.datad(\MULT1|always0~2_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~4 .lut_mask = 16'h8000;
defparam \MULT1|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N6
cycloneive_lcell_comb \MULT1|always0~13 (
// Equation(s):
// \MULT1|always0~13_combout  = (\MULT1|always0~12_combout  & (\MULT1|always0~4_combout  & (\MULT1|A [0] $ (!\MULT1|wEntrada2ULA[0]~29_combout ))))

	.dataa(\MULT1|always0~12_combout ),
	.datab(\MULT1|A [0]),
	.datac(\MULT1|wEntrada2ULA[0]~29_combout ),
	.datad(\MULT1|always0~4_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~13 .lut_mask = 16'h8200;
defparam \MULT1|always0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N2
cycloneive_lcell_comb \MULT1|always0~15 (
// Equation(s):
// \MULT1|always0~15_combout  = (\MULT1|always0~14_combout  & (\MULT1|always0~13_combout  & (\MULT1|wEntrada2ULA[2]~85_combout  $ (!\MULT1|A [2]))))

	.dataa(\MULT1|wEntrada2ULA[2]~85_combout ),
	.datab(\MULT1|always0~14_combout ),
	.datac(\MULT1|A [2]),
	.datad(\MULT1|always0~13_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~15 .lut_mask = 16'h8400;
defparam \MULT1|always0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneive_lcell_comb \MULT1|always0~16 (
// Equation(s):
// \MULT1|always0~16_combout  = (\MULT1|wEntrada2ULA[4]~78_combout  & (\MULT1|A [4] & (\MULT1|A [5] $ (!\MULT1|wEntrada2ULA[5]~72_combout )))) # (!\MULT1|wEntrada2ULA[4]~78_combout  & (!\MULT1|A [4] & (\MULT1|A [5] $ (!\MULT1|wEntrada2ULA[5]~72_combout ))))

	.dataa(\MULT1|wEntrada2ULA[4]~78_combout ),
	.datab(\MULT1|A [5]),
	.datac(\MULT1|wEntrada2ULA[5]~72_combout ),
	.datad(\MULT1|A [4]),
	.cin(gnd),
	.combout(\MULT1|always0~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~16 .lut_mask = 16'h8241;
defparam \MULT1|always0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~10_combout  = (\MULT1|InstReg [15] & (\MULT1|InstReg [16])) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[10][6]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[8][6]~q )))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[10][6]~q ),
	.datad(\MULT1|bancoRegister|registers[8][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~10 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~11_combout  = (\MULT1|bancoRegister|Mux25~10_combout  & ((\MULT1|bancoRegister|registers[11][6]~q ) # ((!\MULT1|InstReg [15])))) # (!\MULT1|bancoRegister|Mux25~10_combout  & (((\MULT1|bancoRegister|registers[9][6]~q  & 
// \MULT1|InstReg [15]))))

	.dataa(\MULT1|bancoRegister|Mux25~10_combout ),
	.datab(\MULT1|bancoRegister|registers[11][6]~q ),
	.datac(\MULT1|bancoRegister|registers[9][6]~q ),
	.datad(\MULT1|InstReg [15]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~11 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~12_combout  = (\MULT1|InstReg [16] & (\MULT1|InstReg [15])) # (!\MULT1|InstReg [16] & ((\MULT1|InstReg [15] & (\MULT1|bancoRegister|registers[5][6]~q )) # (!\MULT1|InstReg [15] & ((\MULT1|bancoRegister|registers[4][6]~q )))))

	.dataa(\MULT1|InstReg [16]),
	.datab(\MULT1|InstReg [15]),
	.datac(\MULT1|bancoRegister|registers[5][6]~q ),
	.datad(\MULT1|bancoRegister|registers[4][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~12 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~13_combout  = (\MULT1|bancoRegister|Mux25~12_combout  & ((\MULT1|bancoRegister|registers[7][6]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux25~12_combout  & (((\MULT1|InstReg [16] & 
// \MULT1|bancoRegister|registers[6][6]~q ))))

	.dataa(\MULT1|bancoRegister|Mux25~12_combout ),
	.datab(\MULT1|bancoRegister|registers[7][6]~q ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|registers[6][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~13 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~14_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & (\MULT1|bancoRegister|registers[3][6]~q )) # (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[1][6]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][6]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|registers[1][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~14 .lut_mask = 16'hB080;
defparam \MULT1|bancoRegister|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~15_combout  = (\MULT1|bancoRegister|Mux25~14_combout ) # ((!\MULT1|bancoRegister|registers[2][6]~q  & (\MULT1|InstReg [16] & !\MULT1|InstReg [15])))

	.dataa(\MULT1|bancoRegister|registers[2][6]~q ),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|InstReg [15]),
	.datad(\MULT1|bancoRegister|Mux25~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~15 .lut_mask = 16'hFF04;
defparam \MULT1|bancoRegister|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~16_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux25~13_combout ) # ((\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (((!\MULT1|InstReg [18] & \MULT1|bancoRegister|Mux25~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux25~13_combout ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux25~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~16 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~17_combout  = (\MULT1|InstReg [15] & ((\MULT1|InstReg [16]) # ((\MULT1|bancoRegister|registers[13][6]~q )))) # (!\MULT1|InstReg [15] & (!\MULT1|InstReg [16] & ((\MULT1|bancoRegister|registers[12][6]~q ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|InstReg [16]),
	.datac(\MULT1|bancoRegister|registers[13][6]~q ),
	.datad(\MULT1|bancoRegister|registers[12][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~18_combout  = (\MULT1|bancoRegister|Mux25~17_combout  & ((\MULT1|bancoRegister|registers[15][6]~q ) # ((!\MULT1|InstReg [16])))) # (!\MULT1|bancoRegister|Mux25~17_combout  & (((\MULT1|bancoRegister|registers[14][6]~q  & 
// \MULT1|InstReg [16]))))

	.dataa(\MULT1|bancoRegister|registers[15][6]~q ),
	.datab(\MULT1|bancoRegister|Mux25~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][6]~q ),
	.datad(\MULT1|InstReg [16]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~18 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~19_combout  = (\MULT1|bancoRegister|Mux25~16_combout  & (((\MULT1|bancoRegister|Mux25~18_combout ) # (!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux25~16_combout  & (\MULT1|bancoRegister|Mux25~11_combout  & 
// (\MULT1|InstReg [18])))

	.dataa(\MULT1|bancoRegister|Mux25~11_combout ),
	.datab(\MULT1|bancoRegister|Mux25~16_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|Mux25~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~19 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~7_combout  = (\MULT1|InstReg [17] & (((\MULT1|bancoRegister|registers[23][6]~q ) # (\MULT1|InstReg [18])))) # (!\MULT1|InstReg [17] & (\MULT1|bancoRegister|registers[19][6]~q  & ((!\MULT1|InstReg [18]))))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|bancoRegister|registers[19][6]~q ),
	.datac(\MULT1|bancoRegister|registers[23][6]~q ),
	.datad(\MULT1|InstReg [18]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~7 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~8_combout  = (\MULT1|bancoRegister|Mux25~7_combout  & ((\MULT1|bancoRegister|registers[31][6]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux25~7_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[27][6]~q ))))

	.dataa(\MULT1|bancoRegister|registers[31][6]~q ),
	.datab(\MULT1|bancoRegister|Mux25~7_combout ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[27][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~8 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~4_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[24][6]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((!\MULT1|InstReg [17] & \MULT1|bancoRegister|registers[16][6]~q ))))

	.dataa(\MULT1|bancoRegister|registers[24][6]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[16][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~4 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~5_combout  = (\MULT1|bancoRegister|Mux25~4_combout  & ((\MULT1|bancoRegister|registers[28][6]~q ) # ((!\MULT1|InstReg [17])))) # (!\MULT1|bancoRegister|Mux25~4_combout  & (((\MULT1|bancoRegister|registers[20][6]~q  & 
// \MULT1|InstReg [17]))))

	.dataa(\MULT1|bancoRegister|Mux25~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][6]~q ),
	.datac(\MULT1|bancoRegister|registers[20][6]~q ),
	.datad(\MULT1|InstReg [17]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~5 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~2_combout  = (\MULT1|InstReg [18] & ((\MULT1|bancoRegister|registers[26][6]~q ) # ((\MULT1|InstReg [17])))) # (!\MULT1|InstReg [18] & (((!\MULT1|InstReg [17] & \MULT1|bancoRegister|registers[18][6]~q ))))

	.dataa(\MULT1|bancoRegister|registers[26][6]~q ),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|InstReg [17]),
	.datad(\MULT1|bancoRegister|registers[18][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~2 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~3_combout  = (\MULT1|InstReg [17] & ((\MULT1|bancoRegister|Mux25~2_combout  & (\MULT1|bancoRegister|registers[30][6]~q )) # (!\MULT1|bancoRegister|Mux25~2_combout  & ((\MULT1|bancoRegister|registers[22][6]~q ))))) # 
// (!\MULT1|InstReg [17] & (((\MULT1|bancoRegister|Mux25~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][6]~q ),
	.datab(\MULT1|InstReg [17]),
	.datac(\MULT1|bancoRegister|registers[22][6]~q ),
	.datad(\MULT1|bancoRegister|Mux25~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~6_combout  = (\MULT1|InstReg [15] & (((\MULT1|InstReg [16])))) # (!\MULT1|InstReg [15] & ((\MULT1|InstReg [16] & ((\MULT1|bancoRegister|Mux25~3_combout ))) # (!\MULT1|InstReg [16] & (\MULT1|bancoRegister|Mux25~5_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux25~5_combout ),
	.datac(\MULT1|InstReg [16]),
	.datad(\MULT1|bancoRegister|Mux25~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~6 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~0_combout  = (\MULT1|InstReg [17] & ((\MULT1|InstReg [18]) # ((\MULT1|bancoRegister|registers[21][6]~q )))) # (!\MULT1|InstReg [17] & (!\MULT1|InstReg [18] & (\MULT1|bancoRegister|registers[17][6]~q )))

	.dataa(\MULT1|InstReg [17]),
	.datab(\MULT1|InstReg [18]),
	.datac(\MULT1|bancoRegister|registers[17][6]~q ),
	.datad(\MULT1|bancoRegister|registers[21][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~0 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~1_combout  = (\MULT1|bancoRegister|Mux25~0_combout  & ((\MULT1|bancoRegister|registers[29][6]~q ) # ((!\MULT1|InstReg [18])))) # (!\MULT1|bancoRegister|Mux25~0_combout  & (((\MULT1|InstReg [18] & 
// \MULT1|bancoRegister|registers[25][6]~q ))))

	.dataa(\MULT1|bancoRegister|Mux25~0_combout ),
	.datab(\MULT1|bancoRegister|registers[29][6]~q ),
	.datac(\MULT1|InstReg [18]),
	.datad(\MULT1|bancoRegister|registers[25][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~1 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~9_combout  = (\MULT1|InstReg [15] & ((\MULT1|bancoRegister|Mux25~6_combout  & (\MULT1|bancoRegister|Mux25~8_combout )) # (!\MULT1|bancoRegister|Mux25~6_combout  & ((\MULT1|bancoRegister|Mux25~1_combout ))))) # (!\MULT1|InstReg 
// [15] & (((\MULT1|bancoRegister|Mux25~6_combout ))))

	.dataa(\MULT1|InstReg [15]),
	.datab(\MULT1|bancoRegister|Mux25~8_combout ),
	.datac(\MULT1|bancoRegister|Mux25~6_combout ),
	.datad(\MULT1|bancoRegister|Mux25~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~9 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux25~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux25~20_combout  = (\MULT1|InstReg [19] & ((\MULT1|bancoRegister|Mux25~9_combout ))) # (!\MULT1|InstReg [19] & (\MULT1|bancoRegister|Mux25~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux25~19_combout ),
	.datab(gnd),
	.datac(\MULT1|InstReg [19]),
	.datad(\MULT1|bancoRegister|Mux25~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux25~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N11
dffeas \MULT1|A[6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux25~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|A[6] .is_wysiwyg = "true";
defparam \MULT1|A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \MULT1|always0~17 (
// Equation(s):
// \MULT1|always0~17_combout  = (\MULT1|wEntrada2ULA[7]~70_combout  & (\MULT1|A [7] & (\MULT1|A [6] $ (!\MULT1|wEntrada2ULA[6]~71_combout )))) # (!\MULT1|wEntrada2ULA[7]~70_combout  & (!\MULT1|A [7] & (\MULT1|A [6] $ (!\MULT1|wEntrada2ULA[6]~71_combout ))))

	.dataa(\MULT1|wEntrada2ULA[7]~70_combout ),
	.datab(\MULT1|A [6]),
	.datac(\MULT1|wEntrada2ULA[6]~71_combout ),
	.datad(\MULT1|A [7]),
	.cin(gnd),
	.combout(\MULT1|always0~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~17 .lut_mask = 16'h8241;
defparam \MULT1|always0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \MULT1|always0~18 (
// Equation(s):
// \MULT1|always0~18_combout  = (\MULT1|always0~16_combout  & \MULT1|always0~17_combout )

	.dataa(\MULT1|always0~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|always0~17_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~18 .lut_mask = 16'hAA00;
defparam \MULT1|always0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneive_lcell_comb \MULT1|always0~20 (
// Equation(s):
// \MULT1|always0~20_combout  = (\MULT1|wEntrada2ULA[10]~67_combout  & (\MULT1|A [10] & (\MULT1|wEntrada2ULA[11]~66_combout  $ (!\MULT1|A [11])))) # (!\MULT1|wEntrada2ULA[10]~67_combout  & (!\MULT1|A [10] & (\MULT1|wEntrada2ULA[11]~66_combout  $ (!\MULT1|A 
// [11]))))

	.dataa(\MULT1|wEntrada2ULA[10]~67_combout ),
	.datab(\MULT1|A [10]),
	.datac(\MULT1|wEntrada2ULA[11]~66_combout ),
	.datad(\MULT1|A [11]),
	.cin(gnd),
	.combout(\MULT1|always0~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~20 .lut_mask = 16'h9009;
defparam \MULT1|always0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneive_lcell_comb \MULT1|always0~19 (
// Equation(s):
// \MULT1|always0~19_combout  = (\MULT1|A [9] & (\MULT1|wEntrada2ULA[9]~68_combout  & (\MULT1|wEntrada2ULA[8]~69_combout  $ (!\MULT1|A [8])))) # (!\MULT1|A [9] & (!\MULT1|wEntrada2ULA[9]~68_combout  & (\MULT1|wEntrada2ULA[8]~69_combout  $ (!\MULT1|A [8]))))

	.dataa(\MULT1|A [9]),
	.datab(\MULT1|wEntrada2ULA[9]~68_combout ),
	.datac(\MULT1|wEntrada2ULA[8]~69_combout ),
	.datad(\MULT1|A [8]),
	.cin(gnd),
	.combout(\MULT1|always0~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~19 .lut_mask = 16'h9009;
defparam \MULT1|always0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneive_lcell_comb \MULT1|always0~21 (
// Equation(s):
// \MULT1|always0~21_combout  = (\MULT1|always0~15_combout  & (\MULT1|always0~18_combout  & (\MULT1|always0~20_combout  & \MULT1|always0~19_combout )))

	.dataa(\MULT1|always0~15_combout ),
	.datab(\MULT1|always0~18_combout ),
	.datac(\MULT1|always0~20_combout ),
	.datad(\MULT1|always0~19_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~21_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~21 .lut_mask = 16'h8000;
defparam \MULT1|always0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N26
cycloneive_lcell_comb \MULT1|always0~32 (
// Equation(s):
// \MULT1|always0~32_combout  = (!\MULT1|ula|Selector3~combout  & !\MULT1|ula|Selector2~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\MULT1|ula|Selector3~combout ),
	.datad(\MULT1|ula|Selector2~combout ),
	.cin(gnd),
	.combout(\MULT1|always0~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~32 .lut_mask = 16'h000F;
defparam \MULT1|always0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneive_lcell_comb \MULT1|always0~24 (
// Equation(s):
// \MULT1|always0~24_combout  = (!\MULT1|ula|Selector28~combout  & (\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (!\MULT1|ula|Selector29~combout  & !\MULT1|ula|Selector27~combout )))

	.dataa(\MULT1|ula|Selector28~combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datac(\MULT1|ula|Selector29~combout ),
	.datad(\MULT1|ula|Selector27~combout ),
	.cin(gnd),
	.combout(\MULT1|always0~24_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~24 .lut_mask = 16'h0004;
defparam \MULT1|always0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \MULT1|always0~25 (
// Equation(s):
// \MULT1|always0~25_combout  = (!\MULT1|ula|Selector24~combout  & (\MULT1|always0~24_combout  & (!\MULT1|ula|Selector26~combout  & !\MULT1|ula|Selector25~combout )))

	.dataa(\MULT1|ula|Selector24~combout ),
	.datab(\MULT1|always0~24_combout ),
	.datac(\MULT1|ula|Selector26~combout ),
	.datad(\MULT1|ula|Selector25~combout ),
	.cin(gnd),
	.combout(\MULT1|always0~25_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~25 .lut_mask = 16'h0004;
defparam \MULT1|always0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \MULT1|always0~26 (
// Equation(s):
// \MULT1|always0~26_combout  = (!\MULT1|ula|Selector22~combout  & (!\MULT1|ula|Selector21~combout  & (!\MULT1|ula|Selector23~combout  & \MULT1|always0~25_combout )))

	.dataa(\MULT1|ula|Selector22~combout ),
	.datab(\MULT1|ula|Selector21~combout ),
	.datac(\MULT1|ula|Selector23~combout ),
	.datad(\MULT1|always0~25_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~26_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~26 .lut_mask = 16'h0100;
defparam \MULT1|always0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneive_lcell_comb \MULT1|always0~27 (
// Equation(s):
// \MULT1|always0~27_combout  = (!\MULT1|ula|Selector19~combout  & (\MULT1|always0~26_combout  & (!\MULT1|ula|Selector18~combout  & !\MULT1|ula|Selector20~combout )))

	.dataa(\MULT1|ula|Selector19~combout ),
	.datab(\MULT1|always0~26_combout ),
	.datac(\MULT1|ula|Selector18~combout ),
	.datad(\MULT1|ula|Selector20~combout ),
	.cin(gnd),
	.combout(\MULT1|always0~27_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~27 .lut_mask = 16'h0004;
defparam \MULT1|always0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N22
cycloneive_lcell_comb \MULT1|always0~28 (
// Equation(s):
// \MULT1|always0~28_combout  = (!\MULT1|ula|Selector17~combout  & (!\MULT1|ula|Selector16~combout  & (!\MULT1|ula|Selector15~combout  & \MULT1|always0~27_combout )))

	.dataa(\MULT1|ula|Selector17~combout ),
	.datab(\MULT1|ula|Selector16~combout ),
	.datac(\MULT1|ula|Selector15~combout ),
	.datad(\MULT1|always0~27_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~28_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~28 .lut_mask = 16'h0100;
defparam \MULT1|always0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N10
cycloneive_lcell_comb \MULT1|always0~29 (
// Equation(s):
// \MULT1|always0~29_combout  = (!\MULT1|ula|Selector30~combout  & (!\MULT1|ula|Selector10~combout  & (\MULT1|always0~28_combout  & !\MULT1|ula|Selector9~combout )))

	.dataa(\MULT1|ula|Selector30~combout ),
	.datab(\MULT1|ula|Selector10~combout ),
	.datac(\MULT1|always0~28_combout ),
	.datad(\MULT1|ula|Selector9~combout ),
	.cin(gnd),
	.combout(\MULT1|always0~29_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~29 .lut_mask = 16'h0010;
defparam \MULT1|always0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N18
cycloneive_lcell_comb \MULT1|always0~23 (
// Equation(s):
// \MULT1|always0~23_combout  = (!\MULT1|ula|Selector11~combout  & (!\MULT1|ula|Selector14~combout  & (!\MULT1|ula|Selector13~combout  & !\MULT1|ula|Selector12~combout )))

	.dataa(\MULT1|ula|Selector11~combout ),
	.datab(\MULT1|ula|Selector14~combout ),
	.datac(\MULT1|ula|Selector13~combout ),
	.datad(\MULT1|ula|Selector12~combout ),
	.cin(gnd),
	.combout(\MULT1|always0~23_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~23 .lut_mask = 16'h0001;
defparam \MULT1|always0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N12
cycloneive_lcell_comb \MULT1|always0~30 (
// Equation(s):
// \MULT1|always0~30_combout  = (\MULT1|always0~29_combout  & (!\MULT1|ula|Selector7~combout  & (!\MULT1|ula|Selector8~combout  & \MULT1|always0~23_combout )))

	.dataa(\MULT1|always0~29_combout ),
	.datab(\MULT1|ula|Selector7~combout ),
	.datac(\MULT1|ula|Selector8~combout ),
	.datad(\MULT1|always0~23_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~30_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~30 .lut_mask = 16'h0200;
defparam \MULT1|always0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N0
cycloneive_lcell_comb \MULT1|always0~31 (
// Equation(s):
// \MULT1|always0~31_combout  = (!\MULT1|ula|Selector6~combout  & (!\MULT1|ula|Selector5~combout  & (!\MULT1|ula|Selector4~combout  & \MULT1|always0~30_combout )))

	.dataa(\MULT1|ula|Selector6~combout ),
	.datab(\MULT1|ula|Selector5~combout ),
	.datac(\MULT1|ula|Selector4~combout ),
	.datad(\MULT1|always0~30_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~31_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~31 .lut_mask = 16'h0100;
defparam \MULT1|always0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneive_lcell_comb \MULT1|always0~33 (
// Equation(s):
// \MULT1|always0~33_combout  = (\MULT1|always0~32_combout  & (!\MULT1|ula|Selector1~combout  & (!\MULT1|ula|Selector0~combout  & \MULT1|always0~31_combout )))

	.dataa(\MULT1|always0~32_combout ),
	.datab(\MULT1|ula|Selector1~combout ),
	.datac(\MULT1|ula|Selector0~combout ),
	.datad(\MULT1|always0~31_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~33_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~33 .lut_mask = 16'h0200;
defparam \MULT1|always0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N31
dffeas \MULT1|controle_multiciclo|pr_state.ST_JALR1 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_JALR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_JALR1 .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_JALR1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N30
cycloneive_lcell_comb \MULT1|always0~22 (
// Equation(s):
// \MULT1|always0~22_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_JALR1~q ) # (\MULT1|controle_multiciclo|pr_state.ST_JAL~q ))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR1~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JAL~q ),
	.cin(gnd),
	.combout(\MULT1|always0~22_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~22 .lut_mask = 16'hFFFC;
defparam \MULT1|always0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneive_lcell_comb \MULT1|always0~34 (
// Equation(s):
// \MULT1|always0~34_combout  = (\MULT1|always0~21_combout ) # ((\MULT1|always0~22_combout ) # ((\MULT1|always0~33_combout  & !\MULT1|ula|Selector31~2_combout )))

	.dataa(\MULT1|always0~21_combout ),
	.datab(\MULT1|always0~33_combout ),
	.datac(\MULT1|always0~22_combout ),
	.datad(\MULT1|ula|Selector31~2_combout ),
	.cin(gnd),
	.combout(\MULT1|always0~34_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|always0~34 .lut_mask = 16'hFAFE;
defparam \MULT1|always0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N13
dffeas \MULT1|PC[6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[6] .is_wysiwyg = "true";
defparam \MULT1|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \MULT1|wEntrada1ULA[6]~86 (
// Equation(s):
// \MULT1|wEntrada1ULA[6]~86_combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & (\MULT1|PC [6])) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|A [6])))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|PC [6]),
	.datad(\MULT1|A [6]),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[6]~86_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[6]~86 .lut_mask = 16'hF3C0;
defparam \MULT1|wEntrada1ULA[6]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N9
dffeas \MULT1|PCBack[6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|PC [6]),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PCBack [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PCBack[6] .is_wysiwyg = "true";
defparam \MULT1|PCBack[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \MULT1|wEntrada1ULA[6]~87 (
// Equation(s):
// \MULT1|wEntrada1ULA[6]~87_combout  = (\MULT1|wEntrada1ULA[0]~34_combout  & (\MULT1|wEntrada1ULA[6]~86_combout )) # (!\MULT1|wEntrada1ULA[0]~34_combout  & ((\MULT1|PCBack [6])))

	.dataa(\MULT1|wEntrada1ULA[6]~86_combout ),
	.datab(gnd),
	.datac(\MULT1|PCBack [6]),
	.datad(\MULT1|wEntrada1ULA[0]~34_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[6]~87_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[6]~87 .lut_mask = 16'hAAF0;
defparam \MULT1|wEntrada1ULA[6]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N2
cycloneive_lcell_comb \MULT1|ula|Selector25~0 (
// Equation(s):
// \MULT1|ula|Selector25~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & (\MULT1|ula|Add0~12_combout  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|ula|Add0~12_combout ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector25~0 .lut_mask = 16'h1050;
defparam \MULT1|ula|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \MULT1|ula|Selector25~1 (
// Equation(s):
// \MULT1|ula|Selector25~1_combout  = (\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Add1~12_combout  & ((\MULT1|ula|Selector30~1_combout )))) # (!\MULT1|ula|Selector30~2_combout  & (((\MULT1|ula|Selector25~0_combout ) # (!\MULT1|ula|Selector30~1_combout 
// ))))

	.dataa(\MULT1|ula|Add1~12_combout ),
	.datab(\MULT1|ula|Selector25~0_combout ),
	.datac(\MULT1|ula|Selector30~2_combout ),
	.datad(\MULT1|ula|Selector30~1_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector25~1 .lut_mask = 16'hAC0F;
defparam \MULT1|ula|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \MULT1|ula|Selector25 (
// Equation(s):
// \MULT1|ula|Selector25~combout  = (\MULT1|ula|Selector25~1_combout  & (((\MULT1|wEntrada1ULA[6]~87_combout  & \MULT1|wEntrada2ULA[6]~71_combout )) # (!\MULT1|ula|Selector30~3_combout ))) # (!\MULT1|ula|Selector25~1_combout  & 
// (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada1ULA[6]~87_combout ) # (\MULT1|wEntrada2ULA[6]~71_combout ))))

	.dataa(\MULT1|wEntrada1ULA[6]~87_combout ),
	.datab(\MULT1|ula|Selector25~1_combout ),
	.datac(\MULT1|wEntrada2ULA[6]~71_combout ),
	.datad(\MULT1|ula|Selector30~3_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector25~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector25 .lut_mask = 16'hB2CC;
defparam \MULT1|ula|Selector25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y32_N15
dffeas \MULT1|SaidaULA[6] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector25~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[6] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N6
cycloneive_lcell_comb \MULT1|wEndereco[6]~4 (
// Equation(s):
// \MULT1|wEndereco[6]~4_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [6])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [6]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [6]))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|SaidaULA [6]),
	.datac(\MULT1|PC [6]),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|wEndereco[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[6]~4 .lut_mask = 16'hD8CC;
defparam \MULT1|wEndereco[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N10
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state.ST_LWSW~0 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state.ST_LWSW~0_combout  = (!\MULT1|InstReg [6] & (\MULT1|controle_multiciclo|pr_state.ST_DECODE~q  & (!\MULT1|InstReg [4] & \MULT1|controle_multiciclo|Equal1~0_combout )))

	.dataa(\MULT1|InstReg [6]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.datac(\MULT1|InstReg [4]),
	.datad(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state.ST_LWSW~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state.ST_LWSW~0 .lut_mask = 16'h0400;
defparam \MULT1|controle_multiciclo|nx_state.ST_LWSW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N11
dffeas \MULT1|controle_multiciclo|pr_state.ST_LWSW (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|nx_state.ST_LWSW~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_LWSW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_LWSW .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_LWSW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state.ST_SW~0 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state.ST_SW~0_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LWSW~q  & (!\MULT1|InstReg [6] & (\MULT1|Equal0~5_combout  & \MULT1|controle_multiciclo|Equal1~0_combout )))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_LWSW~q ),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|Equal0~5_combout ),
	.datad(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state.ST_SW~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state.ST_SW~0 .lut_mask = 16'h2000;
defparam \MULT1|controle_multiciclo|nx_state.ST_SW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N5
dffeas \MULT1|controle_multiciclo|pr_state.ST_SW (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|nx_state.ST_SW~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_SW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_SW .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_SW .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y37_N17
dffeas \MULT1|controle_multiciclo|pr_state.ST_SW1 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|controle_multiciclo|pr_state.ST_SW~q ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_SW1 .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_SW1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N4
cycloneive_lcell_comb \MULT1|wEndereco[5]~3 (
// Equation(s):
// \MULT1|wEndereco[5]~3_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [5])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [5]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [5]))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|SaidaULA [5]),
	.datac(\MULT1|PC [5]),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|wEndereco[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[5]~3 .lut_mask = 16'hD8CC;
defparam \MULT1|wEndereco[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \MULT1|imGerador|WideOr0~3 (
// Equation(s):
// \MULT1|imGerador|WideOr0~3_combout  = (\MULT1|InstReg [1] & \MULT1|InstReg [0])

	.dataa(\MULT1|InstReg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|InstReg [0]),
	.cin(gnd),
	.combout(\MULT1|imGerador|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|imGerador|WideOr0~3 .lut_mask = 16'hAA00;
defparam \MULT1|imGerador|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \MULT1|controle_multiciclo|Equal1~1 (
// Equation(s):
// \MULT1|controle_multiciclo|Equal1~1_combout  = (!\MULT1|InstReg [3] & (!\MULT1|InstReg [6] & (\MULT1|imGerador|WideOr0~3_combout  & !\MULT1|InstReg [2])))

	.dataa(\MULT1|InstReg [3]),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|imGerador|WideOr0~3_combout ),
	.datad(\MULT1|InstReg [2]),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|Equal1~1 .lut_mask = 16'h0010;
defparam \MULT1|controle_multiciclo|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N26
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state.ST_LW~0 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state.ST_LW~0_combout  = (\MULT1|controle_multiciclo|Equal1~1_combout  & (!\MULT1|InstReg [5] & (!\MULT1|InstReg [4] & \MULT1|controle_multiciclo|pr_state.ST_LWSW~q )))

	.dataa(\MULT1|controle_multiciclo|Equal1~1_combout ),
	.datab(\MULT1|InstReg [5]),
	.datac(\MULT1|InstReg [4]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LWSW~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state.ST_LW~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state.ST_LW~0 .lut_mask = 16'h0200;
defparam \MULT1|controle_multiciclo|nx_state.ST_LW~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N27
dffeas \MULT1|controle_multiciclo|pr_state.ST_LW (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|nx_state.ST_LW~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_LW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_LW .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_LW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr0~1 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr0~1_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_LW~q  & (!\MULT1|controle_multiciclo|pr_state.ST_LW1~q  & !\MULT1|controle_multiciclo|pr_state.ST_SW~q ))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_LW~q ),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW1~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_SW~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr0~1 .lut_mask = 16'h0005;
defparam \MULT1|controle_multiciclo|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N10
cycloneive_lcell_comb \MULT1|wEndereco[4]~2 (
// Equation(s):
// \MULT1|wEndereco[4]~2_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [4])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [4]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (((\MULT1|SaidaULA [4]))))

	.dataa(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datac(\MULT1|SaidaULA [4]),
	.datad(\MULT1|PC [4]),
	.cin(gnd),
	.combout(\MULT1|wEndereco[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[4]~2 .lut_mask = 16'hF2D0;
defparam \MULT1|wEndereco[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \MULT1|Equal0~7 (
// Equation(s):
// \MULT1|Equal0~7_combout  = (\MULT1|InstReg [2] & (\MULT1|InstReg [5] & (!\MULT1|InstReg [4] & \MULT1|InstReg [6])))

	.dataa(\MULT1|InstReg [2]),
	.datab(\MULT1|InstReg [5]),
	.datac(\MULT1|InstReg [4]),
	.datad(\MULT1|InstReg [6]),
	.cin(gnd),
	.combout(\MULT1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|Equal0~7 .lut_mask = 16'h0800;
defparam \MULT1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state.ST_JAL~0 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state.ST_JAL~0_combout  = (\MULT1|InstReg [3] & (\MULT1|Equal0~7_combout  & (\MULT1|imGerador|WideOr0~3_combout  & \MULT1|controle_multiciclo|pr_state.ST_DECODE~q )))

	.dataa(\MULT1|InstReg [3]),
	.datab(\MULT1|Equal0~7_combout ),
	.datac(\MULT1|imGerador|WideOr0~3_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state.ST_JAL~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state.ST_JAL~0 .lut_mask = 16'h8000;
defparam \MULT1|controle_multiciclo|nx_state.ST_JAL~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \MULT1|controle_multiciclo|pr_state.ST_JAL (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|nx_state.ST_JAL~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_JAL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_JAL .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_JAL .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N24
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr8 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr8~combout  = (\MULT1|controle_multiciclo|pr_state.ST_JAL~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ) # (\MULT1|controle_multiciclo|pr_state.ST_JALR1~q ))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_JAL~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JALR1~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr8 .lut_mask = 16'hFFFC;
defparam \MULT1|controle_multiciclo|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N0
cycloneive_lcell_comb \MULT1|wPCNext[3]~2 (
// Equation(s):
// \MULT1|wPCNext[3]~2_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|SaidaULA [3]))) # (!\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|ula|Selector28~combout ))

	.dataa(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datab(\MULT1|ula|Selector28~combout ),
	.datac(\MULT1|SaidaULA [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|wPCNext[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[3]~2 .lut_mask = 16'hE4E4;
defparam \MULT1|wPCNext[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N1
dffeas \MULT1|PC[3] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[3] .is_wysiwyg = "true";
defparam \MULT1|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N26
cycloneive_lcell_comb \MULT1|wEndereco[3]~1 (
// Equation(s):
// \MULT1|wEndereco[3]~1_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|SaidaULA [3]))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|PC [3])))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (((\MULT1|SaidaULA [3]))))

	.dataa(\MULT1|PC [3]),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|SaidaULA [3]),
	.cin(gnd),
	.combout(\MULT1|wEndereco[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[3]~1 .lut_mask = 16'hFB08;
defparam \MULT1|wEndereco[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N6
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state.ST_ADDI~0 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state.ST_ADDI~0_combout  = (!\MULT1|InstReg [5] & (!\MULT1|InstReg [6] & (\MULT1|controle_multiciclo|nx_state.ST_RTYPE~0_combout  & \MULT1|InstReg [4])))

	.dataa(\MULT1|InstReg [5]),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|controle_multiciclo|nx_state.ST_RTYPE~0_combout ),
	.datad(\MULT1|InstReg [4]),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state.ST_ADDI~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state.ST_ADDI~0 .lut_mask = 16'h1000;
defparam \MULT1|controle_multiciclo|nx_state.ST_ADDI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N7
dffeas \MULT1|controle_multiciclo|pr_state.ST_ADDI (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|nx_state.ST_ADDI~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_ADDI .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_ADDI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \MULT1|wEntrada1ULA[0]~32 (
// Equation(s):
// \MULT1|wEntrada1ULA[0]~32_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_ADDI~q  & (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & !\MULT1|controle_multiciclo|pr_state.ST_LWSW~q ))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datac(gnd),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LWSW~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada1ULA[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada1ULA[0]~32 .lut_mask = 16'h0011;
defparam \MULT1|wEntrada1ULA[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \MULT1|Equal5~0 (
// Equation(s):
// \MULT1|Equal5~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q  & ((\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ) # (!\MULT1|wEntrada1ULA[0]~32_combout )))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datad(\MULT1|wEntrada1ULA[0]~32_combout ),
	.cin(gnd),
	.combout(\MULT1|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|Equal5~0 .lut_mask = 16'h0C0F;
defparam \MULT1|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \MULT1|wEntrada2ULA[2]~84 (
// Equation(s):
// \MULT1|wEntrada2ULA[2]~84_combout  = (\MULT1|controle_multiciclo|Equal1~0_combout  & (\MULT1|Equal0~5_combout  & (\MULT1|InstReg [9] & !\MULT1|wEntrada2ULA[4]~75_combout )))

	.dataa(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.datab(\MULT1|Equal0~5_combout ),
	.datac(\MULT1|InstReg [9]),
	.datad(\MULT1|wEntrada2ULA[4]~75_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[2]~84_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[2]~84 .lut_mask = 16'h0080;
defparam \MULT1|wEntrada2ULA[2]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \MULT1|wEntrada2ULA[2]~82 (
// Equation(s):
// \MULT1|wEntrada2ULA[2]~82_combout  = (\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ) # (((\MULT1|B [2]) # (\MULT1|controle_multiciclo|pr_state.ST_JALR~q )) # (!\MULT1|controle_multiciclo|WideOr0~0_combout ))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_ADDI~q ),
	.datab(\MULT1|controle_multiciclo|WideOr0~0_combout ),
	.datac(\MULT1|B [2]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[2]~82_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[2]~82 .lut_mask = 16'hFFFB;
defparam \MULT1|wEntrada2ULA[2]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \MULT1|wEntrada2ULA[2]~83 (
// Equation(s):
// \MULT1|wEntrada2ULA[2]~83_combout  = (\MULT1|InstReg [22] & (\MULT1|imGerador|WideOr0~3_combout  & ((\MULT1|Equal0~7_combout ) # (\MULT1|wEntrada2ULA[4]~74_combout ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|Equal0~7_combout ),
	.datac(\MULT1|imGerador|WideOr0~3_combout ),
	.datad(\MULT1|wEntrada2ULA[4]~74_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[2]~83_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[2]~83 .lut_mask = 16'hA080;
defparam \MULT1|wEntrada2ULA[2]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \MULT1|wEntrada2ULA[2]~85 (
// Equation(s):
// \MULT1|wEntrada2ULA[2]~85_combout  = (\MULT1|wEntrada2ULA[2]~82_combout  & (((\MULT1|wEntrada2ULA[2]~84_combout ) # (\MULT1|wEntrada2ULA[2]~83_combout )) # (!\MULT1|Equal5~0_combout )))

	.dataa(\MULT1|Equal5~0_combout ),
	.datab(\MULT1|wEntrada2ULA[2]~84_combout ),
	.datac(\MULT1|wEntrada2ULA[2]~82_combout ),
	.datad(\MULT1|wEntrada2ULA[2]~83_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[2]~85_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[2]~85 .lut_mask = 16'hF0D0;
defparam \MULT1|wEntrada2ULA[2]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y36_N6
cycloneive_lcell_comb \MULT1|ula|Selector29~0 (
// Equation(s):
// \MULT1|ula|Selector29~0_combout  = (\MULT1|ula|Add0~4_combout  & (!\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q  & ((!\MULT1|aluControl|WideOr0~6_combout ) # (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ))))

	.dataa(\MULT1|ula|Add0~4_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|aluControl|WideOr0~6_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector29~0 .lut_mask = 16'h020A;
defparam \MULT1|ula|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N20
cycloneive_lcell_comb \MULT1|ula|Selector29~1 (
// Equation(s):
// \MULT1|ula|Selector29~1_combout  = (\MULT1|ula|Selector30~1_combout  & ((\MULT1|ula|Selector30~2_combout  & ((\MULT1|ula|Add1~4_combout ))) # (!\MULT1|ula|Selector30~2_combout  & (\MULT1|ula|Selector29~0_combout )))) # (!\MULT1|ula|Selector30~1_combout  & 
// (((!\MULT1|ula|Selector30~2_combout ))))

	.dataa(\MULT1|ula|Selector29~0_combout ),
	.datab(\MULT1|ula|Selector30~1_combout ),
	.datac(\MULT1|ula|Add1~4_combout ),
	.datad(\MULT1|ula|Selector30~2_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector29~1 .lut_mask = 16'hC0BB;
defparam \MULT1|ula|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N26
cycloneive_lcell_comb \MULT1|ula|Selector29 (
// Equation(s):
// \MULT1|ula|Selector29~combout  = (\MULT1|ula|Selector30~3_combout  & ((\MULT1|wEntrada2ULA[2]~85_combout  & ((\MULT1|wEntrada1ULA[2]~95_combout ) # (!\MULT1|ula|Selector29~1_combout ))) # (!\MULT1|wEntrada2ULA[2]~85_combout  & 
// (\MULT1|wEntrada1ULA[2]~95_combout  & !\MULT1|ula|Selector29~1_combout )))) # (!\MULT1|ula|Selector30~3_combout  & (((\MULT1|ula|Selector29~1_combout ))))

	.dataa(\MULT1|wEntrada2ULA[2]~85_combout ),
	.datab(\MULT1|wEntrada1ULA[2]~95_combout ),
	.datac(\MULT1|ula|Selector30~3_combout ),
	.datad(\MULT1|ula|Selector29~1_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector29~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector29 .lut_mask = 16'h8FE0;
defparam \MULT1|ula|Selector29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y36_N27
dffeas \MULT1|SaidaULA[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector29~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[2] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \MULT1|wPCNext[2]~1 (
// Equation(s):
// \MULT1|wPCNext[2]~1_combout  = (\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [2])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector29~combout )))

	.dataa(gnd),
	.datab(\MULT1|SaidaULA [2]),
	.datac(\MULT1|ula|Selector29~combout ),
	.datad(\MULT1|controle_multiciclo|WideOr8~combout ),
	.cin(gnd),
	.combout(\MULT1|wPCNext[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wPCNext[2]~1 .lut_mask = 16'hCCF0;
defparam \MULT1|wPCNext[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N17
dffeas \MULT1|PC[2] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|wPCNext[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[2] .is_wysiwyg = "true";
defparam \MULT1|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N24
cycloneive_lcell_comb \MULT1|wEndereco[2]~0 (
// Equation(s):
// \MULT1|wEndereco[2]~0_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [2])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|PC [2])) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|SaidaULA [2])))))

	.dataa(\MULT1|PC [2]),
	.datab(\MULT1|SaidaULA [2]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|wEndereco[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEndereco[2]~0 .lut_mask = 16'hCACC;
defparam \MULT1|wEndereco[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \MULT1|Equal0~4 (
// Equation(s):
// \MULT1|Equal0~4_combout  = (\MULT1|InstReg [1] & (!\MULT1|InstReg [3] & \MULT1|InstReg [0]))

	.dataa(\MULT1|InstReg [1]),
	.datab(gnd),
	.datac(\MULT1|InstReg [3]),
	.datad(\MULT1|InstReg [0]),
	.cin(gnd),
	.combout(\MULT1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|Equal0~4 .lut_mask = 16'h0A00;
defparam \MULT1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \MULT1|controle_multiciclo|nx_state.ST_JALR~0 (
// Equation(s):
// \MULT1|controle_multiciclo|nx_state.ST_JALR~0_combout  = (\MULT1|Equal0~4_combout  & (\MULT1|Equal0~6_combout  & (\MULT1|Equal0~5_combout  & \MULT1|controle_multiciclo|pr_state.ST_DECODE~q )))

	.dataa(\MULT1|Equal0~4_combout ),
	.datab(\MULT1|Equal0~6_combout ),
	.datac(\MULT1|Equal0~5_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|nx_state.ST_JALR~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|nx_state.ST_JALR~0 .lut_mask = 16'h8000;
defparam \MULT1|controle_multiciclo|nx_state.ST_JALR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N29
dffeas \MULT1|controle_multiciclo|pr_state.ST_JALR (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|nx_state.ST_JALR~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_JALR .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_JALR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[0]~0 (
// Equation(s):
// \MULT1|wDadoEscritaReg[0]~0_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & (\MULT1|MemReg [0])) # (!\MULT1|controle_multiciclo|pr_state.ST_LW2~q  & ((\MULT1|PC [0])))

	.dataa(gnd),
	.datab(\MULT1|MemReg [0]),
	.datac(\MULT1|PC [0]),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[0]~0 .lut_mask = 16'hCCF0;
defparam \MULT1|wDadoEscritaReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneive_lcell_comb \MULT1|wDadoEscritaReg[0]~1 (
// Equation(s):
// \MULT1|wDadoEscritaReg[0]~1_combout  = (\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & (((\MULT1|wDadoEscritaReg[0]~0_combout )))) # (!\MULT1|controle_multiciclo|pr_state.ST_JALR~q  & ((\MULT1|controle_multiciclo|WideOr10~0_combout  & (\MULT1|SaidaULA 
// [0])) # (!\MULT1|controle_multiciclo|WideOr10~0_combout  & ((\MULT1|wDadoEscritaReg[0]~0_combout )))))

	.dataa(\MULT1|SaidaULA [0]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datac(\MULT1|wDadoEscritaReg[0]~0_combout ),
	.datad(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wDadoEscritaReg[0]~1 .lut_mask = 16'hE2F0;
defparam \MULT1|wDadoEscritaReg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y31_N17
dffeas \MULT1|bancoRegister|registers[27][0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\MULT1|wDadoEscritaReg[0]~1_combout ),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MULT1|bancoRegister|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|bancoRegister|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|bancoRegister|registers[27][0] .is_wysiwyg = "true";
defparam \MULT1|bancoRegister|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~0_combout  = (\MULT1|InstReg [23] & (((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & ((\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[19][0]~q ))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|registers[18][0]~q 
// ))))

	.dataa(\MULT1|InstReg [23]),
	.datab(\MULT1|bancoRegister|registers[18][0]~q ),
	.datac(\MULT1|bancoRegister|registers[19][0]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~0 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~1_combout  = (\MULT1|bancoRegister|Mux63~0_combout  & ((\MULT1|bancoRegister|registers[27][0]~q ) # ((!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux63~0_combout  & (((\MULT1|bancoRegister|registers[26][0]~q  & 
// \MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[27][0]~q ),
	.datab(\MULT1|bancoRegister|registers[26][0]~q ),
	.datac(\MULT1|bancoRegister|Mux63~0_combout ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~1 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~4_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|registers[17][0]~q ) # ((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (((\MULT1|bancoRegister|registers[16][0]~q  & !\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|registers[17][0]~q ),
	.datab(\MULT1|InstReg [20]),
	.datac(\MULT1|bancoRegister|registers[16][0]~q ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~4 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~5_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|Mux63~4_combout  & ((\MULT1|bancoRegister|registers[25][0]~q ))) # (!\MULT1|bancoRegister|Mux63~4_combout  & (\MULT1|bancoRegister|registers[24][0]~q )))) # 
// (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|Mux63~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[24][0]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|Mux63~4_combout ),
	.datad(\MULT1|bancoRegister|registers[25][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~5 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~2_combout  = (\MULT1|InstReg [20] & (((\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & ((\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[28][0]~q ))) # (!\MULT1|InstReg [23] & (\MULT1|bancoRegister|registers[20][0]~q 
// ))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|registers[20][0]~q ),
	.datac(\MULT1|InstReg [23]),
	.datad(\MULT1|bancoRegister|registers[28][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~2 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~3_combout  = (\MULT1|InstReg [20] & ((\MULT1|bancoRegister|Mux63~2_combout  & (\MULT1|bancoRegister|registers[29][0]~q )) # (!\MULT1|bancoRegister|Mux63~2_combout  & ((\MULT1|bancoRegister|registers[21][0]~q ))))) # 
// (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux63~2_combout ))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux63~2_combout ),
	.datac(\MULT1|bancoRegister|registers[29][0]~q ),
	.datad(\MULT1|bancoRegister|registers[21][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~3 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~6_combout  = (\MULT1|InstReg [22] & ((\MULT1|InstReg [21]) # ((\MULT1|bancoRegister|Mux63~3_combout )))) # (!\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|Mux63~5_combout )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux63~5_combout ),
	.datad(\MULT1|bancoRegister|Mux63~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~6 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~7_combout  = (\MULT1|InstReg [23] & ((\MULT1|bancoRegister|registers[30][0]~q ) # ((\MULT1|InstReg [20])))) # (!\MULT1|InstReg [23] & (((\MULT1|bancoRegister|registers[22][0]~q  & !\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|registers[30][0]~q ),
	.datab(\MULT1|InstReg [23]),
	.datac(\MULT1|bancoRegister|registers[22][0]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~7 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~8_combout  = (\MULT1|bancoRegister|Mux63~7_combout  & (((\MULT1|bancoRegister|registers[31][0]~q ) # (!\MULT1|InstReg [20])))) # (!\MULT1|bancoRegister|Mux63~7_combout  & (\MULT1|bancoRegister|registers[23][0]~q  & 
// ((\MULT1|InstReg [20]))))

	.dataa(\MULT1|bancoRegister|Mux63~7_combout ),
	.datab(\MULT1|bancoRegister|registers[23][0]~q ),
	.datac(\MULT1|bancoRegister|registers[31][0]~q ),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~8 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~9_combout  = (\MULT1|InstReg [21] & ((\MULT1|bancoRegister|Mux63~6_combout  & ((\MULT1|bancoRegister|Mux63~8_combout ))) # (!\MULT1|bancoRegister|Mux63~6_combout  & (\MULT1|bancoRegister|Mux63~1_combout )))) # (!\MULT1|InstReg 
// [21] & (((\MULT1|bancoRegister|Mux63~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux63~1_combout ),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|Mux63~6_combout ),
	.datad(\MULT1|bancoRegister|Mux63~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~9 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~10_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[10][0]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[8][0]~q 
// ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|registers[8][0]~q ),
	.datac(\MULT1|bancoRegister|registers[10][0]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~10 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~11_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux63~10_combout  & ((\MULT1|bancoRegister|registers[14][0]~q ))) # (!\MULT1|bancoRegister|Mux63~10_combout  & (\MULT1|bancoRegister|registers[12][0]~q )))) # 
// (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|Mux63~10_combout ))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|bancoRegister|Mux63~10_combout ),
	.datac(\MULT1|bancoRegister|registers[12][0]~q ),
	.datad(\MULT1|bancoRegister|registers[14][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~11 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~17_combout  = (\MULT1|InstReg [22] & (((\MULT1|InstReg [21])))) # (!\MULT1|InstReg [22] & ((\MULT1|InstReg [21] & ((\MULT1|bancoRegister|registers[11][0]~q ))) # (!\MULT1|InstReg [21] & (\MULT1|bancoRegister|registers[9][0]~q 
// ))))

	.dataa(\MULT1|bancoRegister|registers[9][0]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[11][0]~q ),
	.datad(\MULT1|InstReg [21]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~17 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~18_combout  = (\MULT1|InstReg [22] & ((\MULT1|bancoRegister|Mux63~17_combout  & (\MULT1|bancoRegister|registers[15][0]~q )) # (!\MULT1|bancoRegister|Mux63~17_combout  & ((\MULT1|bancoRegister|registers[13][0]~q ))))) # 
// (!\MULT1|InstReg [22] & (((\MULT1|bancoRegister|Mux63~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][0]~q ),
	.datab(\MULT1|InstReg [22]),
	.datac(\MULT1|bancoRegister|registers[13][0]~q ),
	.datad(\MULT1|bancoRegister|Mux63~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~14_combout  = (\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[6][0]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[2][0]~q ))))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[2][0]~q ),
	.datad(\MULT1|bancoRegister|registers[6][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~14 .lut_mask = 16'hC840;
defparam \MULT1|bancoRegister|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~15_combout  = (\MULT1|bancoRegister|Mux63~14_combout ) # ((\MULT1|InstReg [22] & (!\MULT1|InstReg [21] & \MULT1|bancoRegister|registers[4][0]~q )))

	.dataa(\MULT1|InstReg [22]),
	.datab(\MULT1|InstReg [21]),
	.datac(\MULT1|bancoRegister|registers[4][0]~q ),
	.datad(\MULT1|bancoRegister|Mux63~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~12_combout  = (\MULT1|InstReg [21] & (((\MULT1|InstReg [22])))) # (!\MULT1|InstReg [21] & ((\MULT1|InstReg [22] & ((\MULT1|bancoRegister|registers[5][0]~q ))) # (!\MULT1|InstReg [22] & (\MULT1|bancoRegister|registers[1][0]~q 
// ))))

	.dataa(\MULT1|InstReg [21]),
	.datab(\MULT1|bancoRegister|registers[1][0]~q ),
	.datac(\MULT1|InstReg [22]),
	.datad(\MULT1|bancoRegister|registers[5][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~12 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~13_combout  = (\MULT1|bancoRegister|Mux63~12_combout  & (((\MULT1|bancoRegister|registers[7][0]~q ) # (!\MULT1|InstReg [21])))) # (!\MULT1|bancoRegister|Mux63~12_combout  & (\MULT1|bancoRegister|registers[3][0]~q  & 
// (\MULT1|InstReg [21])))

	.dataa(\MULT1|bancoRegister|Mux63~12_combout ),
	.datab(\MULT1|bancoRegister|registers[3][0]~q ),
	.datac(\MULT1|InstReg [21]),
	.datad(\MULT1|bancoRegister|registers[7][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~13 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~16_combout  = (\MULT1|InstReg [20] & (((\MULT1|bancoRegister|Mux63~13_combout ) # (\MULT1|InstReg [23])))) # (!\MULT1|InstReg [20] & (\MULT1|bancoRegister|Mux63~15_combout  & ((!\MULT1|InstReg [23]))))

	.dataa(\MULT1|InstReg [20]),
	.datab(\MULT1|bancoRegister|Mux63~15_combout ),
	.datac(\MULT1|bancoRegister|Mux63~13_combout ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~16 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~19_combout  = (\MULT1|bancoRegister|Mux63~16_combout  & (((\MULT1|bancoRegister|Mux63~18_combout ) # (!\MULT1|InstReg [23])))) # (!\MULT1|bancoRegister|Mux63~16_combout  & (\MULT1|bancoRegister|Mux63~11_combout  & 
// ((\MULT1|InstReg [23]))))

	.dataa(\MULT1|bancoRegister|Mux63~11_combout ),
	.datab(\MULT1|bancoRegister|Mux63~18_combout ),
	.datac(\MULT1|bancoRegister|Mux63~16_combout ),
	.datad(\MULT1|InstReg [23]),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~19 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux63~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux63~20_combout  = (\MULT1|InstReg [24] & (\MULT1|bancoRegister|Mux63~9_combout )) # (!\MULT1|InstReg [24] & ((\MULT1|bancoRegister|Mux63~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux63~9_combout ),
	.datab(\MULT1|InstReg [24]),
	.datac(\MULT1|bancoRegister|Mux63~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux63~20 .lut_mask = 16'hB8B8;
defparam \MULT1|bancoRegister|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \MULT1|B[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|bancoRegister|Mux63~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|B[0] .is_wysiwyg = "true";
defparam \MULT1|B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \MULT1|controle_multiciclo|Selector0~2 (
// Equation(s):
// \MULT1|controle_multiciclo|Selector0~2_combout  = ((\MULT1|InstReg [6]) # (\MULT1|InstReg [4])) # (!\MULT1|controle_multiciclo|Equal1~0_combout )

	.dataa(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|InstReg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|Selector0~2 .lut_mask = 16'hFDFD;
defparam \MULT1|controle_multiciclo|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr4~0 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr4~0_combout  = (\MULT1|InstReg [6] & (((\MULT1|InstReg [4]) # (!\MULT1|InstReg [5])))) # (!\MULT1|InstReg [6] & (\MULT1|InstReg [2]))

	.dataa(\MULT1|InstReg [2]),
	.datab(\MULT1|InstReg [5]),
	.datac(\MULT1|InstReg [4]),
	.datad(\MULT1|InstReg [6]),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr4~0 .lut_mask = 16'hF3AA;
defparam \MULT1|controle_multiciclo|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \MULT1|controle_multiciclo|Selector0~0 (
// Equation(s):
// \MULT1|controle_multiciclo|Selector0~0_combout  = ((\MULT1|InstReg [3] & (!\MULT1|Equal0~7_combout )) # (!\MULT1|InstReg [3] & ((\MULT1|controle_multiciclo|WideOr4~0_combout )))) # (!\MULT1|imGerador|WideOr0~3_combout )

	.dataa(\MULT1|imGerador|WideOr0~3_combout ),
	.datab(\MULT1|Equal0~7_combout ),
	.datac(\MULT1|InstReg [3]),
	.datad(\MULT1|controle_multiciclo|WideOr4~0_combout ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|Selector0~0 .lut_mask = 16'h7F75;
defparam \MULT1|controle_multiciclo|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N2
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr3~0 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr3~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q  & (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|controle_multiciclo|WideOr10~0_combout  & !\MULT1|controle_multiciclo|pr_state.ST_JALR1~q 
// )))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datac(\MULT1|controle_multiciclo|WideOr10~0_combout ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JALR1~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr3~0 .lut_mask = 16'h0010;
defparam \MULT1|controle_multiciclo|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N18
cycloneive_lcell_comb \MULT1|controle_multiciclo|Selector0~1 (
// Equation(s):
// \MULT1|controle_multiciclo|Selector0~1_combout  = (\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ) # (((\MULT1|controle_multiciclo|Selector0~0_combout  & \MULT1|controle_multiciclo|pr_state.ST_DECODE~q )) # (!\MULT1|controle_multiciclo|WideOr3~0_combout 
// ))

	.dataa(\MULT1|controle_multiciclo|Selector0~0_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datad(\MULT1|controle_multiciclo|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|Selector0~1 .lut_mask = 16'hF8FF;
defparam \MULT1|controle_multiciclo|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N22
cycloneive_lcell_comb \MULT1|controle_multiciclo|Selector0~3 (
// Equation(s):
// \MULT1|controle_multiciclo|Selector0~3_combout  = (!\MULT1|controle_multiciclo|Selector0~1_combout  & ((!\MULT1|controle_multiciclo|pr_state.ST_LWSW~q ) # (!\MULT1|controle_multiciclo|Selector0~2_combout )))

	.dataa(\MULT1|controle_multiciclo|Selector0~2_combout ),
	.datab(\MULT1|controle_multiciclo|Selector0~1_combout ),
	.datac(gnd),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LWSW~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|Selector0~3 .lut_mask = 16'h1133;
defparam \MULT1|controle_multiciclo|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N23
dffeas \MULT1|controle_multiciclo|pr_state.ST_FETCH (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_FETCH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_FETCH .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_FETCH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N20
cycloneive_lcell_comb \MULT1|controle_multiciclo|pr_state.ST_FETCH1~0 (
// Equation(s):
// \MULT1|controle_multiciclo|pr_state.ST_FETCH1~0_combout  = !\MULT1|controle_multiciclo|pr_state.ST_FETCH~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_FETCH1~0 .lut_mask = 16'h00FF;
defparam \MULT1|controle_multiciclo|pr_state.ST_FETCH1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y36_N21
dffeas \MULT1|controle_multiciclo|pr_state.ST_FETCH1 (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|controle_multiciclo|pr_state.ST_FETCH1 .is_wysiwyg = "true";
defparam \MULT1|controle_multiciclo|pr_state.ST_FETCH1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y36_N22
cycloneive_lcell_comb \MULT1|InstReg[31]~0 (
// Equation(s):
// \MULT1|InstReg[31]~0_combout  = (!\Reset~input_o  & \MULT1|controle_multiciclo|pr_state.ST_FETCH1~q )

	.dataa(gnd),
	.datab(\Reset~input_o ),
	.datac(gnd),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.cin(gnd),
	.combout(\MULT1|InstReg[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|InstReg[31]~0 .lut_mask = 16'h3300;
defparam \MULT1|InstReg[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCFC0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hDD88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y41_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h0CAA;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .lut_mask = 16'h33CC;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h00C0;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 .lut_mask = 16'hFF20;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h0F00;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 .lut_mask = 16'hFF08;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~6 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N21
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .lut_mask = 16'hA5A5;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7_combout ),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N4
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'hF8A8;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .lut_mask = 16'hCC30;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hFFFE;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(gnd),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h00C3;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N6
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h1A4E;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h00AC;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'hCE00;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .lut_mask = 16'hFFA8;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h00CA;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N17
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h00C5;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N11
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h3202;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N1
dffeas \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datac(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hE2E2;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h5A5F;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hC3C3;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h0F00;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hA0A0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .lut_mask = 16'hF0F8;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .lut_mask = 16'hEFFF;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~11_combout ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .lut_mask = 16'h88F8;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N1
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N3
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hC30C;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X56_Y41_N5
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~19_combout ),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'hFFFE;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h4C00;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1 .lut_mask = 16'hFCF8;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(gnd),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'h3C3C;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hAC01;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hA2F0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h0A0C;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0C05;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h60AC;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h8070;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .lut_mask = 16'h0A0C;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N3
dffeas \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .is_wysiwyg = "true";
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][5]~q ),
	.datab(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q ),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout ),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .lut_mask = 16'h4F40;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 (
	.dataa(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.datab(gnd),
	.datac(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .lut_mask = 16'hAAF0;
defparam \MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datab(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datad(\MULT1|MemD|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hEA40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13 .lut_mask = 16'hFCA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hAAF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h8880;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hFFF2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hAAEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hF5F4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N28
cycloneive_lcell_comb \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0800;
defparam \MULT1|MemC|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \MULT1|controle_multiciclo|Equal1~0 (
// Equation(s):
// \MULT1|controle_multiciclo|Equal1~0_combout  = (!\MULT1|InstReg [3] & (\MULT1|InstReg [0] & (\MULT1|InstReg [1] & !\MULT1|InstReg [2])))

	.dataa(\MULT1|InstReg [3]),
	.datab(\MULT1|InstReg [0]),
	.datac(\MULT1|InstReg [1]),
	.datad(\MULT1|InstReg [2]),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|Equal1~0 .lut_mask = 16'h0040;
defparam \MULT1|controle_multiciclo|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N12
cycloneive_lcell_comb \MULT1|wEntrada2ULA[0]~27 (
// Equation(s):
// \MULT1|wEntrada2ULA[0]~27_combout  = (\MULT1|Equal0~4_combout  & (\MULT1|Equal0~5_combout  & (\MULT1|InstReg [20] & \MULT1|InstReg [2])))

	.dataa(\MULT1|Equal0~4_combout ),
	.datab(\MULT1|Equal0~5_combout ),
	.datac(\MULT1|InstReg [20]),
	.datad(\MULT1|InstReg [2]),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[0]~27 .lut_mask = 16'h8000;
defparam \MULT1|wEntrada2ULA[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \MULT1|wEntrada2ULA[0]~26 (
// Equation(s):
// \MULT1|wEntrada2ULA[0]~26_combout  = (\MULT1|InstReg [5] & (\MULT1|InstReg [7] & (!\MULT1|InstReg [4]))) # (!\MULT1|InstReg [5] & (((\MULT1|InstReg [20]))))

	.dataa(\MULT1|InstReg [7]),
	.datab(\MULT1|InstReg [4]),
	.datac(\MULT1|InstReg [5]),
	.datad(\MULT1|InstReg [20]),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[0]~26 .lut_mask = 16'h2F20;
defparam \MULT1|wEntrada2ULA[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \MULT1|wEntrada2ULA[0]~28 (
// Equation(s):
// \MULT1|wEntrada2ULA[0]~28_combout  = (\MULT1|InstReg [6] & (((\MULT1|wEntrada2ULA[0]~27_combout )))) # (!\MULT1|InstReg [6] & (\MULT1|controle_multiciclo|Equal1~0_combout  & ((\MULT1|wEntrada2ULA[0]~26_combout ))))

	.dataa(\MULT1|controle_multiciclo|Equal1~0_combout ),
	.datab(\MULT1|InstReg [6]),
	.datac(\MULT1|wEntrada2ULA[0]~27_combout ),
	.datad(\MULT1|wEntrada2ULA[0]~26_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[0]~28 .lut_mask = 16'hE2C0;
defparam \MULT1|wEntrada2ULA[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \MULT1|wEntrada2ULA[0]~29 (
// Equation(s):
// \MULT1|wEntrada2ULA[0]~29_combout  = (\MULT1|wEntrada2ULA[0]~28_combout  & ((\MULT1|Equal5~0_combout ) # ((\MULT1|B [0] & !\MULT1|wEntrada2ULA[0]~25_combout )))) # (!\MULT1|wEntrada2ULA[0]~28_combout  & (((\MULT1|B [0] & !\MULT1|wEntrada2ULA[0]~25_combout 
// ))))

	.dataa(\MULT1|wEntrada2ULA[0]~28_combout ),
	.datab(\MULT1|Equal5~0_combout ),
	.datac(\MULT1|B [0]),
	.datad(\MULT1|wEntrada2ULA[0]~25_combout ),
	.cin(gnd),
	.combout(\MULT1|wEntrada2ULA[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|wEntrada2ULA[0]~29 .lut_mask = 16'h88F8;
defparam \MULT1|wEntrada2ULA[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N0
cycloneive_lcell_comb \MULT1|ula|LessThan0~1 (
// Equation(s):
// \MULT1|ula|LessThan0~1_cout  = CARRY((!\MULT1|wEntrada1ULA[0]~35_combout  & \MULT1|wEntrada2ULA[0]~29_combout ))

	.dataa(\MULT1|wEntrada1ULA[0]~35_combout ),
	.datab(\MULT1|wEntrada2ULA[0]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\MULT1|ula|LessThan0~1_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~1 .lut_mask = 16'h0044;
defparam \MULT1|ula|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N2
cycloneive_lcell_comb \MULT1|ula|LessThan0~3 (
// Equation(s):
// \MULT1|ula|LessThan0~3_cout  = CARRY((\MULT1|wEntrada1ULA[1]~97_combout  & ((!\MULT1|ula|LessThan0~1_cout ) # (!\MULT1|wEntrada2ULA[1]~88_combout ))) # (!\MULT1|wEntrada1ULA[1]~97_combout  & (!\MULT1|wEntrada2ULA[1]~88_combout  & 
// !\MULT1|ula|LessThan0~1_cout )))

	.dataa(\MULT1|wEntrada1ULA[1]~97_combout ),
	.datab(\MULT1|wEntrada2ULA[1]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~1_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~3_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~3 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N4
cycloneive_lcell_comb \MULT1|ula|LessThan0~5 (
// Equation(s):
// \MULT1|ula|LessThan0~5_cout  = CARRY((\MULT1|wEntrada2ULA[2]~85_combout  & ((!\MULT1|ula|LessThan0~3_cout ) # (!\MULT1|wEntrada1ULA[2]~95_combout ))) # (!\MULT1|wEntrada2ULA[2]~85_combout  & (!\MULT1|wEntrada1ULA[2]~95_combout  & 
// !\MULT1|ula|LessThan0~3_cout )))

	.dataa(\MULT1|wEntrada2ULA[2]~85_combout ),
	.datab(\MULT1|wEntrada1ULA[2]~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~3_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~5_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~5 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N6
cycloneive_lcell_comb \MULT1|ula|LessThan0~7 (
// Equation(s):
// \MULT1|ula|LessThan0~7_cout  = CARRY((\MULT1|wEntrada2ULA[3]~81_combout  & (\MULT1|wEntrada1ULA[3]~93_combout  & !\MULT1|ula|LessThan0~5_cout )) # (!\MULT1|wEntrada2ULA[3]~81_combout  & ((\MULT1|wEntrada1ULA[3]~93_combout ) # (!\MULT1|ula|LessThan0~5_cout 
// ))))

	.dataa(\MULT1|wEntrada2ULA[3]~81_combout ),
	.datab(\MULT1|wEntrada1ULA[3]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~5_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~7_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~7 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N8
cycloneive_lcell_comb \MULT1|ula|LessThan0~9 (
// Equation(s):
// \MULT1|ula|LessThan0~9_cout  = CARRY((\MULT1|wEntrada1ULA[4]~91_combout  & (\MULT1|wEntrada2ULA[4]~78_combout  & !\MULT1|ula|LessThan0~7_cout )) # (!\MULT1|wEntrada1ULA[4]~91_combout  & ((\MULT1|wEntrada2ULA[4]~78_combout ) # (!\MULT1|ula|LessThan0~7_cout 
// ))))

	.dataa(\MULT1|wEntrada1ULA[4]~91_combout ),
	.datab(\MULT1|wEntrada2ULA[4]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~7_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~9_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~9 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N10
cycloneive_lcell_comb \MULT1|ula|LessThan0~11 (
// Equation(s):
// \MULT1|ula|LessThan0~11_cout  = CARRY((\MULT1|wEntrada2ULA[5]~72_combout  & (\MULT1|wEntrada1ULA[5]~89_combout  & !\MULT1|ula|LessThan0~9_cout )) # (!\MULT1|wEntrada2ULA[5]~72_combout  & ((\MULT1|wEntrada1ULA[5]~89_combout ) # 
// (!\MULT1|ula|LessThan0~9_cout ))))

	.dataa(\MULT1|wEntrada2ULA[5]~72_combout ),
	.datab(\MULT1|wEntrada1ULA[5]~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~9_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~11_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~11 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N12
cycloneive_lcell_comb \MULT1|ula|LessThan0~13 (
// Equation(s):
// \MULT1|ula|LessThan0~13_cout  = CARRY((\MULT1|wEntrada2ULA[6]~71_combout  & ((!\MULT1|ula|LessThan0~11_cout ) # (!\MULT1|wEntrada1ULA[6]~87_combout ))) # (!\MULT1|wEntrada2ULA[6]~71_combout  & (!\MULT1|wEntrada1ULA[6]~87_combout  & 
// !\MULT1|ula|LessThan0~11_cout )))

	.dataa(\MULT1|wEntrada2ULA[6]~71_combout ),
	.datab(\MULT1|wEntrada1ULA[6]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~11_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~13_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~13 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N14
cycloneive_lcell_comb \MULT1|ula|LessThan0~15 (
// Equation(s):
// \MULT1|ula|LessThan0~15_cout  = CARRY((\MULT1|wEntrada2ULA[7]~70_combout  & (\MULT1|wEntrada1ULA[7]~85_combout  & !\MULT1|ula|LessThan0~13_cout )) # (!\MULT1|wEntrada2ULA[7]~70_combout  & ((\MULT1|wEntrada1ULA[7]~85_combout ) # 
// (!\MULT1|ula|LessThan0~13_cout ))))

	.dataa(\MULT1|wEntrada2ULA[7]~70_combout ),
	.datab(\MULT1|wEntrada1ULA[7]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~13_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~15_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~15 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N16
cycloneive_lcell_comb \MULT1|ula|LessThan0~17 (
// Equation(s):
// \MULT1|ula|LessThan0~17_cout  = CARRY((\MULT1|wEntrada2ULA[8]~69_combout  & ((!\MULT1|ula|LessThan0~15_cout ) # (!\MULT1|wEntrada1ULA[8]~83_combout ))) # (!\MULT1|wEntrada2ULA[8]~69_combout  & (!\MULT1|wEntrada1ULA[8]~83_combout  & 
// !\MULT1|ula|LessThan0~15_cout )))

	.dataa(\MULT1|wEntrada2ULA[8]~69_combout ),
	.datab(\MULT1|wEntrada1ULA[8]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~15_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~17_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~17 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N18
cycloneive_lcell_comb \MULT1|ula|LessThan0~19 (
// Equation(s):
// \MULT1|ula|LessThan0~19_cout  = CARRY((\MULT1|wEntrada2ULA[9]~68_combout  & (\MULT1|wEntrada1ULA[9]~81_combout  & !\MULT1|ula|LessThan0~17_cout )) # (!\MULT1|wEntrada2ULA[9]~68_combout  & ((\MULT1|wEntrada1ULA[9]~81_combout ) # 
// (!\MULT1|ula|LessThan0~17_cout ))))

	.dataa(\MULT1|wEntrada2ULA[9]~68_combout ),
	.datab(\MULT1|wEntrada1ULA[9]~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~17_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~19_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~19 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N20
cycloneive_lcell_comb \MULT1|ula|LessThan0~21 (
// Equation(s):
// \MULT1|ula|LessThan0~21_cout  = CARRY((\MULT1|wEntrada2ULA[10]~67_combout  & ((!\MULT1|ula|LessThan0~19_cout ) # (!\MULT1|wEntrada1ULA[10]~79_combout ))) # (!\MULT1|wEntrada2ULA[10]~67_combout  & (!\MULT1|wEntrada1ULA[10]~79_combout  & 
// !\MULT1|ula|LessThan0~19_cout )))

	.dataa(\MULT1|wEntrada2ULA[10]~67_combout ),
	.datab(\MULT1|wEntrada1ULA[10]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~19_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~21_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~21 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N22
cycloneive_lcell_comb \MULT1|ula|LessThan0~23 (
// Equation(s):
// \MULT1|ula|LessThan0~23_cout  = CARRY((\MULT1|wEntrada1ULA[11]~77_combout  & ((!\MULT1|ula|LessThan0~21_cout ) # (!\MULT1|wEntrada2ULA[11]~66_combout ))) # (!\MULT1|wEntrada1ULA[11]~77_combout  & (!\MULT1|wEntrada2ULA[11]~66_combout  & 
// !\MULT1|ula|LessThan0~21_cout )))

	.dataa(\MULT1|wEntrada1ULA[11]~77_combout ),
	.datab(\MULT1|wEntrada2ULA[11]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~21_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~23_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~23 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N24
cycloneive_lcell_comb \MULT1|ula|LessThan0~25 (
// Equation(s):
// \MULT1|ula|LessThan0~25_cout  = CARRY((\MULT1|wEntrada1ULA[12]~75_combout  & (\MULT1|wEntrada2ULA [12] & !\MULT1|ula|LessThan0~23_cout )) # (!\MULT1|wEntrada1ULA[12]~75_combout  & ((\MULT1|wEntrada2ULA [12]) # (!\MULT1|ula|LessThan0~23_cout ))))

	.dataa(\MULT1|wEntrada1ULA[12]~75_combout ),
	.datab(\MULT1|wEntrada2ULA [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~23_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~25_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~25 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N26
cycloneive_lcell_comb \MULT1|ula|LessThan0~27 (
// Equation(s):
// \MULT1|ula|LessThan0~27_cout  = CARRY((\MULT1|wEntrada2ULA [13] & (\MULT1|wEntrada1ULA[13]~73_combout  & !\MULT1|ula|LessThan0~25_cout )) # (!\MULT1|wEntrada2ULA [13] & ((\MULT1|wEntrada1ULA[13]~73_combout ) # (!\MULT1|ula|LessThan0~25_cout ))))

	.dataa(\MULT1|wEntrada2ULA [13]),
	.datab(\MULT1|wEntrada1ULA[13]~73_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~25_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~27_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~27 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N28
cycloneive_lcell_comb \MULT1|ula|LessThan0~29 (
// Equation(s):
// \MULT1|ula|LessThan0~29_cout  = CARRY((\MULT1|wEntrada2ULA [14] & ((!\MULT1|ula|LessThan0~27_cout ) # (!\MULT1|wEntrada1ULA[14]~71_combout ))) # (!\MULT1|wEntrada2ULA [14] & (!\MULT1|wEntrada1ULA[14]~71_combout  & !\MULT1|ula|LessThan0~27_cout )))

	.dataa(\MULT1|wEntrada2ULA [14]),
	.datab(\MULT1|wEntrada1ULA[14]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~27_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~29_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~29 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y36_N30
cycloneive_lcell_comb \MULT1|ula|LessThan0~31 (
// Equation(s):
// \MULT1|ula|LessThan0~31_cout  = CARRY((\MULT1|wEntrada1ULA[15]~69_combout  & ((!\MULT1|ula|LessThan0~29_cout ) # (!\MULT1|wEntrada2ULA [15]))) # (!\MULT1|wEntrada1ULA[15]~69_combout  & (!\MULT1|wEntrada2ULA [15] & !\MULT1|ula|LessThan0~29_cout )))

	.dataa(\MULT1|wEntrada1ULA[15]~69_combout ),
	.datab(\MULT1|wEntrada2ULA [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~29_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~31_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~31 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N0
cycloneive_lcell_comb \MULT1|ula|LessThan0~33 (
// Equation(s):
// \MULT1|ula|LessThan0~33_cout  = CARRY((\MULT1|wEntrada2ULA [16] & ((!\MULT1|ula|LessThan0~31_cout ) # (!\MULT1|wEntrada1ULA[16]~67_combout ))) # (!\MULT1|wEntrada2ULA [16] & (!\MULT1|wEntrada1ULA[16]~67_combout  & !\MULT1|ula|LessThan0~31_cout )))

	.dataa(\MULT1|wEntrada2ULA [16]),
	.datab(\MULT1|wEntrada1ULA[16]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~31_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~33_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~33 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N2
cycloneive_lcell_comb \MULT1|ula|LessThan0~35 (
// Equation(s):
// \MULT1|ula|LessThan0~35_cout  = CARRY((\MULT1|wEntrada2ULA [17] & (\MULT1|wEntrada1ULA[17]~65_combout  & !\MULT1|ula|LessThan0~33_cout )) # (!\MULT1|wEntrada2ULA [17] & ((\MULT1|wEntrada1ULA[17]~65_combout ) # (!\MULT1|ula|LessThan0~33_cout ))))

	.dataa(\MULT1|wEntrada2ULA [17]),
	.datab(\MULT1|wEntrada1ULA[17]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~33_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~35_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~35 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N4
cycloneive_lcell_comb \MULT1|ula|LessThan0~37 (
// Equation(s):
// \MULT1|ula|LessThan0~37_cout  = CARRY((\MULT1|wEntrada1ULA[18]~63_combout  & (\MULT1|wEntrada2ULA [18] & !\MULT1|ula|LessThan0~35_cout )) # (!\MULT1|wEntrada1ULA[18]~63_combout  & ((\MULT1|wEntrada2ULA [18]) # (!\MULT1|ula|LessThan0~35_cout ))))

	.dataa(\MULT1|wEntrada1ULA[18]~63_combout ),
	.datab(\MULT1|wEntrada2ULA [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~35_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~37_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~37 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N6
cycloneive_lcell_comb \MULT1|ula|LessThan0~39 (
// Equation(s):
// \MULT1|ula|LessThan0~39_cout  = CARRY((\MULT1|wEntrada1ULA[19]~61_combout  & ((!\MULT1|ula|LessThan0~37_cout ) # (!\MULT1|wEntrada2ULA [19]))) # (!\MULT1|wEntrada1ULA[19]~61_combout  & (!\MULT1|wEntrada2ULA [19] & !\MULT1|ula|LessThan0~37_cout )))

	.dataa(\MULT1|wEntrada1ULA[19]~61_combout ),
	.datab(\MULT1|wEntrada2ULA [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~37_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~39_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~39 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N8
cycloneive_lcell_comb \MULT1|ula|LessThan0~41 (
// Equation(s):
// \MULT1|ula|LessThan0~41_cout  = CARRY((\MULT1|wEntrada2ULA[20]~43_combout  & ((!\MULT1|ula|LessThan0~39_cout ) # (!\MULT1|wEntrada1ULA[20]~59_combout ))) # (!\MULT1|wEntrada2ULA[20]~43_combout  & (!\MULT1|wEntrada1ULA[20]~59_combout  & 
// !\MULT1|ula|LessThan0~39_cout )))

	.dataa(\MULT1|wEntrada2ULA[20]~43_combout ),
	.datab(\MULT1|wEntrada1ULA[20]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~39_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~41_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~41 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N10
cycloneive_lcell_comb \MULT1|ula|LessThan0~43 (
// Equation(s):
// \MULT1|ula|LessThan0~43_cout  = CARRY((\MULT1|wEntrada2ULA[21]~42_combout  & (\MULT1|wEntrada1ULA[21]~57_combout  & !\MULT1|ula|LessThan0~41_cout )) # (!\MULT1|wEntrada2ULA[21]~42_combout  & ((\MULT1|wEntrada1ULA[21]~57_combout ) # 
// (!\MULT1|ula|LessThan0~41_cout ))))

	.dataa(\MULT1|wEntrada2ULA[21]~42_combout ),
	.datab(\MULT1|wEntrada1ULA[21]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~41_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~43_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~43 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N12
cycloneive_lcell_comb \MULT1|ula|LessThan0~45 (
// Equation(s):
// \MULT1|ula|LessThan0~45_cout  = CARRY((\MULT1|wEntrada1ULA[22]~55_combout  & (\MULT1|wEntrada2ULA[22]~41_combout  & !\MULT1|ula|LessThan0~43_cout )) # (!\MULT1|wEntrada1ULA[22]~55_combout  & ((\MULT1|wEntrada2ULA[22]~41_combout ) # 
// (!\MULT1|ula|LessThan0~43_cout ))))

	.dataa(\MULT1|wEntrada1ULA[22]~55_combout ),
	.datab(\MULT1|wEntrada2ULA[22]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~43_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~45_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~45 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N14
cycloneive_lcell_comb \MULT1|ula|LessThan0~47 (
// Equation(s):
// \MULT1|ula|LessThan0~47_cout  = CARRY((\MULT1|wEntrada1ULA[23]~53_combout  & ((!\MULT1|ula|LessThan0~45_cout ) # (!\MULT1|wEntrada2ULA[23]~40_combout ))) # (!\MULT1|wEntrada1ULA[23]~53_combout  & (!\MULT1|wEntrada2ULA[23]~40_combout  & 
// !\MULT1|ula|LessThan0~45_cout )))

	.dataa(\MULT1|wEntrada1ULA[23]~53_combout ),
	.datab(\MULT1|wEntrada2ULA[23]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~45_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~47_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~47 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N16
cycloneive_lcell_comb \MULT1|ula|LessThan0~49 (
// Equation(s):
// \MULT1|ula|LessThan0~49_cout  = CARRY((\MULT1|wEntrada2ULA[24]~39_combout  & ((!\MULT1|ula|LessThan0~47_cout ) # (!\MULT1|wEntrada1ULA[24]~51_combout ))) # (!\MULT1|wEntrada2ULA[24]~39_combout  & (!\MULT1|wEntrada1ULA[24]~51_combout  & 
// !\MULT1|ula|LessThan0~47_cout )))

	.dataa(\MULT1|wEntrada2ULA[24]~39_combout ),
	.datab(\MULT1|wEntrada1ULA[24]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~47_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~49_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~49 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N18
cycloneive_lcell_comb \MULT1|ula|LessThan0~51 (
// Equation(s):
// \MULT1|ula|LessThan0~51_cout  = CARRY((\MULT1|wEntrada2ULA[25]~37_combout  & (\MULT1|wEntrada1ULA[25]~49_combout  & !\MULT1|ula|LessThan0~49_cout )) # (!\MULT1|wEntrada2ULA[25]~37_combout  & ((\MULT1|wEntrada1ULA[25]~49_combout ) # 
// (!\MULT1|ula|LessThan0~49_cout ))))

	.dataa(\MULT1|wEntrada2ULA[25]~37_combout ),
	.datab(\MULT1|wEntrada1ULA[25]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~49_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~51_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~51 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N20
cycloneive_lcell_comb \MULT1|ula|LessThan0~53 (
// Equation(s):
// \MULT1|ula|LessThan0~53_cout  = CARRY((\MULT1|wEntrada1ULA[26]~47_combout  & (\MULT1|wEntrada2ULA[26]~36_combout  & !\MULT1|ula|LessThan0~51_cout )) # (!\MULT1|wEntrada1ULA[26]~47_combout  & ((\MULT1|wEntrada2ULA[26]~36_combout ) # 
// (!\MULT1|ula|LessThan0~51_cout ))))

	.dataa(\MULT1|wEntrada1ULA[26]~47_combout ),
	.datab(\MULT1|wEntrada2ULA[26]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~51_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~53_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~53 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N22
cycloneive_lcell_comb \MULT1|ula|LessThan0~55 (
// Equation(s):
// \MULT1|ula|LessThan0~55_cout  = CARRY((\MULT1|wEntrada2ULA[27]~35_combout  & (\MULT1|wEntrada1ULA[27]~45_combout  & !\MULT1|ula|LessThan0~53_cout )) # (!\MULT1|wEntrada2ULA[27]~35_combout  & ((\MULT1|wEntrada1ULA[27]~45_combout ) # 
// (!\MULT1|ula|LessThan0~53_cout ))))

	.dataa(\MULT1|wEntrada2ULA[27]~35_combout ),
	.datab(\MULT1|wEntrada1ULA[27]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~53_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~55_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~55 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N24
cycloneive_lcell_comb \MULT1|ula|LessThan0~57 (
// Equation(s):
// \MULT1|ula|LessThan0~57_cout  = CARRY((\MULT1|wEntrada1ULA[28]~43_combout  & (\MULT1|wEntrada2ULA[28]~34_combout  & !\MULT1|ula|LessThan0~55_cout )) # (!\MULT1|wEntrada1ULA[28]~43_combout  & ((\MULT1|wEntrada2ULA[28]~34_combout ) # 
// (!\MULT1|ula|LessThan0~55_cout ))))

	.dataa(\MULT1|wEntrada1ULA[28]~43_combout ),
	.datab(\MULT1|wEntrada2ULA[28]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~55_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~57_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~57 .lut_mask = 16'h004D;
defparam \MULT1|ula|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N26
cycloneive_lcell_comb \MULT1|ula|LessThan0~59 (
// Equation(s):
// \MULT1|ula|LessThan0~59_cout  = CARRY((\MULT1|wEntrada1ULA[29]~41_combout  & ((!\MULT1|ula|LessThan0~57_cout ) # (!\MULT1|wEntrada2ULA[29]~33_combout ))) # (!\MULT1|wEntrada1ULA[29]~41_combout  & (!\MULT1|wEntrada2ULA[29]~33_combout  & 
// !\MULT1|ula|LessThan0~57_cout )))

	.dataa(\MULT1|wEntrada1ULA[29]~41_combout ),
	.datab(\MULT1|wEntrada2ULA[29]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~57_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~59_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~59 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N28
cycloneive_lcell_comb \MULT1|ula|LessThan0~61 (
// Equation(s):
// \MULT1|ula|LessThan0~61_cout  = CARRY((\MULT1|wEntrada2ULA[30]~32_combout  & ((!\MULT1|ula|LessThan0~59_cout ) # (!\MULT1|wEntrada1ULA[30]~39_combout ))) # (!\MULT1|wEntrada2ULA[30]~32_combout  & (!\MULT1|wEntrada1ULA[30]~39_combout  & 
// !\MULT1|ula|LessThan0~59_cout )))

	.dataa(\MULT1|wEntrada2ULA[30]~32_combout ),
	.datab(\MULT1|wEntrada1ULA[30]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\MULT1|ula|LessThan0~59_cout ),
	.combout(),
	.cout(\MULT1|ula|LessThan0~61_cout ));
// synopsys translate_off
defparam \MULT1|ula|LessThan0~61 .lut_mask = 16'h002B;
defparam \MULT1|ula|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y35_N30
cycloneive_lcell_comb \MULT1|ula|LessThan0~62 (
// Equation(s):
// \MULT1|ula|LessThan0~62_combout  = (\MULT1|wEntrada2ULA[31]~31_combout  & (\MULT1|ula|LessThan0~61_cout  & \MULT1|wEntrada1ULA[31]~37_combout )) # (!\MULT1|wEntrada2ULA[31]~31_combout  & ((\MULT1|ula|LessThan0~61_cout ) # 
// (\MULT1|wEntrada1ULA[31]~37_combout )))

	.dataa(gnd),
	.datab(\MULT1|wEntrada2ULA[31]~31_combout ),
	.datac(gnd),
	.datad(\MULT1|wEntrada1ULA[31]~37_combout ),
	.cin(\MULT1|ula|LessThan0~61_cout ),
	.combout(\MULT1|ula|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|LessThan0~62 .lut_mask = 16'hF330;
defparam \MULT1|ula|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \MULT1|ula|Selector31~0 (
// Equation(s):
// \MULT1|ula|Selector31~0_combout  = (\MULT1|aluControl|Mux2~0_combout  & (((\MULT1|ula|Add1~0_combout ) # (!\MULT1|aluControl|Mux0~1_combout )))) # (!\MULT1|aluControl|Mux2~0_combout  & (\MULT1|ula|LessThan0~62_combout  & ((\MULT1|aluControl|Mux0~1_combout 
// ))))

	.dataa(\MULT1|ula|LessThan0~62_combout ),
	.datab(\MULT1|aluControl|Mux2~0_combout ),
	.datac(\MULT1|ula|Add1~0_combout ),
	.datad(\MULT1|aluControl|Mux0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector31~0 .lut_mask = 16'hE2CC;
defparam \MULT1|ula|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \MULT1|ula|Selector31~1 (
// Equation(s):
// \MULT1|ula|Selector31~1_combout  = (\MULT1|ula|Selector31~0_combout  & ((\MULT1|aluControl|Mux0~1_combout ) # ((\MULT1|wEntrada2ULA[0]~29_combout  & \MULT1|wEntrada1ULA[0]~35_combout )))) # (!\MULT1|ula|Selector31~0_combout  & 
// (!\MULT1|aluControl|Mux0~1_combout  & ((\MULT1|wEntrada2ULA[0]~29_combout ) # (\MULT1|wEntrada1ULA[0]~35_combout ))))

	.dataa(\MULT1|ula|Selector31~0_combout ),
	.datab(\MULT1|wEntrada2ULA[0]~29_combout ),
	.datac(\MULT1|wEntrada1ULA[0]~35_combout ),
	.datad(\MULT1|aluControl|Mux0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector31~1 .lut_mask = 16'hAAD4;
defparam \MULT1|ula|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \MULT1|ula|Selector31~2 (
// Equation(s):
// \MULT1|ula|Selector31~2_combout  = (\MULT1|aluControl|Mux1~0_combout  & ((\MULT1|ula|Selector31~1_combout ))) # (!\MULT1|aluControl|Mux1~0_combout  & (\MULT1|ula|Add0~0_combout ))

	.dataa(\MULT1|ula|Add0~0_combout ),
	.datab(\MULT1|aluControl|Mux1~0_combout ),
	.datac(gnd),
	.datad(\MULT1|ula|Selector31~1_combout ),
	.cin(gnd),
	.combout(\MULT1|ula|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|ula|Selector31~2 .lut_mask = 16'hEE22;
defparam \MULT1|ula|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N9
dffeas \MULT1|SaidaULA[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|ula|Selector31~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|SaidaULA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|SaidaULA[0] .is_wysiwyg = "true";
defparam \MULT1|SaidaULA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \MULT1|Equal0~8 (
// Equation(s):
// \MULT1|Equal0~8_combout  = (!\MULT1|InstReg [4] & (\MULT1|Equal0~6_combout  & (\MULT1|Equal0~4_combout  & \MULT1|InstReg [5])))

	.dataa(\MULT1|InstReg [4]),
	.datab(\MULT1|Equal0~6_combout ),
	.datac(\MULT1|Equal0~4_combout ),
	.datad(\MULT1|InstReg [5]),
	.cin(gnd),
	.combout(\MULT1|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|Equal0~8 .lut_mask = 16'h4000;
defparam \MULT1|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N16
cycloneive_lcell_comb \MULT1|PC~0 (
// Equation(s):
// \MULT1|PC~0_combout  = (!\MULT1|Equal0~8_combout  & ((\MULT1|controle_multiciclo|WideOr8~combout  & (\MULT1|SaidaULA [0])) # (!\MULT1|controle_multiciclo|WideOr8~combout  & ((\MULT1|ula|Selector31~2_combout )))))

	.dataa(\MULT1|SaidaULA [0]),
	.datab(\MULT1|ula|Selector31~2_combout ),
	.datac(\MULT1|controle_multiciclo|WideOr8~combout ),
	.datad(\MULT1|Equal0~8_combout ),
	.cin(gnd),
	.combout(\MULT1|PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|PC~0 .lut_mask = 16'h00AC;
defparam \MULT1|PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N17
dffeas \MULT1|PC[0] (
	.clk(\CLOCK~inputclkctrl_outclk ),
	.d(\MULT1|PC~0_combout ),
	.asdata(vcc),
	.clrn(!\Reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MULT1|always0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MULT1|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MULT1|PC[0] .is_wysiwyg = "true";
defparam \MULT1|PC[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \Regin[1]~input (
	.i(Regin[1]),
	.ibar(gnd),
	.o(\Regin[1]~input_o ));
// synopsys translate_off
defparam \Regin[1]~input .bus_hold = "false";
defparam \Regin[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
cycloneive_io_ibuf \Regin[0]~input (
	.i(Regin[0]),
	.ibar(gnd),
	.o(\Regin[0]~input_o ));
// synopsys translate_off
defparam \Regin[0]~input .bus_hold = "false";
defparam \Regin[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][0]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][0]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[13][0]~q ),
	.datac(\MULT1|bancoRegister|registers[12][0]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~17 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux95~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~18_combout  = (\MULT1|bancoRegister|Mux95~17_combout  & ((\MULT1|bancoRegister|registers[15][0]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux95~17_combout  & (((\Regin[1]~input_o  & 
// \MULT1|bancoRegister|registers[14][0]~q ))))

	.dataa(\MULT1|bancoRegister|Mux95~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][0]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[14][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~18 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux95~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N22
cycloneive_io_ibuf \Regin[3]~input (
	.i(Regin[3]),
	.ibar(gnd),
	.o(\Regin[3]~input_o ));
// synopsys translate_off
defparam \Regin[3]~input .bus_hold = "false";
defparam \Regin[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~10_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][0]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][0]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[8][0]~q ),
	.datac(\MULT1|bancoRegister|registers[10][0]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~10 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux95~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~11_combout  = (\MULT1|bancoRegister|Mux95~10_combout  & (((\MULT1|bancoRegister|registers[11][0]~q ) # (!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux95~10_combout  & (\MULT1|bancoRegister|registers[9][0]~q  & 
// (\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[9][0]~q ),
	.datab(\MULT1|bancoRegister|Mux95~10_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[11][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~11 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux95~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \Regin[2]~input (
	.i(Regin[2]),
	.ibar(gnd),
	.o(\Regin[2]~input_o ));
// synopsys translate_off
defparam \Regin[2]~input .bus_hold = "false";
defparam \Regin[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][0]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][0]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[1][0]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[3][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~14 .lut_mask = 16'hE040;
defparam \MULT1|bancoRegister|Mux95~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~15_combout  = (\MULT1|bancoRegister|Mux95~14_combout ) # ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[2][0]~q  & !\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[2][0]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux95~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~15 .lut_mask = 16'hFF08;
defparam \MULT1|bancoRegister|Mux95~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~12_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o ) # (\MULT1|bancoRegister|registers[5][0]~q )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][0]~q  & (!\Regin[1]~input_o )))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[4][0]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[5][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~12 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux95~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~13_combout  = (\MULT1|bancoRegister|Mux95~12_combout  & ((\MULT1|bancoRegister|registers[7][0]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux95~12_combout  & (((\Regin[1]~input_o  & 
// \MULT1|bancoRegister|registers[6][0]~q ))))

	.dataa(\MULT1|bancoRegister|Mux95~12_combout ),
	.datab(\MULT1|bancoRegister|registers[7][0]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[6][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~13 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux95~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~16_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|Mux95~13_combout )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux95~15_combout )))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux95~15_combout ),
	.datad(\MULT1|bancoRegister|Mux95~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~16 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux95~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux95~16_combout  & (\MULT1|bancoRegister|Mux95~18_combout )) # (!\MULT1|bancoRegister|Mux95~16_combout  & ((\MULT1|bancoRegister|Mux95~11_combout ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux95~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux95~18_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux95~11_combout ),
	.datad(\MULT1|bancoRegister|Mux95~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~19 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux95~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~7_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[23][0]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[19][0]~q )))))

	.dataa(\MULT1|bancoRegister|registers[23][0]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[19][0]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~7 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux95~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~8_combout  = (\MULT1|bancoRegister|Mux95~7_combout  & ((\MULT1|bancoRegister|registers[31][0]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux95~7_combout  & (((\MULT1|bancoRegister|registers[27][0]~q  & 
// \Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux95~7_combout ),
	.datab(\MULT1|bancoRegister|registers[31][0]~q ),
	.datac(\MULT1|bancoRegister|registers[27][0]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~8 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux95~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~2_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|registers[26][0]~q )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[18][0]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][0]~q ),
	.datad(\MULT1|bancoRegister|registers[18][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux95~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~3_combout  = (\MULT1|bancoRegister|Mux95~2_combout  & ((\MULT1|bancoRegister|registers[30][0]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux95~2_combout  & (((\MULT1|bancoRegister|registers[22][0]~q  & 
// \Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[30][0]~q ),
	.datab(\MULT1|bancoRegister|Mux95~2_combout ),
	.datac(\MULT1|bancoRegister|registers[22][0]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux95~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|registers[24][0]~q )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][0]~q  & (!\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[16][0]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][0]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~4 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux95~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~5_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux95~4_combout  & (\MULT1|bancoRegister|registers[28][0]~q )) # (!\MULT1|bancoRegister|Mux95~4_combout  & ((\MULT1|bancoRegister|registers[20][0]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux95~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][0]~q ),
	.datab(\MULT1|bancoRegister|registers[20][0]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux95~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~5 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux95~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~6_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux95~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux95~5_combout )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux95~3_combout ),
	.datad(\MULT1|bancoRegister|Mux95~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~6 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux95~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~0_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[21][0]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[17][0]~q  & !\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[21][0]~q ),
	.datac(\MULT1|bancoRegister|registers[17][0]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~0 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~1_combout  = (\MULT1|bancoRegister|Mux95~0_combout  & (((\MULT1|bancoRegister|registers[29][0]~q ) # (!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux95~0_combout  & (\MULT1|bancoRegister|registers[25][0]~q  & 
// ((\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux95~0_combout ),
	.datab(\MULT1|bancoRegister|registers[25][0]~q ),
	.datac(\MULT1|bancoRegister|registers[29][0]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~1 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux95~6_combout  & (\MULT1|bancoRegister|Mux95~8_combout )) # (!\MULT1|bancoRegister|Mux95~6_combout  & ((\MULT1|bancoRegister|Mux95~1_combout ))))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux95~6_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux95~8_combout ),
	.datac(\MULT1|bancoRegister|Mux95~6_combout ),
	.datad(\MULT1|bancoRegister|Mux95~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~9 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux95~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \Regin[4]~input (
	.i(Regin[4]),
	.ibar(gnd),
	.o(\Regin[4]~input_o ));
// synopsys translate_off
defparam \Regin[4]~input .bus_hold = "false";
defparam \Regin[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux95~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux95~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux95~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux95~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux95~19_combout ),
	.datab(\MULT1|bancoRegister|Mux95~9_combout ),
	.datac(\Regin[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux95~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux95~20 .lut_mask = 16'hCACA;
defparam \MULT1|bancoRegister|Mux95~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~4_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[20][1]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((!\Regin[3]~input_o  & \MULT1|bancoRegister|registers[16][1]~q ))))

	.dataa(\MULT1|bancoRegister|registers[20][1]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[16][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~4 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~5_combout  = (\MULT1|bancoRegister|Mux94~4_combout  & ((\MULT1|bancoRegister|registers[28][1]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux94~4_combout  & (((\Regin[3]~input_o  & 
// \MULT1|bancoRegister|registers[24][1]~q ))))

	.dataa(\MULT1|bancoRegister|Mux94~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][1]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~5 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux94~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~2_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[22][1]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((!\Regin[3]~input_o  & \MULT1|bancoRegister|registers[18][1]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[22][1]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[18][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~2 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux94~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~3_combout  = (\MULT1|bancoRegister|Mux94~2_combout  & (((\MULT1|bancoRegister|registers[30][1]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux94~2_combout  & (\Regin[3]~input_o  & 
// (\MULT1|bancoRegister|registers[26][1]~q )))

	.dataa(\MULT1|bancoRegister|Mux94~2_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][1]~q ),
	.datad(\MULT1|bancoRegister|registers[30][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux94~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~6_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux94~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux94~5_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux94~5_combout ),
	.datad(\MULT1|bancoRegister|Mux94~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~6 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux94~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~0_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[25][1]~q ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[17][1]~q  & !\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[25][1]~q ),
	.datab(\MULT1|bancoRegister|registers[17][1]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~0 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux94~0_combout  & (\MULT1|bancoRegister|registers[29][1]~q )) # (!\MULT1|bancoRegister|Mux94~0_combout  & ((\MULT1|bancoRegister|registers[21][1]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux94~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][1]~q ),
	.datab(\MULT1|bancoRegister|registers[21][1]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux94~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~1 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux94~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~7_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[27][1]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][1]~q ))))

	.dataa(\MULT1|bancoRegister|registers[19][1]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[27][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~7 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux94~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~8_combout  = (\MULT1|bancoRegister|Mux94~7_combout  & (((\MULT1|bancoRegister|registers[31][1]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux94~7_combout  & (\MULT1|bancoRegister|registers[23][1]~q  & 
// ((\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[23][1]~q ),
	.datab(\MULT1|bancoRegister|registers[31][1]~q ),
	.datac(\MULT1|bancoRegister|Mux94~7_combout ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~8 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux94~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~9_combout  = (\MULT1|bancoRegister|Mux94~6_combout  & (((\MULT1|bancoRegister|Mux94~8_combout ) # (!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux94~6_combout  & (\MULT1|bancoRegister|Mux94~1_combout  & ((\Regin[0]~input_o 
// ))))

	.dataa(\MULT1|bancoRegister|Mux94~6_combout ),
	.datab(\MULT1|bancoRegister|Mux94~1_combout ),
	.datac(\MULT1|bancoRegister|Mux94~8_combout ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~9 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux94~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~10_combout  = (\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[5][1]~q ) # (\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][1]~q  & ((!\Regin[1]~input_o ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[4][1]~q ),
	.datac(\MULT1|bancoRegister|registers[5][1]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux94~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux94~10_combout  & ((\MULT1|bancoRegister|registers[7][1]~q ))) # (!\MULT1|bancoRegister|Mux94~10_combout  & (\MULT1|bancoRegister|registers[6][1]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux94~10_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux94~10_combout ),
	.datac(\MULT1|bancoRegister|registers[6][1]~q ),
	.datad(\MULT1|bancoRegister|registers[7][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~11 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux94~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~17_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o ) # ((\MULT1|bancoRegister|registers[13][1]~q )))) # (!\Regin[0]~input_o  & (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[12][1]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[12][1]~q ),
	.datad(\MULT1|bancoRegister|registers[13][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~17 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux94~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux94~17_combout  & ((\MULT1|bancoRegister|registers[15][1]~q ))) # (!\MULT1|bancoRegister|Mux94~17_combout  & (\MULT1|bancoRegister|registers[14][1]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux94~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][1]~q ),
	.datab(\MULT1|bancoRegister|registers[15][1]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux94~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~18 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux94~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~12_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o ) # (\MULT1|bancoRegister|registers[10][1]~q )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][1]~q  & (!\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[8][1]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[10][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~12 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux94~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~13_combout  = (\MULT1|bancoRegister|Mux94~12_combout  & ((\MULT1|bancoRegister|registers[11][1]~q ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux94~12_combout  & (((\MULT1|bancoRegister|registers[9][1]~q  & 
// \Regin[0]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[11][1]~q ),
	.datab(\MULT1|bancoRegister|Mux94~12_combout ),
	.datac(\MULT1|bancoRegister|registers[9][1]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~13 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux94~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][1]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][1]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[3][1]~q ),
	.datad(\MULT1|bancoRegister|registers[1][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~14 .lut_mask = 16'hA280;
defparam \MULT1|bancoRegister|Mux94~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~15_combout  = (\MULT1|bancoRegister|Mux94~14_combout ) # ((!\Regin[0]~input_o  & (\Regin[1]~input_o  & \MULT1|bancoRegister|registers[2][1]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux94~14_combout ),
	.datad(\MULT1|bancoRegister|registers[2][1]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~15 .lut_mask = 16'hF4F0;
defparam \MULT1|bancoRegister|Mux94~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~16_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux94~13_combout )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux94~15_combout )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux94~13_combout ),
	.datad(\MULT1|bancoRegister|Mux94~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~16 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux94~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux94~16_combout  & ((\MULT1|bancoRegister|Mux94~18_combout ))) # (!\MULT1|bancoRegister|Mux94~16_combout  & (\MULT1|bancoRegister|Mux94~11_combout )))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux94~16_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux94~11_combout ),
	.datac(\MULT1|bancoRegister|Mux94~18_combout ),
	.datad(\MULT1|bancoRegister|Mux94~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~19 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux94~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux94~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux94~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux94~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux94~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux94~9_combout ),
	.datac(\Regin[4]~input_o ),
	.datad(\MULT1|bancoRegister|Mux94~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux94~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux94~20 .lut_mask = 16'hCFC0;
defparam \MULT1|bancoRegister|Mux94~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~4_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[24][2]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][2]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[16][2]~q ),
	.datad(\MULT1|bancoRegister|registers[24][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux93~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~5_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux93~4_combout  & (\MULT1|bancoRegister|registers[28][2]~q )) # (!\MULT1|bancoRegister|Mux93~4_combout  & ((\MULT1|bancoRegister|registers[20][2]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux93~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][2]~q ),
	.datab(\MULT1|bancoRegister|registers[20][2]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux93~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~5 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux93~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~2_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[26][2]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[18][2]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[26][2]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[18][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~2 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~3_combout  = (\MULT1|bancoRegister|Mux93~2_combout  & ((\MULT1|bancoRegister|registers[30][2]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux93~2_combout  & (((\MULT1|bancoRegister|registers[22][2]~q  & 
// \Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[30][2]~q ),
	.datab(\MULT1|bancoRegister|Mux93~2_combout ),
	.datac(\MULT1|bancoRegister|registers[22][2]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux93~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~6_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux93~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux93~5_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux93~5_combout ),
	.datad(\MULT1|bancoRegister|Mux93~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~6 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux93~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~7_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[23][2]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[19][2]~q )))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[23][2]~q ),
	.datac(\MULT1|bancoRegister|registers[19][2]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~7 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux93~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~8_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux93~7_combout  & ((\MULT1|bancoRegister|registers[31][2]~q ))) # (!\MULT1|bancoRegister|Mux93~7_combout  & (\MULT1|bancoRegister|registers[27][2]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux93~7_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[27][2]~q ),
	.datac(\MULT1|bancoRegister|registers[31][2]~q ),
	.datad(\MULT1|bancoRegister|Mux93~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~8 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux93~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~0_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[21][2]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[17][2]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][2]~q ),
	.datac(\MULT1|bancoRegister|registers[21][2]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~0 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~1_combout  = (\MULT1|bancoRegister|Mux93~0_combout  & ((\MULT1|bancoRegister|registers[29][2]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux93~0_combout  & (((\Regin[3]~input_o  & 
// \MULT1|bancoRegister|registers[25][2]~q ))))

	.dataa(\MULT1|bancoRegister|Mux93~0_combout ),
	.datab(\MULT1|bancoRegister|registers[29][2]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[25][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~1 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~9_combout  = (\MULT1|bancoRegister|Mux93~6_combout  & ((\MULT1|bancoRegister|Mux93~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux93~6_combout  & (((\Regin[0]~input_o  & \MULT1|bancoRegister|Mux93~1_combout 
// ))))

	.dataa(\MULT1|bancoRegister|Mux93~6_combout ),
	.datab(\MULT1|bancoRegister|Mux93~8_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux93~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~9 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux93~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][2]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][2]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[13][2]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[12][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~17 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux93~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux93~17_combout  & (\MULT1|bancoRegister|registers[15][2]~q )) # (!\MULT1|bancoRegister|Mux93~17_combout  & ((\MULT1|bancoRegister|registers[14][2]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux93~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][2]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[14][2]~q ),
	.datad(\MULT1|bancoRegister|Mux93~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux93~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y27_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~10_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][2]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][2]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[8][2]~q ),
	.datad(\MULT1|bancoRegister|registers[10][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~10 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux93~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~11_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux93~10_combout  & (\MULT1|bancoRegister|registers[11][2]~q )) # (!\MULT1|bancoRegister|Mux93~10_combout  & ((\MULT1|bancoRegister|registers[9][2]~q ))))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux93~10_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[11][2]~q ),
	.datac(\MULT1|bancoRegister|Mux93~10_combout ),
	.datad(\MULT1|bancoRegister|registers[9][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~11 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux93~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][2]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][2]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][2]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[1][2]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~14 .lut_mask = 16'hB800;
defparam \MULT1|bancoRegister|Mux93~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~15_combout  = (\MULT1|bancoRegister|Mux93~14_combout ) # ((!\Regin[0]~input_o  & (!\MULT1|bancoRegister|registers[2][2]~q  & \Regin[1]~input_o )))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[2][2]~q ),
	.datac(\MULT1|bancoRegister|Mux93~14_combout ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~15 .lut_mask = 16'hF1F0;
defparam \MULT1|bancoRegister|Mux93~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~12_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o ) # (\MULT1|bancoRegister|registers[5][2]~q )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][2]~q  & (!\Regin[1]~input_o )))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[4][2]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[5][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~12 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux93~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux93~12_combout  & ((\MULT1|bancoRegister|registers[7][2]~q ))) # (!\MULT1|bancoRegister|Mux93~12_combout  & (\MULT1|bancoRegister|registers[6][2]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux93~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[6][2]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux93~12_combout ),
	.datad(\MULT1|bancoRegister|registers[7][2]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~13 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux93~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~16_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o ) # (\MULT1|bancoRegister|Mux93~13_combout )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux93~15_combout  & (!\Regin[3]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux93~15_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux93~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~16 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux93~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux93~16_combout  & (\MULT1|bancoRegister|Mux93~18_combout )) # (!\MULT1|bancoRegister|Mux93~16_combout  & ((\MULT1|bancoRegister|Mux93~11_combout ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux93~16_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux93~18_combout ),
	.datac(\MULT1|bancoRegister|Mux93~11_combout ),
	.datad(\MULT1|bancoRegister|Mux93~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux93~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux93~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux93~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux93~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux93~19_combout )))

	.dataa(\Regin[4]~input_o ),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux93~9_combout ),
	.datad(\MULT1|bancoRegister|Mux93~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux93~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux93~20 .lut_mask = 16'hF5A0;
defparam \MULT1|bancoRegister|Mux93~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~12_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][3]~q ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((!\Regin[0]~input_o  & \MULT1|bancoRegister|registers[8][3]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[10][3]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[8][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~12 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux92~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux92~12_combout  & ((\MULT1|bancoRegister|registers[11][3]~q ))) # (!\MULT1|bancoRegister|Mux92~12_combout  & (\MULT1|bancoRegister|registers[9][3]~q )))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux92~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[9][3]~q ),
	.datab(\MULT1|bancoRegister|registers[11][3]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux92~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~13 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux92~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][3]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][3]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][3]~q ),
	.datab(\MULT1|bancoRegister|registers[1][3]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~14 .lut_mask = 16'hAC00;
defparam \MULT1|bancoRegister|Mux92~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~15_combout  = (\MULT1|bancoRegister|Mux92~14_combout ) # ((\Regin[1]~input_o  & (!\MULT1|bancoRegister|registers[2][3]~q  & !\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux92~14_combout ),
	.datac(\MULT1|bancoRegister|registers[2][3]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~15 .lut_mask = 16'hCCCE;
defparam \MULT1|bancoRegister|Mux92~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~16_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux92~13_combout )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux92~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux92~13_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux92~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~16 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux92~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~17_combout  = (\Regin[1]~input_o  & (\Regin[0]~input_o )) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[13][3]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][3]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[12][3]~q ),
	.datad(\MULT1|bancoRegister|registers[13][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~17 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux92~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux92~17_combout  & (\MULT1|bancoRegister|registers[15][3]~q )) # (!\MULT1|bancoRegister|Mux92~17_combout  & ((\MULT1|bancoRegister|registers[14][3]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux92~17_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[15][3]~q ),
	.datac(\MULT1|bancoRegister|Mux92~17_combout ),
	.datad(\MULT1|bancoRegister|registers[14][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~18 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux92~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~10_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][3]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((!\Regin[1]~input_o  & \MULT1|bancoRegister|registers[4][3]~q ))))

	.dataa(\MULT1|bancoRegister|registers[5][3]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[4][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~10 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux92~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux92~10_combout  & (\MULT1|bancoRegister|registers[7][3]~q )) # (!\MULT1|bancoRegister|Mux92~10_combout  & ((\MULT1|bancoRegister|registers[6][3]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux92~10_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][3]~q ),
	.datac(\MULT1|bancoRegister|Mux92~10_combout ),
	.datad(\MULT1|bancoRegister|registers[6][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~11 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux92~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~19_combout  = (\MULT1|bancoRegister|Mux92~16_combout  & (((\MULT1|bancoRegister|Mux92~18_combout )) # (!\Regin[2]~input_o ))) # (!\MULT1|bancoRegister|Mux92~16_combout  & (\Regin[2]~input_o  & 
// ((\MULT1|bancoRegister|Mux92~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux92~16_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|Mux92~18_combout ),
	.datad(\MULT1|bancoRegister|Mux92~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~19 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux92~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~7_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[27][3]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[19][3]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[27][3]~q ),
	.datad(\MULT1|bancoRegister|registers[19][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux92~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~8_combout  = (\MULT1|bancoRegister|Mux92~7_combout  & (((\MULT1|bancoRegister|registers[31][3]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux92~7_combout  & (\MULT1|bancoRegister|registers[23][3]~q  & 
// ((\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[23][3]~q ),
	.datab(\MULT1|bancoRegister|Mux92~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][3]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~8 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux92~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[20][3]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[16][3]~q )))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[20][3]~q ),
	.datac(\MULT1|bancoRegister|registers[16][3]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~4 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux92~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux92~4_combout  & (\MULT1|bancoRegister|registers[28][3]~q )) # (!\MULT1|bancoRegister|Mux92~4_combout  & ((\MULT1|bancoRegister|registers[24][3]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux92~4_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[28][3]~q ),
	.datac(\MULT1|bancoRegister|Mux92~4_combout ),
	.datad(\MULT1|bancoRegister|registers[24][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~5 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux92~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~2_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[22][3]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[18][3]~q )))))

	.dataa(\MULT1|bancoRegister|registers[22][3]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[18][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~2 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux92~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~3_combout  = (\MULT1|bancoRegister|Mux92~2_combout  & ((\MULT1|bancoRegister|registers[30][3]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux92~2_combout  & (((\MULT1|bancoRegister|registers[26][3]~q  & 
// \Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux92~2_combout ),
	.datab(\MULT1|bancoRegister|registers[30][3]~q ),
	.datac(\MULT1|bancoRegister|registers[26][3]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~3 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux92~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~6_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux92~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux92~5_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux92~5_combout ),
	.datad(\MULT1|bancoRegister|Mux92~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~6 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux92~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~0_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[25][3]~q ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((!\Regin[2]~input_o  & \MULT1|bancoRegister|registers[17][3]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[25][3]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[17][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~0 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux92~0_combout  & (\MULT1|bancoRegister|registers[29][3]~q )) # (!\MULT1|bancoRegister|Mux92~0_combout  & ((\MULT1|bancoRegister|registers[21][3]~q ))))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux92~0_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux92~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][3]~q ),
	.datad(\MULT1|bancoRegister|registers[21][3]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux92~6_combout  & (\MULT1|bancoRegister|Mux92~8_combout )) # (!\MULT1|bancoRegister|Mux92~6_combout  & ((\MULT1|bancoRegister|Mux92~1_combout ))))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux92~6_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux92~8_combout ),
	.datac(\MULT1|bancoRegister|Mux92~6_combout ),
	.datad(\MULT1|bancoRegister|Mux92~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~9 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux92~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux92~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux92~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux92~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux92~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux92~19_combout ),
	.datab(\Regin[4]~input_o ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux92~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux92~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux92~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux92~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~10_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[10][4]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[8][4]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[10][4]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[8][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~10 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux91~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~11_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux91~10_combout  & ((\MULT1|bancoRegister|registers[11][4]~q ))) # (!\MULT1|bancoRegister|Mux91~10_combout  & (\MULT1|bancoRegister|registers[9][4]~q )))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux91~10_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[9][4]~q ),
	.datac(\MULT1|bancoRegister|registers[11][4]~q ),
	.datad(\MULT1|bancoRegister|Mux91~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~11 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux91~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~12_combout  = (\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[5][4]~q ) # (\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][4]~q  & ((!\Regin[1]~input_o ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[4][4]~q ),
	.datac(\MULT1|bancoRegister|registers[5][4]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~12 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux91~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux91~12_combout  & ((\MULT1|bancoRegister|registers[7][4]~q ))) # (!\MULT1|bancoRegister|Mux91~12_combout  & (\MULT1|bancoRegister|registers[6][4]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux91~12_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[6][4]~q ),
	.datac(\MULT1|bancoRegister|registers[7][4]~q ),
	.datad(\MULT1|bancoRegister|Mux91~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~13 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux91~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][4]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][4]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][4]~q ),
	.datab(\MULT1|bancoRegister|registers[1][4]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~14 .lut_mask = 16'hA0C0;
defparam \MULT1|bancoRegister|Mux91~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~15_combout  = (\MULT1|bancoRegister|Mux91~14_combout ) # ((\Regin[1]~input_o  & (!\MULT1|bancoRegister|registers[2][4]~q  & !\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[2][4]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux91~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~15 .lut_mask = 16'hFF02;
defparam \MULT1|bancoRegister|Mux91~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~16_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux91~13_combout ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux91~15_combout  & !\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux91~13_combout ),
	.datab(\MULT1|bancoRegister|Mux91~15_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~16 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux91~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~17_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o ) # ((\MULT1|bancoRegister|registers[13][4]~q )))) # (!\Regin[0]~input_o  & (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[12][4]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[13][4]~q ),
	.datad(\MULT1|bancoRegister|registers[12][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~17 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux91~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux91~17_combout  & ((\MULT1|bancoRegister|registers[15][4]~q ))) # (!\MULT1|bancoRegister|Mux91~17_combout  & (\MULT1|bancoRegister|registers[14][4]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux91~17_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[14][4]~q ),
	.datac(\MULT1|bancoRegister|registers[15][4]~q ),
	.datad(\MULT1|bancoRegister|Mux91~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~18 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux91~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux91~16_combout  & ((\MULT1|bancoRegister|Mux91~18_combout ))) # (!\MULT1|bancoRegister|Mux91~16_combout  & (\MULT1|bancoRegister|Mux91~11_combout )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux91~16_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux91~11_combout ),
	.datac(\MULT1|bancoRegister|Mux91~16_combout ),
	.datad(\MULT1|bancoRegister|Mux91~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~19 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux91~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|registers[24][4]~q )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][4]~q  & (!\Regin[2]~input_o )))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[16][4]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~4 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux91~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~5_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux91~4_combout  & (\MULT1|bancoRegister|registers[28][4]~q )) # (!\MULT1|bancoRegister|Mux91~4_combout  & ((\MULT1|bancoRegister|registers[20][4]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux91~4_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[28][4]~q ),
	.datac(\MULT1|bancoRegister|Mux91~4_combout ),
	.datad(\MULT1|bancoRegister|registers[20][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~5 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux91~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~2_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[26][4]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[18][4]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][4]~q ),
	.datad(\MULT1|bancoRegister|registers[18][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux91~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~3_combout  = (\MULT1|bancoRegister|Mux91~2_combout  & ((\MULT1|bancoRegister|registers[30][4]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux91~2_combout  & (((\MULT1|bancoRegister|registers[22][4]~q  & 
// \Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux91~2_combout ),
	.datab(\MULT1|bancoRegister|registers[30][4]~q ),
	.datac(\MULT1|bancoRegister|registers[22][4]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~3 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux91~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~6_combout  = (\Regin[1]~input_o  & ((\Regin[0]~input_o ) # ((\MULT1|bancoRegister|Mux91~3_combout )))) # (!\Regin[1]~input_o  & (!\Regin[0]~input_o  & (\MULT1|bancoRegister|Mux91~5_combout )))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux91~5_combout ),
	.datad(\MULT1|bancoRegister|Mux91~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~6 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux91~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~0_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[21][4]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[17][4]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[17][4]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[21][4]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~0 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~1_combout  = (\MULT1|bancoRegister|Mux91~0_combout  & (((\MULT1|bancoRegister|registers[29][4]~q ) # (!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux91~0_combout  & (\MULT1|bancoRegister|registers[25][4]~q  & 
// (\Regin[3]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux91~0_combout ),
	.datab(\MULT1|bancoRegister|registers[25][4]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[29][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~1 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux91~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~7_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[23][4]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[19][4]~q )))))

	.dataa(\MULT1|bancoRegister|registers[23][4]~q ),
	.datab(\MULT1|bancoRegister|registers[19][4]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~7 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux91~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~8_combout  = (\MULT1|bancoRegister|Mux91~7_combout  & (((\MULT1|bancoRegister|registers[31][4]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux91~7_combout  & (\Regin[3]~input_o  & 
// ((\MULT1|bancoRegister|registers[27][4]~q ))))

	.dataa(\MULT1|bancoRegister|Mux91~7_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[31][4]~q ),
	.datad(\MULT1|bancoRegister|registers[27][4]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~8 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux91~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~9_combout  = (\MULT1|bancoRegister|Mux91~6_combout  & (((\MULT1|bancoRegister|Mux91~8_combout )) # (!\Regin[0]~input_o ))) # (!\MULT1|bancoRegister|Mux91~6_combout  & (\Regin[0]~input_o  & (\MULT1|bancoRegister|Mux91~1_combout 
// )))

	.dataa(\MULT1|bancoRegister|Mux91~6_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux91~1_combout ),
	.datad(\MULT1|bancoRegister|Mux91~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~9 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux91~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux91~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux91~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux91~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux91~19_combout ))

	.dataa(gnd),
	.datab(\Regin[4]~input_o ),
	.datac(\MULT1|bancoRegister|Mux91~19_combout ),
	.datad(\MULT1|bancoRegister|Mux91~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux91~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux91~20 .lut_mask = 16'hFC30;
defparam \MULT1|bancoRegister|Mux91~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~17_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[13][5]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((!\Regin[1]~input_o  & \MULT1|bancoRegister|registers[12][5]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[13][5]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[12][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~17 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux90~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux90~17_combout  & ((\MULT1|bancoRegister|registers[15][5]~q ))) # (!\MULT1|bancoRegister|Mux90~17_combout  & (\MULT1|bancoRegister|registers[14][5]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux90~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][5]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux90~17_combout ),
	.datad(\MULT1|bancoRegister|registers[15][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~18 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux90~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~12_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[10][5]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[8][5]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[10][5]~q ),
	.datad(\MULT1|bancoRegister|registers[8][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~12 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux90~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux90~12_combout  & ((\MULT1|bancoRegister|registers[11][5]~q ))) # (!\MULT1|bancoRegister|Mux90~12_combout  & (\MULT1|bancoRegister|registers[9][5]~q )))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux90~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[9][5]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux90~12_combout ),
	.datad(\MULT1|bancoRegister|registers[11][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~13 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux90~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][5]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][5]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][5]~q ),
	.datab(\MULT1|bancoRegister|registers[1][5]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~14 .lut_mask = 16'hA0C0;
defparam \MULT1|bancoRegister|Mux90~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~15_combout  = (\MULT1|bancoRegister|Mux90~14_combout ) # ((\Regin[1]~input_o  & (!\Regin[0]~input_o  & !\MULT1|bancoRegister|registers[2][5]~q )))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[2][5]~q ),
	.datad(\MULT1|bancoRegister|Mux90~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~15 .lut_mask = 16'hFF02;
defparam \MULT1|bancoRegister|Mux90~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~16_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux90~13_combout ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((!\Regin[2]~input_o  & \MULT1|bancoRegister|Mux90~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux90~13_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux90~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~16 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux90~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~10_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[5][5]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[4][5]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[5][5]~q ),
	.datac(\MULT1|bancoRegister|registers[4][5]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~10 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux90~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux90~10_combout  & ((\MULT1|bancoRegister|registers[7][5]~q ))) # (!\MULT1|bancoRegister|Mux90~10_combout  & (\MULT1|bancoRegister|registers[6][5]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux90~10_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[6][5]~q ),
	.datac(\MULT1|bancoRegister|Mux90~10_combout ),
	.datad(\MULT1|bancoRegister|registers[7][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~11 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux90~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux90~16_combout  & (\MULT1|bancoRegister|Mux90~18_combout )) # (!\MULT1|bancoRegister|Mux90~16_combout  & ((\MULT1|bancoRegister|Mux90~11_combout ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux90~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux90~18_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|Mux90~16_combout ),
	.datad(\MULT1|bancoRegister|Mux90~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~19 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux90~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~2_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[22][5]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((!\Regin[3]~input_o  & \MULT1|bancoRegister|registers[18][5]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[22][5]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[18][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~2 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~3_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux90~2_combout  & (\MULT1|bancoRegister|registers[30][5]~q )) # (!\MULT1|bancoRegister|Mux90~2_combout  & ((\MULT1|bancoRegister|registers[26][5]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux90~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][5]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][5]~q ),
	.datad(\MULT1|bancoRegister|Mux90~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux90~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~4_combout  = (\Regin[3]~input_o  & (\Regin[2]~input_o )) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[20][5]~q ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[16][5]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[16][5]~q ),
	.datad(\MULT1|bancoRegister|registers[20][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~4 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux90~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux90~4_combout  & (\MULT1|bancoRegister|registers[28][5]~q )) # (!\MULT1|bancoRegister|Mux90~4_combout  & ((\MULT1|bancoRegister|registers[24][5]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux90~4_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[28][5]~q ),
	.datac(\MULT1|bancoRegister|Mux90~4_combout ),
	.datad(\MULT1|bancoRegister|registers[24][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~5 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux90~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~6_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux90~3_combout ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux90~5_combout  & !\Regin[0]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux90~3_combout ),
	.datab(\MULT1|bancoRegister|Mux90~5_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~6 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux90~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~7_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|registers[27][5]~q )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][5]~q  & (!\Regin[2]~input_o )))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[19][5]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[27][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~7 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux90~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~8_combout  = (\MULT1|bancoRegister|Mux90~7_combout  & ((\MULT1|bancoRegister|registers[31][5]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux90~7_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[23][5]~q ))))

	.dataa(\MULT1|bancoRegister|Mux90~7_combout ),
	.datab(\MULT1|bancoRegister|registers[31][5]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[23][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~8 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux90~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~0_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|registers[25][5]~q )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[17][5]~q  & (!\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[17][5]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[25][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~0 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~1_combout  = (\MULT1|bancoRegister|Mux90~0_combout  & ((\MULT1|bancoRegister|registers[29][5]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux90~0_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[21][5]~q ))))

	.dataa(\MULT1|bancoRegister|Mux90~0_combout ),
	.datab(\MULT1|bancoRegister|registers[29][5]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[21][5]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~1 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~9_combout  = (\MULT1|bancoRegister|Mux90~6_combout  & ((\MULT1|bancoRegister|Mux90~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux90~6_combout  & (((\Regin[0]~input_o  & \MULT1|bancoRegister|Mux90~1_combout 
// ))))

	.dataa(\MULT1|bancoRegister|Mux90~6_combout ),
	.datab(\MULT1|bancoRegister|Mux90~8_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux90~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~9 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux90~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux90~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux90~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux90~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux90~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux90~19_combout ),
	.datac(\MULT1|bancoRegister|Mux90~9_combout ),
	.datad(\Regin[4]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux90~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux90~20 .lut_mask = 16'hF0CC;
defparam \MULT1|bancoRegister|Mux90~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~10_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[10][6]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[8][6]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[10][6]~q ),
	.datad(\MULT1|bancoRegister|registers[8][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~10 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux89~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~11_combout  = (\MULT1|bancoRegister|Mux89~10_combout  & (((\MULT1|bancoRegister|registers[11][6]~q ) # (!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux89~10_combout  & (\MULT1|bancoRegister|registers[9][6]~q  & 
// (\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux89~10_combout ),
	.datab(\MULT1|bancoRegister|registers[9][6]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[11][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~11 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux89~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~12_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][6]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((!\Regin[1]~input_o  & \MULT1|bancoRegister|registers[4][6]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[5][6]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[4][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~12 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux89~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux89~12_combout  & ((\MULT1|bancoRegister|registers[7][6]~q ))) # (!\MULT1|bancoRegister|Mux89~12_combout  & (\MULT1|bancoRegister|registers[6][6]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux89~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[6][6]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[7][6]~q ),
	.datad(\MULT1|bancoRegister|Mux89~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~13 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux89~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][6]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][6]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[3][6]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[1][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~14 .lut_mask = 16'hD080;
defparam \MULT1|bancoRegister|Mux89~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~15_combout  = (\MULT1|bancoRegister|Mux89~14_combout ) # ((\Regin[1]~input_o  & (!\Regin[0]~input_o  & !\MULT1|bancoRegister|registers[2][6]~q )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux89~14_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[2][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~15 .lut_mask = 16'hCCCE;
defparam \MULT1|bancoRegister|Mux89~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~16_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux89~13_combout ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux89~15_combout  & !\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux89~13_combout ),
	.datac(\MULT1|bancoRegister|Mux89~15_combout ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~16 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux89~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~17_combout  = (\Regin[1]~input_o  & (\Regin[0]~input_o )) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][6]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][6]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[13][6]~q ),
	.datad(\MULT1|bancoRegister|registers[12][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux89~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux89~17_combout  & (\MULT1|bancoRegister|registers[15][6]~q )) # (!\MULT1|bancoRegister|Mux89~17_combout  & ((\MULT1|bancoRegister|registers[14][6]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux89~17_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[15][6]~q ),
	.datac(\MULT1|bancoRegister|Mux89~17_combout ),
	.datad(\MULT1|bancoRegister|registers[14][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~18 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux89~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux89~16_combout  & ((\MULT1|bancoRegister|Mux89~18_combout ))) # (!\MULT1|bancoRegister|Mux89~16_combout  & (\MULT1|bancoRegister|Mux89~11_combout )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux89~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux89~11_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux89~16_combout ),
	.datad(\MULT1|bancoRegister|Mux89~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~19 .lut_mask = 16'hF838;
defparam \MULT1|bancoRegister|Mux89~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~7_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[23][6]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][6]~q )))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[19][6]~q ),
	.datad(\MULT1|bancoRegister|registers[23][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~7 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux89~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~8_combout  = (\MULT1|bancoRegister|Mux89~7_combout  & ((\MULT1|bancoRegister|registers[31][6]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux89~7_combout  & (((\Regin[3]~input_o  & 
// \MULT1|bancoRegister|registers[27][6]~q ))))

	.dataa(\MULT1|bancoRegister|registers[31][6]~q ),
	.datab(\MULT1|bancoRegister|Mux89~7_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[27][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~8 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux89~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~2_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[26][6]~q ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((!\Regin[2]~input_o  & \MULT1|bancoRegister|registers[18][6]~q ))))

	.dataa(\MULT1|bancoRegister|registers[26][6]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[18][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~2 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux89~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~3_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux89~2_combout  & (\MULT1|bancoRegister|registers[30][6]~q )) # (!\MULT1|bancoRegister|Mux89~2_combout  & ((\MULT1|bancoRegister|registers[22][6]~q ))))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux89~2_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux89~2_combout ),
	.datac(\MULT1|bancoRegister|registers[30][6]~q ),
	.datad(\MULT1|bancoRegister|registers[22][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~3 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux89~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~4_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|registers[24][6]~q )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[16][6]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[24][6]~q ),
	.datad(\MULT1|bancoRegister|registers[16][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~4 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux89~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~5_combout  = (\MULT1|bancoRegister|Mux89~4_combout  & ((\MULT1|bancoRegister|registers[28][6]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux89~4_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[20][6]~q ))))

	.dataa(\MULT1|bancoRegister|Mux89~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][6]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[20][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~5 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux89~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux89~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux89~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux89~3_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux89~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~6 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux89~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~0_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[21][6]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[17][6]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][6]~q ),
	.datac(\MULT1|bancoRegister|registers[21][6]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~0 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~1_combout  = (\MULT1|bancoRegister|Mux89~0_combout  & ((\MULT1|bancoRegister|registers[29][6]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux89~0_combout  & (((\Regin[3]~input_o  & 
// \MULT1|bancoRegister|registers[25][6]~q ))))

	.dataa(\MULT1|bancoRegister|Mux89~0_combout ),
	.datab(\MULT1|bancoRegister|registers[29][6]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[25][6]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~1 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~9_combout  = (\MULT1|bancoRegister|Mux89~6_combout  & ((\MULT1|bancoRegister|Mux89~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux89~6_combout  & (((\Regin[0]~input_o  & \MULT1|bancoRegister|Mux89~1_combout 
// ))))

	.dataa(\MULT1|bancoRegister|Mux89~8_combout ),
	.datab(\MULT1|bancoRegister|Mux89~6_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux89~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~9 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux89~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux89~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux89~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux89~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux89~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux89~19_combout ),
	.datab(\Regin[4]~input_o ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux89~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux89~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux89~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux89~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~7_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[27][7]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][7]~q ))))

	.dataa(\MULT1|bancoRegister|registers[19][7]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[27][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~7 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux88~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~8_combout  = (\MULT1|bancoRegister|Mux88~7_combout  & ((\MULT1|bancoRegister|registers[31][7]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux88~7_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[23][7]~q ))))

	.dataa(\MULT1|bancoRegister|Mux88~7_combout ),
	.datab(\MULT1|bancoRegister|registers[31][7]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[23][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~8 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux88~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~2_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o ) # (\MULT1|bancoRegister|registers[22][7]~q )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[18][7]~q  & (!\Regin[3]~input_o )))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][7]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[22][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~2 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~3_combout  = (\MULT1|bancoRegister|Mux88~2_combout  & (((\MULT1|bancoRegister|registers[30][7]~q ) # (!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux88~2_combout  & (\MULT1|bancoRegister|registers[26][7]~q  & 
// ((\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux88~2_combout ),
	.datab(\MULT1|bancoRegister|registers[26][7]~q ),
	.datac(\MULT1|bancoRegister|registers[30][7]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~3 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux88~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[20][7]~q ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[16][7]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[16][7]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[20][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~4 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux88~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux88~4_combout  & (\MULT1|bancoRegister|registers[28][7]~q )) # (!\MULT1|bancoRegister|Mux88~4_combout  & ((\MULT1|bancoRegister|registers[24][7]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux88~4_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[28][7]~q ),
	.datac(\MULT1|bancoRegister|registers[24][7]~q ),
	.datad(\MULT1|bancoRegister|Mux88~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux88~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~6_combout  = (\Regin[1]~input_o  & ((\Regin[0]~input_o ) # ((\MULT1|bancoRegister|Mux88~3_combout )))) # (!\Regin[1]~input_o  & (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux88~5_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux88~3_combout ),
	.datad(\MULT1|bancoRegister|Mux88~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~6 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux88~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~0_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[25][7]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[17][7]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[25][7]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[17][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~0 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux88~0_combout  & (\MULT1|bancoRegister|registers[29][7]~q )) # (!\MULT1|bancoRegister|Mux88~0_combout  & ((\MULT1|bancoRegister|registers[21][7]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux88~0_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[29][7]~q ),
	.datac(\MULT1|bancoRegister|Mux88~0_combout ),
	.datad(\MULT1|bancoRegister|registers[21][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~1 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux88~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~9_combout  = (\MULT1|bancoRegister|Mux88~6_combout  & ((\MULT1|bancoRegister|Mux88~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux88~6_combout  & (((\Regin[0]~input_o  & \MULT1|bancoRegister|Mux88~1_combout 
// ))))

	.dataa(\MULT1|bancoRegister|Mux88~8_combout ),
	.datab(\MULT1|bancoRegister|Mux88~6_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux88~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~9 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux88~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~17_combout  = (\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[13][7]~q ) # (\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][7]~q  & ((!\Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[12][7]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[13][7]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~17 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux88~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~18_combout  = (\MULT1|bancoRegister|Mux88~17_combout  & ((\MULT1|bancoRegister|registers[15][7]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux88~17_combout  & (((\Regin[1]~input_o  & 
// \MULT1|bancoRegister|registers[14][7]~q ))))

	.dataa(\MULT1|bancoRegister|registers[15][7]~q ),
	.datab(\MULT1|bancoRegister|Mux88~17_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[14][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~18 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux88~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][7]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][7]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][7]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[1][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~14 .lut_mask = 16'h8C80;
defparam \MULT1|bancoRegister|Mux88~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~15_combout  = (\MULT1|bancoRegister|Mux88~14_combout ) # ((!\Regin[0]~input_o  & (\Regin[1]~input_o  & !\MULT1|bancoRegister|registers[2][7]~q )))

	.dataa(\MULT1|bancoRegister|Mux88~14_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[2][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~15 .lut_mask = 16'hAABA;
defparam \MULT1|bancoRegister|Mux88~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~12_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[10][7]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[8][7]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[10][7]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[8][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~12 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux88~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~13_combout  = (\MULT1|bancoRegister|Mux88~12_combout  & ((\MULT1|bancoRegister|registers[11][7]~q ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux88~12_combout  & (((\Regin[0]~input_o  & 
// \MULT1|bancoRegister|registers[9][7]~q ))))

	.dataa(\MULT1|bancoRegister|registers[11][7]~q ),
	.datab(\MULT1|bancoRegister|Mux88~12_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[9][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~13 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux88~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~16_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|Mux88~13_combout )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux88~15_combout )))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|Mux88~15_combout ),
	.datad(\MULT1|bancoRegister|Mux88~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~16 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux88~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~10_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][7]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((!\Regin[1]~input_o  & \MULT1|bancoRegister|registers[4][7]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[5][7]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[4][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~10 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux88~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux88~10_combout  & (\MULT1|bancoRegister|registers[7][7]~q )) # (!\MULT1|bancoRegister|Mux88~10_combout  & ((\MULT1|bancoRegister|registers[6][7]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux88~10_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][7]~q ),
	.datac(\MULT1|bancoRegister|Mux88~10_combout ),
	.datad(\MULT1|bancoRegister|registers[6][7]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~11 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux88~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux88~16_combout  & (\MULT1|bancoRegister|Mux88~18_combout )) # (!\MULT1|bancoRegister|Mux88~16_combout  & ((\MULT1|bancoRegister|Mux88~11_combout ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux88~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux88~18_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|Mux88~16_combout ),
	.datad(\MULT1|bancoRegister|Mux88~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~19 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux88~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux88~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux88~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux88~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux88~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux88~9_combout ),
	.datab(gnd),
	.datac(\Regin[4]~input_o ),
	.datad(\MULT1|bancoRegister|Mux88~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux88~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux88~20 .lut_mask = 16'hAFA0;
defparam \MULT1|bancoRegister|Mux88~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~0_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[21][8]~q ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[17][8]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][8]~q ),
	.datac(\MULT1|bancoRegister|registers[21][8]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~0 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~1_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux87~0_combout  & (\MULT1|bancoRegister|registers[29][8]~q )) # (!\MULT1|bancoRegister|Mux87~0_combout  & ((\MULT1|bancoRegister|registers[25][8]~q ))))) # 
// (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux87~0_combout ))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux87~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][8]~q ),
	.datad(\MULT1|bancoRegister|registers[25][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux87~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|registers[24][8]~q )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][8]~q  & (!\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[16][8]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~4 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux87~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~5_combout  = (\MULT1|bancoRegister|Mux87~4_combout  & ((\MULT1|bancoRegister|registers[28][8]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux87~4_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[20][8]~q ))))

	.dataa(\MULT1|bancoRegister|Mux87~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][8]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[20][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~5 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux87~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~2_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[26][8]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[18][8]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][8]~q ),
	.datad(\MULT1|bancoRegister|registers[18][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux87~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~3_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux87~2_combout  & (\MULT1|bancoRegister|registers[30][8]~q )) # (!\MULT1|bancoRegister|Mux87~2_combout  & ((\MULT1|bancoRegister|registers[22][8]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux87~2_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[30][8]~q ),
	.datac(\MULT1|bancoRegister|registers[22][8]~q ),
	.datad(\MULT1|bancoRegister|Mux87~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~3 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux87~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~6_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o ) # (\MULT1|bancoRegister|Mux87~3_combout )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux87~5_combout  & (!\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux87~5_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux87~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~6 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux87~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~7_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[23][8]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[19][8]~q  & !\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[23][8]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[19][8]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~7 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux87~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~8_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux87~7_combout  & ((\MULT1|bancoRegister|registers[31][8]~q ))) # (!\MULT1|bancoRegister|Mux87~7_combout  & (\MULT1|bancoRegister|registers[27][8]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux87~7_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[27][8]~q ),
	.datac(\MULT1|bancoRegister|Mux87~7_combout ),
	.datad(\MULT1|bancoRegister|registers[31][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~8 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux87~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux87~6_combout  & ((\MULT1|bancoRegister|Mux87~8_combout ))) # (!\MULT1|bancoRegister|Mux87~6_combout  & (\MULT1|bancoRegister|Mux87~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux87~6_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux87~1_combout ),
	.datac(\MULT1|bancoRegister|Mux87~6_combout ),
	.datad(\MULT1|bancoRegister|Mux87~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~9 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux87~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~17_combout  = (\Regin[1]~input_o  & (\Regin[0]~input_o )) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][8]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][8]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[13][8]~q ),
	.datad(\MULT1|bancoRegister|registers[12][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux87~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~18_combout  = (\MULT1|bancoRegister|Mux87~17_combout  & (((\MULT1|bancoRegister|registers[15][8]~q ) # (!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux87~17_combout  & (\MULT1|bancoRegister|registers[14][8]~q  & 
// (\Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[14][8]~q ),
	.datab(\MULT1|bancoRegister|Mux87~17_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[15][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~18 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux87~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~10_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o ) # (\MULT1|bancoRegister|registers[10][8]~q )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][8]~q  & (!\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[8][8]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[10][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~10 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux87~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~11_combout  = (\MULT1|bancoRegister|Mux87~10_combout  & (((\MULT1|bancoRegister|registers[11][8]~q ) # (!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux87~10_combout  & (\MULT1|bancoRegister|registers[9][8]~q  & 
// ((\Regin[0]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[9][8]~q ),
	.datab(\MULT1|bancoRegister|registers[11][8]~q ),
	.datac(\MULT1|bancoRegister|Mux87~10_combout ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~11 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux87~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][8]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][8]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[3][8]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[1][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~14 .lut_mask = 16'hD080;
defparam \MULT1|bancoRegister|Mux87~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~15_combout  = (\MULT1|bancoRegister|Mux87~14_combout ) # ((\Regin[1]~input_o  & (!\MULT1|bancoRegister|registers[2][8]~q  & !\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[2][8]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux87~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~15 .lut_mask = 16'hFF02;
defparam \MULT1|bancoRegister|Mux87~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~12_combout  = (\Regin[1]~input_o  & (\Regin[0]~input_o )) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][8]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][8]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[4][8]~q ),
	.datad(\MULT1|bancoRegister|registers[5][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~12 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux87~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~13_combout  = (\MULT1|bancoRegister|Mux87~12_combout  & (((\MULT1|bancoRegister|registers[7][8]~q ) # (!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux87~12_combout  & (\MULT1|bancoRegister|registers[6][8]~q  & 
// (\Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux87~12_combout ),
	.datab(\MULT1|bancoRegister|registers[6][8]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[7][8]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~13 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux87~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~16_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|Mux87~13_combout )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux87~15_combout )))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux87~15_combout ),
	.datad(\MULT1|bancoRegister|Mux87~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~16 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux87~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux87~16_combout  & (\MULT1|bancoRegister|Mux87~18_combout )) # (!\MULT1|bancoRegister|Mux87~16_combout  & ((\MULT1|bancoRegister|Mux87~11_combout ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux87~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux87~18_combout ),
	.datab(\MULT1|bancoRegister|Mux87~11_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux87~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~19 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux87~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux87~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux87~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux87~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux87~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux87~9_combout ),
	.datac(\Regin[4]~input_o ),
	.datad(\MULT1|bancoRegister|Mux87~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux87~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux87~20 .lut_mask = 16'hCFC0;
defparam \MULT1|bancoRegister|Mux87~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~0_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[25][9]~q ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((!\Regin[2]~input_o  & \MULT1|bancoRegister|registers[17][9]~q ))))

	.dataa(\MULT1|bancoRegister|registers[25][9]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[17][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~0 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux86~0_combout  & (\MULT1|bancoRegister|registers[29][9]~q )) # (!\MULT1|bancoRegister|Mux86~0_combout  & ((\MULT1|bancoRegister|registers[21][9]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux86~0_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[29][9]~q ),
	.datac(\MULT1|bancoRegister|Mux86~0_combout ),
	.datad(\MULT1|bancoRegister|registers[21][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~1 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux86~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~2_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[22][9]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[18][9]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[22][9]~q ),
	.datad(\MULT1|bancoRegister|registers[18][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux86~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~3_combout  = (\MULT1|bancoRegister|Mux86~2_combout  & (((\MULT1|bancoRegister|registers[30][9]~q ) # (!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux86~2_combout  & (\MULT1|bancoRegister|registers[26][9]~q  & 
// (\Regin[3]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux86~2_combout ),
	.datab(\MULT1|bancoRegister|registers[26][9]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[30][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~3 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux86~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~4_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[20][9]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((!\Regin[3]~input_o  & \MULT1|bancoRegister|registers[16][9]~q ))))

	.dataa(\MULT1|bancoRegister|registers[20][9]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[16][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~4 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux86~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux86~4_combout  & (\MULT1|bancoRegister|registers[28][9]~q )) # (!\MULT1|bancoRegister|Mux86~4_combout  & ((\MULT1|bancoRegister|registers[24][9]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux86~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][9]~q ),
	.datab(\MULT1|bancoRegister|registers[24][9]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux86~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~5 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux86~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux86~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux86~5_combout )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux86~3_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux86~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~6 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux86~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~7_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[27][9]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[19][9]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[27][9]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[19][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~7 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux86~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~8_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux86~7_combout  & ((\MULT1|bancoRegister|registers[31][9]~q ))) # (!\MULT1|bancoRegister|Mux86~7_combout  & (\MULT1|bancoRegister|registers[23][9]~q )))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux86~7_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux86~7_combout ),
	.datac(\MULT1|bancoRegister|registers[23][9]~q ),
	.datad(\MULT1|bancoRegister|registers[31][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~8 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux86~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~9_combout  = (\MULT1|bancoRegister|Mux86~6_combout  & (((\MULT1|bancoRegister|Mux86~8_combout ) # (!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux86~6_combout  & (\MULT1|bancoRegister|Mux86~1_combout  & ((\Regin[0]~input_o 
// ))))

	.dataa(\MULT1|bancoRegister|Mux86~1_combout ),
	.datab(\MULT1|bancoRegister|Mux86~6_combout ),
	.datac(\MULT1|bancoRegister|Mux86~8_combout ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~9 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux86~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~12_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][9]~q ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|registers[8][9]~q  & !\Regin[0]~input_o ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[10][9]~q ),
	.datac(\MULT1|bancoRegister|registers[8][9]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~12 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux86~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux86~12_combout  & ((\MULT1|bancoRegister|registers[11][9]~q ))) # (!\MULT1|bancoRegister|Mux86~12_combout  & (\MULT1|bancoRegister|registers[9][9]~q )))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux86~12_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[9][9]~q ),
	.datac(\MULT1|bancoRegister|Mux86~12_combout ),
	.datad(\MULT1|bancoRegister|registers[11][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~13 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux86~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][9]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][9]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[3][9]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[1][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~14 .lut_mask = 16'h8A80;
defparam \MULT1|bancoRegister|Mux86~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~15_combout  = (\MULT1|bancoRegister|Mux86~14_combout ) # ((\Regin[1]~input_o  & (!\MULT1|bancoRegister|registers[2][9]~q  & !\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[2][9]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux86~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~15 .lut_mask = 16'hFF02;
defparam \MULT1|bancoRegister|Mux86~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~16_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux86~13_combout )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux86~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux86~13_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux86~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~16 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux86~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[13][9]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][9]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[12][9]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[13][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~17 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux86~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux86~17_combout  & ((\MULT1|bancoRegister|registers[15][9]~q ))) # (!\MULT1|bancoRegister|Mux86~17_combout  & (\MULT1|bancoRegister|registers[14][9]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux86~17_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux86~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][9]~q ),
	.datad(\MULT1|bancoRegister|registers[15][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~18 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux86~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~10_combout  = (\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[5][9]~q ) # (\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][9]~q  & ((!\Regin[1]~input_o ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[4][9]~q ),
	.datac(\MULT1|bancoRegister|registers[5][9]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~10 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux86~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux86~10_combout  & ((\MULT1|bancoRegister|registers[7][9]~q ))) # (!\MULT1|bancoRegister|Mux86~10_combout  & (\MULT1|bancoRegister|registers[6][9]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux86~10_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[6][9]~q ),
	.datac(\MULT1|bancoRegister|Mux86~10_combout ),
	.datad(\MULT1|bancoRegister|registers[7][9]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~11 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux86~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~19_combout  = (\MULT1|bancoRegister|Mux86~16_combout  & ((\MULT1|bancoRegister|Mux86~18_combout ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux86~16_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|Mux86~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux86~16_combout ),
	.datab(\MULT1|bancoRegister|Mux86~18_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux86~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~19 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux86~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux86~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux86~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux86~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux86~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux86~9_combout ),
	.datab(\Regin[4]~input_o ),
	.datac(\MULT1|bancoRegister|Mux86~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux86~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux86~20 .lut_mask = 16'hB8B8;
defparam \MULT1|bancoRegister|Mux86~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[13][10]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][10]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[12][10]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[13][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~17 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux85~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux85~17_combout  & ((\MULT1|bancoRegister|registers[15][10]~q ))) # (!\MULT1|bancoRegister|Mux85~17_combout  & (\MULT1|bancoRegister|registers[14][10]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux85~17_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[14][10]~q ),
	.datac(\MULT1|bancoRegister|Mux85~17_combout ),
	.datad(\MULT1|bancoRegister|registers[15][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~18 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux85~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~10_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o ) # (\MULT1|bancoRegister|registers[10][10]~q )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][10]~q  & (!\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[8][10]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[10][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~10 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux85~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~11_combout  = (\MULT1|bancoRegister|Mux85~10_combout  & ((\MULT1|bancoRegister|registers[11][10]~q ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux85~10_combout  & (((\Regin[0]~input_o  & 
// \MULT1|bancoRegister|registers[9][10]~q ))))

	.dataa(\MULT1|bancoRegister|registers[11][10]~q ),
	.datab(\MULT1|bancoRegister|Mux85~10_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[9][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~11 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux85~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~12_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[5][10]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[4][10]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[5][10]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[4][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~12 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux85~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux85~12_combout  & (\MULT1|bancoRegister|registers[7][10]~q )) # (!\MULT1|bancoRegister|Mux85~12_combout  & ((\MULT1|bancoRegister|registers[6][10]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux85~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][10]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[6][10]~q ),
	.datad(\MULT1|bancoRegister|Mux85~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~13 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux85~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][10]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][10]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[1][10]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[3][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~14 .lut_mask = 16'hE040;
defparam \MULT1|bancoRegister|Mux85~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~15_combout  = (\MULT1|bancoRegister|Mux85~14_combout ) # ((!\Regin[0]~input_o  & (\Regin[1]~input_o  & \MULT1|bancoRegister|registers[2][10]~q )))

	.dataa(\MULT1|bancoRegister|Mux85~14_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[2][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~15 .lut_mask = 16'hBAAA;
defparam \MULT1|bancoRegister|Mux85~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~16_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux85~13_combout ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((!\Regin[3]~input_o  & \MULT1|bancoRegister|Mux85~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux85~13_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux85~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~16 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux85~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux85~16_combout  & (\MULT1|bancoRegister|Mux85~18_combout )) # (!\MULT1|bancoRegister|Mux85~16_combout  & ((\MULT1|bancoRegister|Mux85~11_combout ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux85~16_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux85~18_combout ),
	.datac(\MULT1|bancoRegister|Mux85~11_combout ),
	.datad(\MULT1|bancoRegister|Mux85~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux85~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~7_combout  = (\Regin[3]~input_o  & (\Regin[2]~input_o )) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[23][10]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[19][10]~q )))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[23][10]~q ),
	.datad(\MULT1|bancoRegister|registers[19][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~7 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux85~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~8_combout  = (\MULT1|bancoRegister|Mux85~7_combout  & (((\MULT1|bancoRegister|registers[31][10]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux85~7_combout  & (\Regin[3]~input_o  & 
// (\MULT1|bancoRegister|registers[27][10]~q )))

	.dataa(\MULT1|bancoRegister|Mux85~7_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[27][10]~q ),
	.datad(\MULT1|bancoRegister|registers[31][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~8 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux85~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~4_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[24][10]~q ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((!\Regin[2]~input_o  & \MULT1|bancoRegister|registers[16][10]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[24][10]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[16][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~4 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux85~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~5_combout  = (\MULT1|bancoRegister|Mux85~4_combout  & ((\MULT1|bancoRegister|registers[28][10]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux85~4_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[20][10]~q ))))

	.dataa(\MULT1|bancoRegister|Mux85~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][10]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[20][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~5 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux85~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~2_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[26][10]~q ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[18][10]~q  & ((!\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[18][10]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][10]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~2 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux85~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~3_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux85~2_combout  & (\MULT1|bancoRegister|registers[30][10]~q )) # (!\MULT1|bancoRegister|Mux85~2_combout  & ((\MULT1|bancoRegister|registers[22][10]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux85~2_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[30][10]~q ),
	.datac(\MULT1|bancoRegister|Mux85~2_combout ),
	.datad(\MULT1|bancoRegister|registers[22][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~3 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux85~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~6_combout  = (\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux85~3_combout ) # (\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux85~5_combout  & ((!\Regin[0]~input_o ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux85~5_combout ),
	.datac(\MULT1|bancoRegister|Mux85~3_combout ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~6 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux85~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~0_combout  = (\Regin[3]~input_o  & (\Regin[2]~input_o )) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[21][10]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[17][10]~q )))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[21][10]~q ),
	.datad(\MULT1|bancoRegister|registers[17][10]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~1_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux85~0_combout  & ((\MULT1|bancoRegister|registers[29][10]~q ))) # (!\MULT1|bancoRegister|Mux85~0_combout  & (\MULT1|bancoRegister|registers[25][10]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux85~0_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[25][10]~q ),
	.datac(\MULT1|bancoRegister|registers[29][10]~q ),
	.datad(\MULT1|bancoRegister|Mux85~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~1 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux85~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~9_combout  = (\MULT1|bancoRegister|Mux85~6_combout  & ((\MULT1|bancoRegister|Mux85~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux85~6_combout  & (((\Regin[0]~input_o  & \MULT1|bancoRegister|Mux85~1_combout 
// ))))

	.dataa(\MULT1|bancoRegister|Mux85~8_combout ),
	.datab(\MULT1|bancoRegister|Mux85~6_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux85~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~9 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux85~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux85~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux85~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux85~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux85~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux85~19_combout ),
	.datab(\Regin[4]~input_o ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux85~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux85~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux85~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux85~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~17_combout  = (\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[13][11]~q ) # (\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][11]~q  & ((!\Regin[1]~input_o ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[12][11]~q ),
	.datac(\MULT1|bancoRegister|registers[13][11]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux84~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux84~17_combout  & ((\MULT1|bancoRegister|registers[15][11]~q ))) # (!\MULT1|bancoRegister|Mux84~17_combout  & (\MULT1|bancoRegister|registers[14][11]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux84~17_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[14][11]~q ),
	.datac(\MULT1|bancoRegister|registers[15][11]~q ),
	.datad(\MULT1|bancoRegister|Mux84~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~18 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux84~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~10_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][11]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][11]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[4][11]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[5][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~10 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux84~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux84~10_combout  & ((\MULT1|bancoRegister|registers[7][11]~q ))) # (!\MULT1|bancoRegister|Mux84~10_combout  & (\MULT1|bancoRegister|registers[6][11]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux84~10_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux84~10_combout ),
	.datac(\MULT1|bancoRegister|registers[6][11]~q ),
	.datad(\MULT1|bancoRegister|registers[7][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~11 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux84~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~12_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][11]~q ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((!\Regin[0]~input_o  & \MULT1|bancoRegister|registers[8][11]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[10][11]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[8][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~12 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux84~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~13_combout  = (\MULT1|bancoRegister|Mux84~12_combout  & (((\MULT1|bancoRegister|registers[11][11]~q ) # (!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux84~12_combout  & (\MULT1|bancoRegister|registers[9][11]~q  & 
// (\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[9][11]~q ),
	.datab(\MULT1|bancoRegister|Mux84~12_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[11][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~13 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux84~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][11]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][11]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[3][11]~q ),
	.datac(\MULT1|bancoRegister|registers[1][11]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~14 .lut_mask = 16'hD800;
defparam \MULT1|bancoRegister|Mux84~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~15_combout  = (\MULT1|bancoRegister|Mux84~14_combout ) # ((\Regin[1]~input_o  & (!\Regin[0]~input_o  & \MULT1|bancoRegister|registers[2][11]~q )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux84~14_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[2][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~15 .lut_mask = 16'hCECC;
defparam \MULT1|bancoRegister|Mux84~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~16_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux84~13_combout )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux84~15_combout )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux84~13_combout ),
	.datac(\MULT1|bancoRegister|Mux84~15_combout ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~16 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux84~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux84~16_combout  & (\MULT1|bancoRegister|Mux84~18_combout )) # (!\MULT1|bancoRegister|Mux84~16_combout  & ((\MULT1|bancoRegister|Mux84~11_combout ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux84~16_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux84~18_combout ),
	.datac(\MULT1|bancoRegister|Mux84~11_combout ),
	.datad(\MULT1|bancoRegister|Mux84~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux84~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~4_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o ) # (\MULT1|bancoRegister|registers[20][11]~q )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[16][11]~q  & (!\Regin[3]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[16][11]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[20][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~4 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux84~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~5_combout  = (\MULT1|bancoRegister|Mux84~4_combout  & ((\MULT1|bancoRegister|registers[28][11]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux84~4_combout  & (((\Regin[3]~input_o  & 
// \MULT1|bancoRegister|registers[24][11]~q ))))

	.dataa(\MULT1|bancoRegister|registers[28][11]~q ),
	.datab(\MULT1|bancoRegister|Mux84~4_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~5 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux84~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~2_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[22][11]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[18][11]~q  & !\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[22][11]~q ),
	.datac(\MULT1|bancoRegister|registers[18][11]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~2 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux84~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~3_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux84~2_combout  & (\MULT1|bancoRegister|registers[30][11]~q )) # (!\MULT1|bancoRegister|Mux84~2_combout  & ((\MULT1|bancoRegister|registers[26][11]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux84~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][11]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][11]~q ),
	.datad(\MULT1|bancoRegister|Mux84~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux84~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux84~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux84~5_combout ))))

	.dataa(\MULT1|bancoRegister|Mux84~5_combout ),
	.datab(\MULT1|bancoRegister|Mux84~3_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~6 .lut_mask = 16'hFC0A;
defparam \MULT1|bancoRegister|Mux84~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~7_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[27][11]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[19][11]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[27][11]~q ),
	.datac(\MULT1|bancoRegister|registers[19][11]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~7 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux84~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~8_combout  = (\MULT1|bancoRegister|Mux84~7_combout  & (((\MULT1|bancoRegister|registers[31][11]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux84~7_combout  & (\MULT1|bancoRegister|registers[23][11]~q  & 
// (\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux84~7_combout ),
	.datab(\MULT1|bancoRegister|registers[23][11]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[31][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~8 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux84~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~0_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[25][11]~q ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[17][11]~q  & ((!\Regin[2]~input_o ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][11]~q ),
	.datac(\MULT1|bancoRegister|registers[25][11]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~0 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~1_combout  = (\MULT1|bancoRegister|Mux84~0_combout  & ((\MULT1|bancoRegister|registers[29][11]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux84~0_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[21][11]~q ))))

	.dataa(\MULT1|bancoRegister|Mux84~0_combout ),
	.datab(\MULT1|bancoRegister|registers[29][11]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[21][11]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~1 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux84~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux84~6_combout  & (\MULT1|bancoRegister|Mux84~8_combout )) # (!\MULT1|bancoRegister|Mux84~6_combout  & ((\MULT1|bancoRegister|Mux84~1_combout ))))) # (!\Regin[0]~input_o 
//  & (\MULT1|bancoRegister|Mux84~6_combout ))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux84~6_combout ),
	.datac(\MULT1|bancoRegister|Mux84~8_combout ),
	.datad(\MULT1|bancoRegister|Mux84~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~9 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux84~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux84~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux84~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux84~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux84~19_combout ))

	.dataa(gnd),
	.datab(\Regin[4]~input_o ),
	.datac(\MULT1|bancoRegister|Mux84~19_combout ),
	.datad(\MULT1|bancoRegister|Mux84~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux84~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux84~20 .lut_mask = 16'hFC30;
defparam \MULT1|bancoRegister|Mux84~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~0_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[21][12]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[17][12]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][12]~q ),
	.datac(\MULT1|bancoRegister|registers[21][12]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~0 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~1_combout  = (\MULT1|bancoRegister|Mux83~0_combout  & (((\MULT1|bancoRegister|registers[29][12]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux83~0_combout  & (\Regin[3]~input_o  & 
// ((\MULT1|bancoRegister|registers[25][12]~q ))))

	.dataa(\MULT1|bancoRegister|Mux83~0_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[29][12]~q ),
	.datad(\MULT1|bancoRegister|registers[25][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~1 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux83~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~7_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[23][12]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[19][12]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[19][12]~q ),
	.datab(\MULT1|bancoRegister|registers[23][12]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~7 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux83~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~8_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux83~7_combout  & (\MULT1|bancoRegister|registers[31][12]~q )) # (!\MULT1|bancoRegister|Mux83~7_combout  & ((\MULT1|bancoRegister|registers[27][12]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux83~7_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[31][12]~q ),
	.datac(\MULT1|bancoRegister|Mux83~7_combout ),
	.datad(\MULT1|bancoRegister|registers[27][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~8 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux83~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~4_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[24][12]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[16][12]~q )))))

	.dataa(\MULT1|bancoRegister|registers[24][12]~q ),
	.datab(\MULT1|bancoRegister|registers[16][12]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~4 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux83~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~5_combout  = (\MULT1|bancoRegister|Mux83~4_combout  & ((\MULT1|bancoRegister|registers[28][12]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux83~4_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[20][12]~q ))))

	.dataa(\MULT1|bancoRegister|Mux83~4_combout ),
	.datab(\MULT1|bancoRegister|registers[28][12]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[20][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~5 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux83~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~2_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[26][12]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[18][12]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][12]~q ),
	.datad(\MULT1|bancoRegister|registers[18][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux83~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~3_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux83~2_combout  & (\MULT1|bancoRegister|registers[30][12]~q )) # (!\MULT1|bancoRegister|Mux83~2_combout  & ((\MULT1|bancoRegister|registers[22][12]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux83~2_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[30][12]~q ),
	.datac(\MULT1|bancoRegister|Mux83~2_combout ),
	.datad(\MULT1|bancoRegister|registers[22][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~3 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux83~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux83~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux83~5_combout ))))

	.dataa(\MULT1|bancoRegister|Mux83~5_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux83~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~6 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux83~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux83~6_combout  & ((\MULT1|bancoRegister|Mux83~8_combout ))) # (!\MULT1|bancoRegister|Mux83~6_combout  & (\MULT1|bancoRegister|Mux83~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux83~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux83~1_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux83~8_combout ),
	.datad(\MULT1|bancoRegister|Mux83~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~9 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux83~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~17_combout  = (\Regin[1]~input_o  & (\Regin[0]~input_o )) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][12]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][12]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[13][12]~q ),
	.datad(\MULT1|bancoRegister|registers[12][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~17 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux83~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~18_combout  = (\MULT1|bancoRegister|Mux83~17_combout  & ((\MULT1|bancoRegister|registers[15][12]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux83~17_combout  & (((\Regin[1]~input_o  & 
// \MULT1|bancoRegister|registers[14][12]~q ))))

	.dataa(\MULT1|bancoRegister|Mux83~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][12]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[14][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~18 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux83~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~10_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[10][12]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[8][12]~q )))))

	.dataa(\MULT1|bancoRegister|registers[10][12]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[8][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~10 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux83~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~11_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux83~10_combout  & (\MULT1|bancoRegister|registers[11][12]~q )) # (!\MULT1|bancoRegister|Mux83~10_combout  & ((\MULT1|bancoRegister|registers[9][12]~q ))))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux83~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[11][12]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[9][12]~q ),
	.datad(\MULT1|bancoRegister|Mux83~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~11 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux83~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~12_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][12]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][12]~q ))))

	.dataa(\MULT1|bancoRegister|registers[4][12]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[5][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~12 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux83~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux83~12_combout  & (\MULT1|bancoRegister|registers[7][12]~q )) # (!\MULT1|bancoRegister|Mux83~12_combout  & ((\MULT1|bancoRegister|registers[6][12]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux83~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[7][12]~q ),
	.datab(\MULT1|bancoRegister|registers[6][12]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux83~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~13 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux83~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][12]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][12]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[1][12]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[3][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~14 .lut_mask = 16'hE040;
defparam \MULT1|bancoRegister|Mux83~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~15_combout  = (\MULT1|bancoRegister|Mux83~14_combout ) # ((\Regin[1]~input_o  & (!\Regin[0]~input_o  & \MULT1|bancoRegister|registers[2][12]~q )))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux83~14_combout ),
	.datad(\MULT1|bancoRegister|registers[2][12]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~15 .lut_mask = 16'hF2F0;
defparam \MULT1|bancoRegister|Mux83~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~16_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux83~13_combout )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux83~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux83~13_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux83~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~16 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux83~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux83~16_combout  & (\MULT1|bancoRegister|Mux83~18_combout )) # (!\MULT1|bancoRegister|Mux83~16_combout  & ((\MULT1|bancoRegister|Mux83~11_combout ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux83~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux83~18_combout ),
	.datab(\MULT1|bancoRegister|Mux83~11_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux83~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~19 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux83~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux83~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux83~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux83~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux83~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux83~9_combout ),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux83~19_combout ),
	.datad(\Regin[4]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux83~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux83~20 .lut_mask = 16'hAAF0;
defparam \MULT1|bancoRegister|Mux83~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~10_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[5][13]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[4][13]~q )))))

	.dataa(\MULT1|bancoRegister|registers[5][13]~q ),
	.datab(\MULT1|bancoRegister|registers[4][13]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~10 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux82~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux82~10_combout  & ((\MULT1|bancoRegister|registers[7][13]~q ))) # (!\MULT1|bancoRegister|Mux82~10_combout  & (\MULT1|bancoRegister|registers[6][13]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux82~10_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux82~10_combout ),
	.datac(\MULT1|bancoRegister|registers[6][13]~q ),
	.datad(\MULT1|bancoRegister|registers[7][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~11 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux82~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~17_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o ) # ((\MULT1|bancoRegister|registers[13][13]~q )))) # (!\Regin[0]~input_o  & (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[12][13]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[12][13]~q ),
	.datad(\MULT1|bancoRegister|registers[13][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~17 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux82~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux82~17_combout  & (\MULT1|bancoRegister|registers[15][13]~q )) # (!\MULT1|bancoRegister|Mux82~17_combout  & ((\MULT1|bancoRegister|registers[14][13]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux82~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][13]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[14][13]~q ),
	.datad(\MULT1|bancoRegister|Mux82~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux82~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~12_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][13]~q ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|registers[8][13]~q  & !\Regin[0]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[10][13]~q ),
	.datab(\MULT1|bancoRegister|registers[8][13]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~12 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux82~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux82~12_combout  & (\MULT1|bancoRegister|registers[11][13]~q )) # (!\MULT1|bancoRegister|Mux82~12_combout  & ((\MULT1|bancoRegister|registers[9][13]~q ))))) # 
// (!\Regin[0]~input_o  & (\MULT1|bancoRegister|Mux82~12_combout ))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux82~12_combout ),
	.datac(\MULT1|bancoRegister|registers[11][13]~q ),
	.datad(\MULT1|bancoRegister|registers[9][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~13 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux82~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][13]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][13]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[3][13]~q ),
	.datad(\MULT1|bancoRegister|registers[1][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~14 .lut_mask = 16'hA280;
defparam \MULT1|bancoRegister|Mux82~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~15_combout  = (\MULT1|bancoRegister|Mux82~14_combout ) # ((!\Regin[0]~input_o  & (\Regin[1]~input_o  & \MULT1|bancoRegister|registers[2][13]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux82~14_combout ),
	.datad(\MULT1|bancoRegister|registers[2][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~15 .lut_mask = 16'hF4F0;
defparam \MULT1|bancoRegister|Mux82~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~16_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux82~13_combout )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux82~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux82~13_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux82~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~16 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux82~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux82~16_combout  & ((\MULT1|bancoRegister|Mux82~18_combout ))) # (!\MULT1|bancoRegister|Mux82~16_combout  & (\MULT1|bancoRegister|Mux82~11_combout )))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux82~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux82~11_combout ),
	.datab(\MULT1|bancoRegister|Mux82~18_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux82~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~19 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux82~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~0_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[25][13]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[17][13]~q )))))

	.dataa(\MULT1|bancoRegister|registers[25][13]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[17][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~0 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~1_combout  = (\MULT1|bancoRegister|Mux82~0_combout  & (((\MULT1|bancoRegister|registers[29][13]~q )) # (!\Regin[2]~input_o ))) # (!\MULT1|bancoRegister|Mux82~0_combout  & (\Regin[2]~input_o  & 
// (\MULT1|bancoRegister|registers[21][13]~q )))

	.dataa(\MULT1|bancoRegister|Mux82~0_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[21][13]~q ),
	.datad(\MULT1|bancoRegister|registers[29][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~1 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux82~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~2_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[22][13]~q ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[18][13]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][13]~q ),
	.datac(\MULT1|bancoRegister|registers[22][13]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~2 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux82~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~3_combout  = (\MULT1|bancoRegister|Mux82~2_combout  & (((\MULT1|bancoRegister|registers[30][13]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux82~2_combout  & (\Regin[3]~input_o  & 
// (\MULT1|bancoRegister|registers[26][13]~q )))

	.dataa(\MULT1|bancoRegister|Mux82~2_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][13]~q ),
	.datad(\MULT1|bancoRegister|registers[30][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux82~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~4_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[20][13]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][13]~q )))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[16][13]~q ),
	.datad(\MULT1|bancoRegister|registers[20][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux82~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux82~4_combout  & (\MULT1|bancoRegister|registers[28][13]~q )) # (!\MULT1|bancoRegister|Mux82~4_combout  & ((\MULT1|bancoRegister|registers[24][13]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux82~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][13]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux82~4_combout ),
	.datad(\MULT1|bancoRegister|registers[24][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~5 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux82~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~6_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux82~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux82~5_combout )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux82~3_combout ),
	.datad(\MULT1|bancoRegister|Mux82~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~6 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux82~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~7_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[27][13]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][13]~q ))))

	.dataa(\MULT1|bancoRegister|registers[19][13]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[27][13]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~7 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux82~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~8_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux82~7_combout  & ((\MULT1|bancoRegister|registers[31][13]~q ))) # (!\MULT1|bancoRegister|Mux82~7_combout  & (\MULT1|bancoRegister|registers[23][13]~q )))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux82~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[23][13]~q ),
	.datab(\MULT1|bancoRegister|registers[31][13]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux82~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~8 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux82~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux82~6_combout  & ((\MULT1|bancoRegister|Mux82~8_combout ))) # (!\MULT1|bancoRegister|Mux82~6_combout  & (\MULT1|bancoRegister|Mux82~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux82~6_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux82~1_combout ),
	.datac(\MULT1|bancoRegister|Mux82~6_combout ),
	.datad(\MULT1|bancoRegister|Mux82~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~9 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux82~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux82~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux82~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux82~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux82~19_combout ))

	.dataa(gnd),
	.datab(\Regin[4]~input_o ),
	.datac(\MULT1|bancoRegister|Mux82~19_combout ),
	.datad(\MULT1|bancoRegister|Mux82~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux82~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux82~20 .lut_mask = 16'hFC30;
defparam \MULT1|bancoRegister|Mux82~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~7_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o ) # (\MULT1|bancoRegister|registers[23][14]~q )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[19][14]~q  & (!\Regin[3]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[19][14]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[23][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~7 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux81~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~8_combout  = (\MULT1|bancoRegister|Mux81~7_combout  & (((\MULT1|bancoRegister|registers[31][14]~q ) # (!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux81~7_combout  & (\MULT1|bancoRegister|registers[27][14]~q  & 
// ((\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[27][14]~q ),
	.datab(\MULT1|bancoRegister|Mux81~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][14]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~8 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux81~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~0_combout  = (\Regin[3]~input_o  & (\Regin[2]~input_o )) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[21][14]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[17][14]~q )))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[21][14]~q ),
	.datad(\MULT1|bancoRegister|registers[17][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~1_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux81~0_combout  & (\MULT1|bancoRegister|registers[29][14]~q )) # (!\MULT1|bancoRegister|Mux81~0_combout  & ((\MULT1|bancoRegister|registers[25][14]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux81~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][14]~q ),
	.datab(\MULT1|bancoRegister|registers[25][14]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux81~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~1 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux81~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|registers[24][14]~q )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][14]~q  & (!\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[16][14]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~4 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux81~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~5_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux81~4_combout  & ((\MULT1|bancoRegister|registers[28][14]~q ))) # (!\MULT1|bancoRegister|Mux81~4_combout  & (\MULT1|bancoRegister|registers[20][14]~q )))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux81~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[20][14]~q ),
	.datab(\MULT1|bancoRegister|registers[28][14]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux81~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~5 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux81~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~2_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[26][14]~q ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[18][14]~q  & ((!\Regin[2]~input_o ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][14]~q ),
	.datac(\MULT1|bancoRegister|registers[26][14]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~2 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux81~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~3_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux81~2_combout  & ((\MULT1|bancoRegister|registers[30][14]~q ))) # (!\MULT1|bancoRegister|Mux81~2_combout  & (\MULT1|bancoRegister|registers[22][14]~q )))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux81~2_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux81~2_combout ),
	.datac(\MULT1|bancoRegister|registers[22][14]~q ),
	.datad(\MULT1|bancoRegister|registers[30][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~3 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux81~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux81~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux81~5_combout ))))

	.dataa(\MULT1|bancoRegister|Mux81~5_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux81~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~6 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux81~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~9_combout  = (\MULT1|bancoRegister|Mux81~6_combout  & ((\MULT1|bancoRegister|Mux81~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux81~6_combout  & (((\MULT1|bancoRegister|Mux81~1_combout  & \Regin[0]~input_o 
// ))))

	.dataa(\MULT1|bancoRegister|Mux81~8_combout ),
	.datab(\MULT1|bancoRegister|Mux81~1_combout ),
	.datac(\MULT1|bancoRegister|Mux81~6_combout ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~9 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux81~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~17_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o ) # ((\MULT1|bancoRegister|registers[13][14]~q )))) # (!\Regin[0]~input_o  & (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[12][14]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[12][14]~q ),
	.datad(\MULT1|bancoRegister|registers[13][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~17 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux81~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~18_combout  = (\MULT1|bancoRegister|Mux81~17_combout  & (((\MULT1|bancoRegister|registers[15][14]~q ) # (!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux81~17_combout  & (\MULT1|bancoRegister|registers[14][14]~q  & 
// ((\Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux81~17_combout ),
	.datab(\MULT1|bancoRegister|registers[14][14]~q ),
	.datac(\MULT1|bancoRegister|registers[15][14]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~18 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux81~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~10_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][14]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][14]~q ))))

	.dataa(\MULT1|bancoRegister|registers[8][14]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[10][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~10 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux81~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~11_combout  = (\MULT1|bancoRegister|Mux81~10_combout  & (((\MULT1|bancoRegister|registers[11][14]~q )) # (!\Regin[0]~input_o ))) # (!\MULT1|bancoRegister|Mux81~10_combout  & (\Regin[0]~input_o  & 
// ((\MULT1|bancoRegister|registers[9][14]~q ))))

	.dataa(\MULT1|bancoRegister|Mux81~10_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[11][14]~q ),
	.datad(\MULT1|bancoRegister|registers[9][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~11 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux81~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~12_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o ) # (\MULT1|bancoRegister|registers[5][14]~q )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][14]~q  & (!\Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[4][14]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[5][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~12 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux81~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux81~12_combout  & ((\MULT1|bancoRegister|registers[7][14]~q ))) # (!\MULT1|bancoRegister|Mux81~12_combout  & (\MULT1|bancoRegister|registers[6][14]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux81~12_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux81~12_combout ),
	.datac(\MULT1|bancoRegister|registers[6][14]~q ),
	.datad(\MULT1|bancoRegister|registers[7][14]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux81~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][14]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][14]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][14]~q ),
	.datab(\MULT1|bancoRegister|registers[1][14]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~14 .lut_mask = 16'hAC00;
defparam \MULT1|bancoRegister|Mux81~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~15_combout  = (\MULT1|bancoRegister|Mux81~14_combout ) # ((!\Regin[0]~input_o  & (\Regin[1]~input_o  & \MULT1|bancoRegister|registers[2][14]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[2][14]~q ),
	.datad(\MULT1|bancoRegister|Mux81~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~15 .lut_mask = 16'hFF40;
defparam \MULT1|bancoRegister|Mux81~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~16_combout  = (\Regin[3]~input_o  & (\Regin[2]~input_o )) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux81~13_combout )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux81~15_combout )))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|Mux81~13_combout ),
	.datad(\MULT1|bancoRegister|Mux81~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~16 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux81~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux81~16_combout  & (\MULT1|bancoRegister|Mux81~18_combout )) # (!\MULT1|bancoRegister|Mux81~16_combout  & ((\MULT1|bancoRegister|Mux81~11_combout ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux81~16_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux81~18_combout ),
	.datac(\MULT1|bancoRegister|Mux81~11_combout ),
	.datad(\MULT1|bancoRegister|Mux81~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux81~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux81~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux81~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux81~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux81~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux81~9_combout ),
	.datac(\Regin[4]~input_o ),
	.datad(\MULT1|bancoRegister|Mux81~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux81~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux81~20 .lut_mask = 16'hCFC0;
defparam \MULT1|bancoRegister|Mux81~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[13][15]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][15]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[12][15]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[13][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~17 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux80~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y26_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux80~17_combout  & ((\MULT1|bancoRegister|registers[15][15]~q ))) # (!\MULT1|bancoRegister|Mux80~17_combout  & (\MULT1|bancoRegister|registers[14][15]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux80~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][15]~q ),
	.datab(\MULT1|bancoRegister|registers[15][15]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux80~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~18 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux80~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~12_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][15]~q ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((!\Regin[0]~input_o  & \MULT1|bancoRegister|registers[8][15]~q ))))

	.dataa(\MULT1|bancoRegister|registers[10][15]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[8][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~12 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux80~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~13_combout  = (\MULT1|bancoRegister|Mux80~12_combout  & (((\MULT1|bancoRegister|registers[11][15]~q ) # (!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux80~12_combout  & (\MULT1|bancoRegister|registers[9][15]~q  & 
// (\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux80~12_combout ),
	.datab(\MULT1|bancoRegister|registers[9][15]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[11][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~13 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux80~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][15]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][15]~q )))))

	.dataa(\MULT1|bancoRegister|registers[3][15]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[1][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~14 .lut_mask = 16'hB080;
defparam \MULT1|bancoRegister|Mux80~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~15_combout  = (\MULT1|bancoRegister|Mux80~14_combout ) # ((\MULT1|bancoRegister|registers[2][15]~q  & (\Regin[1]~input_o  & !\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[2][15]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux80~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~15 .lut_mask = 16'hFF08;
defparam \MULT1|bancoRegister|Mux80~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~16_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux80~13_combout )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux80~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux80~13_combout ),
	.datab(\MULT1|bancoRegister|Mux80~15_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~16 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux80~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~10_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][15]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][15]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[4][15]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[5][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~10 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux80~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~11_combout  = (\MULT1|bancoRegister|Mux80~10_combout  & ((\MULT1|bancoRegister|registers[7][15]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux80~10_combout  & (((\MULT1|bancoRegister|registers[6][15]~q  & 
// \Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[7][15]~q ),
	.datab(\MULT1|bancoRegister|registers[6][15]~q ),
	.datac(\MULT1|bancoRegister|Mux80~10_combout ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~11 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux80~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~19_combout  = (\MULT1|bancoRegister|Mux80~16_combout  & ((\MULT1|bancoRegister|Mux80~18_combout ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux80~16_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|Mux80~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux80~18_combout ),
	.datab(\MULT1|bancoRegister|Mux80~16_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux80~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~19 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux80~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~7_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[27][15]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][15]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[19][15]~q ),
	.datad(\MULT1|bancoRegister|registers[27][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~7 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux80~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~8_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux80~7_combout  & ((\MULT1|bancoRegister|registers[31][15]~q ))) # (!\MULT1|bancoRegister|Mux80~7_combout  & (\MULT1|bancoRegister|registers[23][15]~q )))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux80~7_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux80~7_combout ),
	.datac(\MULT1|bancoRegister|registers[23][15]~q ),
	.datad(\MULT1|bancoRegister|registers[31][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~8 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux80~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~4_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[20][15]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[16][15]~q  & !\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[20][15]~q ),
	.datac(\MULT1|bancoRegister|registers[16][15]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~4 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux80~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~5_combout  = (\MULT1|bancoRegister|Mux80~4_combout  & (((\MULT1|bancoRegister|registers[28][15]~q ) # (!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux80~4_combout  & (\MULT1|bancoRegister|registers[24][15]~q  & 
// ((\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux80~4_combout ),
	.datab(\MULT1|bancoRegister|registers[24][15]~q ),
	.datac(\MULT1|bancoRegister|registers[28][15]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~5 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux80~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~2_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[22][15]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[18][15]~q )))))

	.dataa(\MULT1|bancoRegister|registers[22][15]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[18][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~2 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux80~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~3_combout  = (\MULT1|bancoRegister|Mux80~2_combout  & ((\MULT1|bancoRegister|registers[30][15]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux80~2_combout  & (((\MULT1|bancoRegister|registers[26][15]~q  & 
// \Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[30][15]~q ),
	.datab(\MULT1|bancoRegister|Mux80~2_combout ),
	.datac(\MULT1|bancoRegister|registers[26][15]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux80~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~6_combout  = (\Regin[1]~input_o  & ((\Regin[0]~input_o ) # ((\MULT1|bancoRegister|Mux80~3_combout )))) # (!\Regin[1]~input_o  & (!\Regin[0]~input_o  & (\MULT1|bancoRegister|Mux80~5_combout )))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux80~5_combout ),
	.datad(\MULT1|bancoRegister|Mux80~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~6 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux80~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~0_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[25][15]~q ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((!\Regin[2]~input_o  & \MULT1|bancoRegister|registers[17][15]~q ))))

	.dataa(\MULT1|bancoRegister|registers[25][15]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[17][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~0 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~1_combout  = (\MULT1|bancoRegister|Mux80~0_combout  & (((\MULT1|bancoRegister|registers[29][15]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux80~0_combout  & (\MULT1|bancoRegister|registers[21][15]~q  & 
// (\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[21][15]~q ),
	.datab(\MULT1|bancoRegister|Mux80~0_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[29][15]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~1 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux80~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~9_combout  = (\MULT1|bancoRegister|Mux80~6_combout  & ((\MULT1|bancoRegister|Mux80~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux80~6_combout  & (((\Regin[0]~input_o  & \MULT1|bancoRegister|Mux80~1_combout 
// ))))

	.dataa(\MULT1|bancoRegister|Mux80~8_combout ),
	.datab(\MULT1|bancoRegister|Mux80~6_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux80~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~9 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux80~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux80~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux80~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux80~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux80~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux80~19_combout ),
	.datab(\MULT1|bancoRegister|Mux80~9_combout ),
	.datac(\Regin[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux80~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux80~20 .lut_mask = 16'hCACA;
defparam \MULT1|bancoRegister|Mux80~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~12_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][16]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[4][16]~q  & !\Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[5][16]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[4][16]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~12 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux79~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux79~12_combout  & ((\MULT1|bancoRegister|registers[7][16]~q ))) # (!\MULT1|bancoRegister|Mux79~12_combout  & (\MULT1|bancoRegister|registers[6][16]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux79~12_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[6][16]~q ),
	.datac(\MULT1|bancoRegister|Mux79~12_combout ),
	.datad(\MULT1|bancoRegister|registers[7][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~13 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux79~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (!\MULT1|bancoRegister|registers[3][16]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][16]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[3][16]~q ),
	.datad(\MULT1|bancoRegister|registers[1][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~14 .lut_mask = 16'h4C08;
defparam \MULT1|bancoRegister|Mux79~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~15_combout  = (\MULT1|bancoRegister|Mux79~14_combout ) # ((!\MULT1|bancoRegister|registers[2][16]~q  & (!\Regin[0]~input_o  & \Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux79~14_combout ),
	.datab(\MULT1|bancoRegister|registers[2][16]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~15 .lut_mask = 16'hABAA;
defparam \MULT1|bancoRegister|Mux79~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~16_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux79~13_combout ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux79~15_combout  & !\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux79~13_combout ),
	.datac(\MULT1|bancoRegister|Mux79~15_combout ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~16 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux79~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~10_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][16]~q ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|registers[8][16]~q  & !\Regin[0]~input_o ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[10][16]~q ),
	.datac(\MULT1|bancoRegister|registers[8][16]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~10 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux79~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~11_combout  = (\MULT1|bancoRegister|Mux79~10_combout  & ((\MULT1|bancoRegister|registers[11][16]~q ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux79~10_combout  & (((\Regin[0]~input_o  & 
// \MULT1|bancoRegister|registers[9][16]~q ))))

	.dataa(\MULT1|bancoRegister|Mux79~10_combout ),
	.datab(\MULT1|bancoRegister|registers[11][16]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[9][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~11 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux79~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][16]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][16]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[13][16]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[12][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~17 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux79~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~18_combout  = (\MULT1|bancoRegister|Mux79~17_combout  & (((\MULT1|bancoRegister|registers[15][16]~q ) # (!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux79~17_combout  & (\MULT1|bancoRegister|registers[14][16]~q  & 
// ((\Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[14][16]~q ),
	.datab(\MULT1|bancoRegister|registers[15][16]~q ),
	.datac(\MULT1|bancoRegister|Mux79~17_combout ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~18 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux79~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~19_combout  = (\MULT1|bancoRegister|Mux79~16_combout  & (((\MULT1|bancoRegister|Mux79~18_combout ) # (!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux79~16_combout  & (\MULT1|bancoRegister|Mux79~11_combout  & 
// ((\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux79~16_combout ),
	.datab(\MULT1|bancoRegister|Mux79~11_combout ),
	.datac(\MULT1|bancoRegister|Mux79~18_combout ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~19 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux79~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~7_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[23][16]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[19][16]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[23][16]~q ),
	.datad(\MULT1|bancoRegister|registers[19][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux79~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~8_combout  = (\MULT1|bancoRegister|Mux79~7_combout  & ((\MULT1|bancoRegister|registers[31][16]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux79~7_combout  & (((\MULT1|bancoRegister|registers[27][16]~q  & 
// \Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[31][16]~q ),
	.datab(\MULT1|bancoRegister|registers[27][16]~q ),
	.datac(\MULT1|bancoRegister|Mux79~7_combout ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~8 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux79~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~2_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|registers[26][16]~q )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[18][16]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][16]~q ),
	.datad(\MULT1|bancoRegister|registers[18][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux79~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~3_combout  = (\MULT1|bancoRegister|Mux79~2_combout  & (((\MULT1|bancoRegister|registers[30][16]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux79~2_combout  & (\MULT1|bancoRegister|registers[22][16]~q  & 
// ((\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[22][16]~q ),
	.datab(\MULT1|bancoRegister|Mux79~2_combout ),
	.datac(\MULT1|bancoRegister|registers[30][16]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~3 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux79~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~4_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[24][16]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[16][16]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[24][16]~q ),
	.datad(\MULT1|bancoRegister|registers[16][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~4 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux79~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~5_combout  = (\MULT1|bancoRegister|Mux79~4_combout  & (((\MULT1|bancoRegister|registers[28][16]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux79~4_combout  & (\MULT1|bancoRegister|registers[20][16]~q  & 
// ((\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[20][16]~q ),
	.datab(\MULT1|bancoRegister|registers[28][16]~q ),
	.datac(\MULT1|bancoRegister|Mux79~4_combout ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~5 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux79~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~6_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux79~3_combout ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((!\Regin[0]~input_o  & \MULT1|bancoRegister|Mux79~5_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux79~3_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux79~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~6 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux79~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~0_combout  = (\Regin[3]~input_o  & (\Regin[2]~input_o )) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[21][16]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[17][16]~q )))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[21][16]~q ),
	.datad(\MULT1|bancoRegister|registers[17][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~0 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~1_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux79~0_combout  & (\MULT1|bancoRegister|registers[29][16]~q )) # (!\MULT1|bancoRegister|Mux79~0_combout  & ((\MULT1|bancoRegister|registers[25][16]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux79~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][16]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux79~0_combout ),
	.datad(\MULT1|bancoRegister|registers[25][16]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~1 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux79~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~9_combout  = (\MULT1|bancoRegister|Mux79~6_combout  & ((\MULT1|bancoRegister|Mux79~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux79~6_combout  & (((\Regin[0]~input_o  & \MULT1|bancoRegister|Mux79~1_combout 
// ))))

	.dataa(\MULT1|bancoRegister|Mux79~8_combout ),
	.datab(\MULT1|bancoRegister|Mux79~6_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux79~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~9 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux79~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux79~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux79~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux79~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux79~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux79~19_combout ),
	.datab(gnd),
	.datac(\Regin[4]~input_o ),
	.datad(\MULT1|bancoRegister|Mux79~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux79~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux79~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux79~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][17]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][17]~q )))))

	.dataa(\MULT1|bancoRegister|registers[13][17]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[12][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~17 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux78~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~18_combout  = (\MULT1|bancoRegister|Mux78~17_combout  & ((\MULT1|bancoRegister|registers[15][17]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux78~17_combout  & (((\MULT1|bancoRegister|registers[14][17]~q  & 
// \Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux78~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][17]~q ),
	.datac(\MULT1|bancoRegister|registers[14][17]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux78~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~10_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o ) # ((\MULT1|bancoRegister|registers[5][17]~q )))) # (!\Regin[0]~input_o  & (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[4][17]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[4][17]~q ),
	.datad(\MULT1|bancoRegister|registers[5][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~10 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux78~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux78~10_combout  & (\MULT1|bancoRegister|registers[7][17]~q )) # (!\MULT1|bancoRegister|Mux78~10_combout  & ((\MULT1|bancoRegister|registers[6][17]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux78~10_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][17]~q ),
	.datac(\MULT1|bancoRegister|registers[6][17]~q ),
	.datad(\MULT1|bancoRegister|Mux78~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux78~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][17]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][17]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[1][17]~q ),
	.datad(\MULT1|bancoRegister|registers[3][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~14 .lut_mask = 16'hA820;
defparam \MULT1|bancoRegister|Mux78~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~15_combout  = (\MULT1|bancoRegister|Mux78~14_combout ) # ((!\Regin[0]~input_o  & (\Regin[1]~input_o  & \MULT1|bancoRegister|registers[2][17]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[2][17]~q ),
	.datad(\MULT1|bancoRegister|Mux78~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~15 .lut_mask = 16'hFF40;
defparam \MULT1|bancoRegister|Mux78~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~12_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[10][17]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[8][17]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[10][17]~q ),
	.datad(\MULT1|bancoRegister|registers[8][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~12 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux78~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux78~12_combout  & ((\MULT1|bancoRegister|registers[11][17]~q ))) # (!\MULT1|bancoRegister|Mux78~12_combout  & (\MULT1|bancoRegister|registers[9][17]~q )))) # 
// (!\Regin[0]~input_o  & (\MULT1|bancoRegister|Mux78~12_combout ))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux78~12_combout ),
	.datac(\MULT1|bancoRegister|registers[9][17]~q ),
	.datad(\MULT1|bancoRegister|registers[11][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux78~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~16_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux78~13_combout ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux78~15_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux78~15_combout ),
	.datad(\MULT1|bancoRegister|Mux78~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~16 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux78~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux78~16_combout  & (\MULT1|bancoRegister|Mux78~18_combout )) # (!\MULT1|bancoRegister|Mux78~16_combout  & ((\MULT1|bancoRegister|Mux78~11_combout ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux78~16_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux78~18_combout ),
	.datac(\MULT1|bancoRegister|Mux78~11_combout ),
	.datad(\MULT1|bancoRegister|Mux78~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~19 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux78~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~0_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[25][17]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[17][17]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][17]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[25][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~0 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux78~0_combout  & (\MULT1|bancoRegister|registers[29][17]~q )) # (!\MULT1|bancoRegister|Mux78~0_combout  & ((\MULT1|bancoRegister|registers[21][17]~q ))))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux78~0_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux78~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][17]~q ),
	.datad(\MULT1|bancoRegister|registers[21][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~2_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o ) # (\MULT1|bancoRegister|registers[22][17]~q )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[18][17]~q  & (!\Regin[3]~input_o )))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][17]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[22][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~2 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux78~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~3_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux78~2_combout  & (\MULT1|bancoRegister|registers[30][17]~q )) # (!\MULT1|bancoRegister|Mux78~2_combout  & ((\MULT1|bancoRegister|registers[26][17]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux78~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][17]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][17]~q ),
	.datad(\MULT1|bancoRegister|Mux78~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux78~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~4_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[20][17]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][17]~q )))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[16][17]~q ),
	.datad(\MULT1|bancoRegister|registers[20][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~4 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux78~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux78~4_combout  & ((\MULT1|bancoRegister|registers[28][17]~q ))) # (!\MULT1|bancoRegister|Mux78~4_combout  & (\MULT1|bancoRegister|registers[24][17]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux78~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[24][17]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[28][17]~q ),
	.datad(\MULT1|bancoRegister|Mux78~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~5 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux78~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux78~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux78~5_combout )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux78~3_combout ),
	.datac(\MULT1|bancoRegister|Mux78~5_combout ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~6 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux78~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~7_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[27][17]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][17]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[19][17]~q ),
	.datad(\MULT1|bancoRegister|registers[27][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~7 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux78~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~8_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux78~7_combout  & ((\MULT1|bancoRegister|registers[31][17]~q ))) # (!\MULT1|bancoRegister|Mux78~7_combout  & (\MULT1|bancoRegister|registers[23][17]~q )))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux78~7_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux78~7_combout ),
	.datac(\MULT1|bancoRegister|registers[23][17]~q ),
	.datad(\MULT1|bancoRegister|registers[31][17]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~8 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux78~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux78~6_combout  & ((\MULT1|bancoRegister|Mux78~8_combout ))) # (!\MULT1|bancoRegister|Mux78~6_combout  & (\MULT1|bancoRegister|Mux78~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux78~6_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux78~1_combout ),
	.datac(\MULT1|bancoRegister|Mux78~6_combout ),
	.datad(\MULT1|bancoRegister|Mux78~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~9 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux78~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux78~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux78~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux78~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux78~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux78~19_combout ),
	.datab(\Regin[4]~input_o ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux78~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux78~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux78~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux78~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][18]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][18]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][18]~q ),
	.datab(\MULT1|bancoRegister|registers[3][18]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~14 .lut_mask = 16'hCA00;
defparam \MULT1|bancoRegister|Mux77~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~15_combout  = (\MULT1|bancoRegister|Mux77~14_combout ) # ((!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[2][18]~q  & \Regin[1]~input_o )))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[2][18]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux77~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~15 .lut_mask = 16'hFF40;
defparam \MULT1|bancoRegister|Mux77~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~12_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][18]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((!\Regin[1]~input_o  & \MULT1|bancoRegister|registers[4][18]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[5][18]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[4][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~12 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux77~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux77~12_combout  & (\MULT1|bancoRegister|registers[7][18]~q )) # (!\MULT1|bancoRegister|Mux77~12_combout  & ((\MULT1|bancoRegister|registers[6][18]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux77~12_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][18]~q ),
	.datac(\MULT1|bancoRegister|registers[6][18]~q ),
	.datad(\MULT1|bancoRegister|Mux77~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux77~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~16_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux77~13_combout ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux77~15_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux77~15_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux77~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~16 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux77~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~10_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[10][18]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[8][18]~q )))))

	.dataa(\MULT1|bancoRegister|registers[10][18]~q ),
	.datab(\MULT1|bancoRegister|registers[8][18]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~10 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux77~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~11_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux77~10_combout  & (\MULT1|bancoRegister|registers[11][18]~q )) # (!\MULT1|bancoRegister|Mux77~10_combout  & ((\MULT1|bancoRegister|registers[9][18]~q ))))) # 
// (!\Regin[0]~input_o  & (\MULT1|bancoRegister|Mux77~10_combout ))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux77~10_combout ),
	.datac(\MULT1|bancoRegister|registers[11][18]~q ),
	.datad(\MULT1|bancoRegister|registers[9][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~11 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux77~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~17_combout  = (\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[13][18]~q ) # (\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][18]~q  & ((!\Regin[1]~input_o ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[12][18]~q ),
	.datac(\MULT1|bancoRegister|registers[13][18]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux77~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~18_combout  = (\MULT1|bancoRegister|Mux77~17_combout  & ((\MULT1|bancoRegister|registers[15][18]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux77~17_combout  & (((\MULT1|bancoRegister|registers[14][18]~q  & 
// \Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux77~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][18]~q ),
	.datac(\MULT1|bancoRegister|registers[14][18]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux77~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux77~16_combout  & ((\MULT1|bancoRegister|Mux77~18_combout ))) # (!\MULT1|bancoRegister|Mux77~16_combout  & (\MULT1|bancoRegister|Mux77~11_combout )))) # 
// (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux77~16_combout ))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux77~16_combout ),
	.datac(\MULT1|bancoRegister|Mux77~11_combout ),
	.datad(\MULT1|bancoRegister|Mux77~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~19 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux77~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~4_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[24][18]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][18]~q ))))

	.dataa(\MULT1|bancoRegister|registers[16][18]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~4 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux77~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~5_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux77~4_combout  & (\MULT1|bancoRegister|registers[28][18]~q )) # (!\MULT1|bancoRegister|Mux77~4_combout  & ((\MULT1|bancoRegister|registers[20][18]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux77~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][18]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[20][18]~q ),
	.datad(\MULT1|bancoRegister|Mux77~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux77~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~2_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|registers[26][18]~q )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[18][18]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][18]~q ),
	.datad(\MULT1|bancoRegister|registers[18][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux77~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~3_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux77~2_combout  & (\MULT1|bancoRegister|registers[30][18]~q )) # (!\MULT1|bancoRegister|Mux77~2_combout  & ((\MULT1|bancoRegister|registers[22][18]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux77~2_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[30][18]~q ),
	.datac(\MULT1|bancoRegister|registers[22][18]~q ),
	.datad(\MULT1|bancoRegister|Mux77~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~3 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux77~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux77~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux77~5_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux77~5_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux77~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~6 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux77~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~0_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[21][18]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[17][18]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][18]~q ),
	.datac(\MULT1|bancoRegister|registers[21][18]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~0 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~1_combout  = (\MULT1|bancoRegister|Mux77~0_combout  & (((\MULT1|bancoRegister|registers[29][18]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux77~0_combout  & (\Regin[3]~input_o  & 
// (\MULT1|bancoRegister|registers[25][18]~q )))

	.dataa(\MULT1|bancoRegister|Mux77~0_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[25][18]~q ),
	.datad(\MULT1|bancoRegister|registers[29][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~1 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux77~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~7_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[23][18]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[19][18]~q  & !\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[23][18]~q ),
	.datab(\MULT1|bancoRegister|registers[19][18]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~7 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux77~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~8_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux77~7_combout  & ((\MULT1|bancoRegister|registers[31][18]~q ))) # (!\MULT1|bancoRegister|Mux77~7_combout  & (\MULT1|bancoRegister|registers[27][18]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux77~7_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[27][18]~q ),
	.datac(\MULT1|bancoRegister|Mux77~7_combout ),
	.datad(\MULT1|bancoRegister|registers[31][18]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~8 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux77~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux77~6_combout  & ((\MULT1|bancoRegister|Mux77~8_combout ))) # (!\MULT1|bancoRegister|Mux77~6_combout  & (\MULT1|bancoRegister|Mux77~1_combout )))) # (!\Regin[0]~input_o 
//  & (\MULT1|bancoRegister|Mux77~6_combout ))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux77~6_combout ),
	.datac(\MULT1|bancoRegister|Mux77~1_combout ),
	.datad(\MULT1|bancoRegister|Mux77~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~9 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux77~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux77~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux77~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux77~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux77~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux77~19_combout ),
	.datab(\MULT1|bancoRegister|Mux77~9_combout ),
	.datac(\Regin[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux77~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux77~20 .lut_mask = 16'hCACA;
defparam \MULT1|bancoRegister|Mux77~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][19]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][19]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[3][19]~q ),
	.datac(\MULT1|bancoRegister|registers[1][19]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~14 .lut_mask = 16'h88A0;
defparam \MULT1|bancoRegister|Mux76~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~15_combout  = (\MULT1|bancoRegister|Mux76~14_combout ) # ((\MULT1|bancoRegister|registers[2][19]~q  & (\Regin[1]~input_o  & !\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[2][19]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux76~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~15 .lut_mask = 16'hFF08;
defparam \MULT1|bancoRegister|Mux76~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~12_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][19]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][19]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[8][19]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[10][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~12 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux76~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux76~12_combout  & ((\MULT1|bancoRegister|registers[11][19]~q ))) # (!\MULT1|bancoRegister|Mux76~12_combout  & (\MULT1|bancoRegister|registers[9][19]~q )))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux76~12_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[9][19]~q ),
	.datac(\MULT1|bancoRegister|registers[11][19]~q ),
	.datad(\MULT1|bancoRegister|Mux76~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~13 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux76~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~16_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux76~13_combout ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux76~15_combout  & ((!\Regin[2]~input_o ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux76~15_combout ),
	.datac(\MULT1|bancoRegister|Mux76~13_combout ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~16 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux76~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][19]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][19]~q )))))

	.dataa(\MULT1|bancoRegister|registers[13][19]~q ),
	.datab(\MULT1|bancoRegister|registers[12][19]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~17 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux76~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~18_combout  = (\MULT1|bancoRegister|Mux76~17_combout  & (((\MULT1|bancoRegister|registers[15][19]~q ) # (!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux76~17_combout  & (\MULT1|bancoRegister|registers[14][19]~q  & 
// (\Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux76~17_combout ),
	.datab(\MULT1|bancoRegister|registers[14][19]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[15][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~18 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux76~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~10_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][19]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[4][19]~q  & !\Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[5][19]~q ),
	.datab(\MULT1|bancoRegister|registers[4][19]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~10 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux76~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux76~10_combout  & (\MULT1|bancoRegister|registers[7][19]~q )) # (!\MULT1|bancoRegister|Mux76~10_combout  & ((\MULT1|bancoRegister|registers[6][19]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux76~10_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][19]~q ),
	.datac(\MULT1|bancoRegister|registers[6][19]~q ),
	.datad(\MULT1|bancoRegister|Mux76~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux76~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~19_combout  = (\MULT1|bancoRegister|Mux76~16_combout  & ((\MULT1|bancoRegister|Mux76~18_combout ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux76~16_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|Mux76~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux76~16_combout ),
	.datab(\MULT1|bancoRegister|Mux76~18_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux76~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~19 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux76~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~0_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[25][19]~q ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[17][19]~q  & ((!\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[17][19]~q ),
	.datab(\MULT1|bancoRegister|registers[25][19]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~0 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux76~0_combout  & (\MULT1|bancoRegister|registers[29][19]~q )) # (!\MULT1|bancoRegister|Mux76~0_combout  & ((\MULT1|bancoRegister|registers[21][19]~q ))))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux76~0_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux76~0_combout ),
	.datac(\MULT1|bancoRegister|registers[29][19]~q ),
	.datad(\MULT1|bancoRegister|registers[21][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~1 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux76~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~4_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[20][19]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[16][19]~q  & !\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[20][19]~q ),
	.datac(\MULT1|bancoRegister|registers[16][19]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~4 .lut_mask = 16'hAAD8;
defparam \MULT1|bancoRegister|Mux76~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~5_combout  = (\MULT1|bancoRegister|Mux76~4_combout  & (((\MULT1|bancoRegister|registers[28][19]~q ) # (!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux76~4_combout  & (\MULT1|bancoRegister|registers[24][19]~q  & 
// (\Regin[3]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[24][19]~q ),
	.datab(\MULT1|bancoRegister|Mux76~4_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[28][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~5 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux76~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~2_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[22][19]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[18][19]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[22][19]~q ),
	.datad(\MULT1|bancoRegister|registers[18][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux76~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~3_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux76~2_combout  & ((\MULT1|bancoRegister|registers[30][19]~q ))) # (!\MULT1|bancoRegister|Mux76~2_combout  & (\MULT1|bancoRegister|registers[26][19]~q )))) # 
// (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux76~2_combout ))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux76~2_combout ),
	.datac(\MULT1|bancoRegister|registers[26][19]~q ),
	.datad(\MULT1|bancoRegister|registers[30][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~3 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux76~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux76~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux76~5_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux76~5_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux76~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~6 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux76~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~7_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[27][19]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][19]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[19][19]~q ),
	.datad(\MULT1|bancoRegister|registers[27][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~7 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux76~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~8_combout  = (\MULT1|bancoRegister|Mux76~7_combout  & (((\MULT1|bancoRegister|registers[31][19]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux76~7_combout  & (\MULT1|bancoRegister|registers[23][19]~q  & 
// (\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[23][19]~q ),
	.datab(\MULT1|bancoRegister|Mux76~7_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[31][19]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~8 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux76~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux76~6_combout  & ((\MULT1|bancoRegister|Mux76~8_combout ))) # (!\MULT1|bancoRegister|Mux76~6_combout  & (\MULT1|bancoRegister|Mux76~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux76~6_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux76~1_combout ),
	.datac(\MULT1|bancoRegister|Mux76~6_combout ),
	.datad(\MULT1|bancoRegister|Mux76~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~9 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux76~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux76~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux76~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux76~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux76~19_combout ))

	.dataa(\Regin[4]~input_o ),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux76~19_combout ),
	.datad(\MULT1|bancoRegister|Mux76~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux76~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux76~20 .lut_mask = 16'hFA50;
defparam \MULT1|bancoRegister|Mux76~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~10_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][20]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][20]~q ))))

	.dataa(\MULT1|bancoRegister|registers[8][20]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[10][20]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~10 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux75~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~11_combout  = (\MULT1|bancoRegister|Mux75~10_combout  & ((\MULT1|bancoRegister|registers[11][20]~q ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux75~10_combout  & (((\Regin[0]~input_o  & 
// \MULT1|bancoRegister|registers[9][20]~q ))))

	.dataa(\MULT1|bancoRegister|registers[11][20]~q ),
	.datab(\MULT1|bancoRegister|Mux75~10_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[9][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~11 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux75~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~17_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[13][20]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[12][20]~q  & !\Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[13][20]~q ),
	.datab(\MULT1|bancoRegister|registers[12][20]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~17 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux75~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~18_combout  = (\MULT1|bancoRegister|Mux75~17_combout  & (((\MULT1|bancoRegister|registers[15][20]~q ) # (!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux75~17_combout  & (\MULT1|bancoRegister|registers[14][20]~q  & 
// ((\Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[14][20]~q ),
	.datab(\MULT1|bancoRegister|Mux75~17_combout ),
	.datac(\MULT1|bancoRegister|registers[15][20]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~18 .lut_mask = 16'hE2CC;
defparam \MULT1|bancoRegister|Mux75~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~12_combout  = (\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[5][20]~q ) # (\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][20]~q  & ((!\Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[4][20]~q ),
	.datab(\MULT1|bancoRegister|registers[5][20]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~12 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux75~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux75~12_combout  & (\MULT1|bancoRegister|registers[7][20]~q )) # (!\MULT1|bancoRegister|Mux75~12_combout  & ((\MULT1|bancoRegister|registers[6][20]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux75~12_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][20]~q ),
	.datac(\MULT1|bancoRegister|registers[6][20]~q ),
	.datad(\MULT1|bancoRegister|Mux75~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux75~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][20]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][20]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][20]~q ),
	.datab(\MULT1|bancoRegister|registers[3][20]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~14 .lut_mask = 16'hC0A0;
defparam \MULT1|bancoRegister|Mux75~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~15_combout  = (\MULT1|bancoRegister|Mux75~14_combout ) # ((\MULT1|bancoRegister|registers[2][20]~q  & (!\Regin[0]~input_o  & \Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux75~14_combout ),
	.datab(\MULT1|bancoRegister|registers[2][20]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~15 .lut_mask = 16'hAEAA;
defparam \MULT1|bancoRegister|Mux75~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~16_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux75~13_combout )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux75~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux75~13_combout ),
	.datab(\MULT1|bancoRegister|Mux75~15_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~16 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux75~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux75~16_combout  & ((\MULT1|bancoRegister|Mux75~18_combout ))) # (!\MULT1|bancoRegister|Mux75~16_combout  & (\MULT1|bancoRegister|Mux75~11_combout )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux75~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux75~11_combout ),
	.datab(\MULT1|bancoRegister|Mux75~18_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux75~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~19 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux75~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~7_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[23][20]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[19][20]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[19][20]~q ),
	.datab(\MULT1|bancoRegister|registers[23][20]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~7 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux75~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~8_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux75~7_combout  & (\MULT1|bancoRegister|registers[31][20]~q )) # (!\MULT1|bancoRegister|Mux75~7_combout  & ((\MULT1|bancoRegister|registers[27][20]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux75~7_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[31][20]~q ),
	.datac(\MULT1|bancoRegister|registers[27][20]~q ),
	.datad(\MULT1|bancoRegister|Mux75~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~8 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux75~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~0_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[21][20]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[17][20]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][20]~q ),
	.datac(\MULT1|bancoRegister|registers[21][20]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~0 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~1_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux75~0_combout  & ((\MULT1|bancoRegister|registers[29][20]~q ))) # (!\MULT1|bancoRegister|Mux75~0_combout  & (\MULT1|bancoRegister|registers[25][20]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux75~0_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[25][20]~q ),
	.datac(\MULT1|bancoRegister|registers[29][20]~q ),
	.datad(\MULT1|bancoRegister|Mux75~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~1 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~4_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[24][20]~q ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][20]~q  & ((!\Regin[2]~input_o ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[16][20]~q ),
	.datac(\MULT1|bancoRegister|registers[24][20]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~4 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux75~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~5_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux75~4_combout  & (\MULT1|bancoRegister|registers[28][20]~q )) # (!\MULT1|bancoRegister|Mux75~4_combout  & ((\MULT1|bancoRegister|registers[20][20]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux75~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][20]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[20][20]~q ),
	.datad(\MULT1|bancoRegister|Mux75~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux75~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~2_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|registers[26][20]~q )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[18][20]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][20]~q ),
	.datad(\MULT1|bancoRegister|registers[18][20]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~3_combout  = (\MULT1|bancoRegister|Mux75~2_combout  & ((\MULT1|bancoRegister|registers[30][20]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux75~2_combout  & (((\MULT1|bancoRegister|registers[22][20]~q  & 
// \Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[30][20]~q ),
	.datab(\MULT1|bancoRegister|registers[22][20]~q ),
	.datac(\MULT1|bancoRegister|Mux75~2_combout ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~3 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux75~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux75~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux75~5_combout ))))

	.dataa(\MULT1|bancoRegister|Mux75~5_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux75~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~6 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux75~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux75~6_combout  & (\MULT1|bancoRegister|Mux75~8_combout )) # (!\MULT1|bancoRegister|Mux75~6_combout  & ((\MULT1|bancoRegister|Mux75~1_combout ))))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux75~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux75~8_combout ),
	.datab(\MULT1|bancoRegister|Mux75~1_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux75~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~9 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux75~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux75~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux75~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux75~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux75~19_combout ))

	.dataa(gnd),
	.datab(\Regin[4]~input_o ),
	.datac(\MULT1|bancoRegister|Mux75~19_combout ),
	.datad(\MULT1|bancoRegister|Mux75~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux75~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux75~20 .lut_mask = 16'hFC30;
defparam \MULT1|bancoRegister|Mux75~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~7_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[27][21]~q ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[19][21]~q  & !\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[27][21]~q ),
	.datab(\MULT1|bancoRegister|registers[19][21]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~7 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux74~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~8_combout  = (\MULT1|bancoRegister|Mux74~7_combout  & ((\MULT1|bancoRegister|registers[31][21]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux74~7_combout  & (((\MULT1|bancoRegister|registers[23][21]~q  & 
// \Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[31][21]~q ),
	.datab(\MULT1|bancoRegister|registers[23][21]~q ),
	.datac(\MULT1|bancoRegister|Mux74~7_combout ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~8 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux74~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~4_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o ) # (\MULT1|bancoRegister|registers[20][21]~q )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[16][21]~q  & (!\Regin[3]~input_o )))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[16][21]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[20][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~4 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~5_combout  = (\MULT1|bancoRegister|Mux74~4_combout  & ((\MULT1|bancoRegister|registers[28][21]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux74~4_combout  & (((\Regin[3]~input_o  & 
// \MULT1|bancoRegister|registers[24][21]~q ))))

	.dataa(\MULT1|bancoRegister|registers[28][21]~q ),
	.datab(\MULT1|bancoRegister|Mux74~4_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~5 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~2_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[22][21]~q ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[18][21]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][21]~q ),
	.datac(\MULT1|bancoRegister|registers[22][21]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~2 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~3_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux74~2_combout  & (\MULT1|bancoRegister|registers[30][21]~q )) # (!\MULT1|bancoRegister|Mux74~2_combout  & ((\MULT1|bancoRegister|registers[26][21]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux74~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][21]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][21]~q ),
	.datad(\MULT1|bancoRegister|Mux74~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~6_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o ) # (\MULT1|bancoRegister|Mux74~3_combout )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux74~5_combout  & (!\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux74~5_combout ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux74~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~6 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux74~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~0_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[25][21]~q ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((!\Regin[2]~input_o  & \MULT1|bancoRegister|registers[17][21]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[25][21]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[17][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~0 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux74~0_combout  & ((\MULT1|bancoRegister|registers[29][21]~q ))) # (!\MULT1|bancoRegister|Mux74~0_combout  & (\MULT1|bancoRegister|registers[21][21]~q )))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux74~0_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[21][21]~q ),
	.datac(\MULT1|bancoRegister|registers[29][21]~q ),
	.datad(\MULT1|bancoRegister|Mux74~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~1 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux74~6_combout  & (\MULT1|bancoRegister|Mux74~8_combout )) # (!\MULT1|bancoRegister|Mux74~6_combout  & ((\MULT1|bancoRegister|Mux74~1_combout ))))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux74~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux74~8_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux74~6_combout ),
	.datad(\MULT1|bancoRegister|Mux74~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~9 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux74~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][21]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][21]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[3][21]~q ),
	.datac(\MULT1|bancoRegister|registers[1][21]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~14 .lut_mask = 16'hD800;
defparam \MULT1|bancoRegister|Mux74~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~15_combout  = (\MULT1|bancoRegister|Mux74~14_combout ) # ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[2][21]~q  & !\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[2][21]~q ),
	.datac(\MULT1|bancoRegister|Mux74~14_combout ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~15 .lut_mask = 16'hF0F8;
defparam \MULT1|bancoRegister|Mux74~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~12_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][21]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][21]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[8][21]~q ),
	.datac(\MULT1|bancoRegister|registers[10][21]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~12 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux74~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~13_combout  = (\MULT1|bancoRegister|Mux74~12_combout  & ((\MULT1|bancoRegister|registers[11][21]~q ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux74~12_combout  & (((\MULT1|bancoRegister|registers[9][21]~q  & 
// \Regin[0]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux74~12_combout ),
	.datab(\MULT1|bancoRegister|registers[11][21]~q ),
	.datac(\MULT1|bancoRegister|registers[9][21]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~13 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux74~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~16_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux74~13_combout ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux74~15_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux74~15_combout ),
	.datad(\MULT1|bancoRegister|Mux74~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~16 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux74~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~10_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o ) # (\MULT1|bancoRegister|registers[5][21]~q )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][21]~q  & (!\Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[4][21]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[5][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~10 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux74~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~11_combout  = (\MULT1|bancoRegister|Mux74~10_combout  & ((\MULT1|bancoRegister|registers[7][21]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux74~10_combout  & (((\Regin[1]~input_o  & 
// \MULT1|bancoRegister|registers[6][21]~q ))))

	.dataa(\MULT1|bancoRegister|Mux74~10_combout ),
	.datab(\MULT1|bancoRegister|registers[7][21]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[6][21]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~11 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux74~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~17_combout  = (\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[13][21]~q ) # (\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][21]~q  & ((!\Regin[1]~input_o ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[12][21]~q ),
	.datac(\MULT1|bancoRegister|registers[13][21]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux74~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux74~17_combout  & (\MULT1|bancoRegister|registers[15][21]~q )) # (!\MULT1|bancoRegister|Mux74~17_combout  & ((\MULT1|bancoRegister|registers[14][21]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux74~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][21]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[14][21]~q ),
	.datad(\MULT1|bancoRegister|Mux74~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~18 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux74~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux74~16_combout  & ((\MULT1|bancoRegister|Mux74~18_combout ))) # (!\MULT1|bancoRegister|Mux74~16_combout  & (\MULT1|bancoRegister|Mux74~11_combout )))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux74~16_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux74~16_combout ),
	.datac(\MULT1|bancoRegister|Mux74~11_combout ),
	.datad(\MULT1|bancoRegister|Mux74~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~19 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux74~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux74~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux74~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux74~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux74~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux74~9_combout ),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux74~19_combout ),
	.datad(\Regin[4]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux74~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux74~20 .lut_mask = 16'hAAF0;
defparam \MULT1|bancoRegister|Mux74~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~12_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[5][22]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[4][22]~q )))))

	.dataa(\MULT1|bancoRegister|registers[5][22]~q ),
	.datab(\MULT1|bancoRegister|registers[4][22]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~12 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux73~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux73~12_combout  & ((\MULT1|bancoRegister|registers[7][22]~q ))) # (!\MULT1|bancoRegister|Mux73~12_combout  & (\MULT1|bancoRegister|registers[6][22]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux73~12_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux73~12_combout ),
	.datac(\MULT1|bancoRegister|registers[6][22]~q ),
	.datad(\MULT1|bancoRegister|registers[7][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux73~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][22]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][22]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][22]~q ),
	.datab(\MULT1|bancoRegister|registers[3][22]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~14 .lut_mask = 16'hCA00;
defparam \MULT1|bancoRegister|Mux73~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~15_combout  = (\MULT1|bancoRegister|Mux73~14_combout ) # ((\MULT1|bancoRegister|registers[2][22]~q  & (!\Regin[0]~input_o  & \Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[2][22]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux73~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~15 .lut_mask = 16'hFF20;
defparam \MULT1|bancoRegister|Mux73~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~16_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux73~13_combout )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux73~15_combout )))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux73~13_combout ),
	.datac(\MULT1|bancoRegister|Mux73~15_combout ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~16 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux73~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~10_combout  = (\Regin[1]~input_o  & ((\Regin[0]~input_o ) # ((\MULT1|bancoRegister|registers[10][22]~q )))) # (!\Regin[1]~input_o  & (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[8][22]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[10][22]~q ),
	.datad(\MULT1|bancoRegister|registers[8][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~10 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux73~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~11_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux73~10_combout  & ((\MULT1|bancoRegister|registers[11][22]~q ))) # (!\MULT1|bancoRegister|Mux73~10_combout  & (\MULT1|bancoRegister|registers[9][22]~q )))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux73~10_combout ))))

	.dataa(\MULT1|bancoRegister|registers[9][22]~q ),
	.datab(\MULT1|bancoRegister|registers[11][22]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux73~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~11 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux73~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~17_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o ) # (\MULT1|bancoRegister|registers[13][22]~q )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][22]~q  & (!\Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[12][22]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[13][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~17 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux73~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~18_combout  = (\MULT1|bancoRegister|Mux73~17_combout  & ((\MULT1|bancoRegister|registers[15][22]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux73~17_combout  & (((\MULT1|bancoRegister|registers[14][22]~q  & 
// \Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[15][22]~q ),
	.datab(\MULT1|bancoRegister|Mux73~17_combout ),
	.datac(\MULT1|bancoRegister|registers[14][22]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~18 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux73~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y34_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux73~16_combout  & ((\MULT1|bancoRegister|Mux73~18_combout ))) # (!\MULT1|bancoRegister|Mux73~16_combout  & (\MULT1|bancoRegister|Mux73~11_combout )))) # 
// (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux73~16_combout ))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux73~16_combout ),
	.datac(\MULT1|bancoRegister|Mux73~11_combout ),
	.datad(\MULT1|bancoRegister|Mux73~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~19 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux73~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~0_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[21][22]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[17][22]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][22]~q ),
	.datac(\MULT1|bancoRegister|registers[21][22]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~0 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~1_combout  = (\MULT1|bancoRegister|Mux73~0_combout  & (((\MULT1|bancoRegister|registers[29][22]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux73~0_combout  & (\Regin[3]~input_o  & 
// ((\MULT1|bancoRegister|registers[25][22]~q ))))

	.dataa(\MULT1|bancoRegister|Mux73~0_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[29][22]~q ),
	.datad(\MULT1|bancoRegister|registers[25][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~1 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~2_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|registers[26][22]~q )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[18][22]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][22]~q ),
	.datad(\MULT1|bancoRegister|registers[18][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~3_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux73~2_combout  & (\MULT1|bancoRegister|registers[30][22]~q )) # (!\MULT1|bancoRegister|Mux73~2_combout  & ((\MULT1|bancoRegister|registers[22][22]~q ))))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux73~2_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux73~2_combout ),
	.datac(\MULT1|bancoRegister|registers[30][22]~q ),
	.datad(\MULT1|bancoRegister|registers[22][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~3 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux73~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~4_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[24][22]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[16][22]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[24][22]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[16][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~4 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux73~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~5_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux73~4_combout  & (\MULT1|bancoRegister|registers[28][22]~q )) # (!\MULT1|bancoRegister|Mux73~4_combout  & ((\MULT1|bancoRegister|registers[20][22]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux73~4_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[28][22]~q ),
	.datac(\MULT1|bancoRegister|registers[20][22]~q ),
	.datad(\MULT1|bancoRegister|Mux73~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~5 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux73~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~6_combout  = (\Regin[1]~input_o  & ((\Regin[0]~input_o ) # ((\MULT1|bancoRegister|Mux73~3_combout )))) # (!\Regin[1]~input_o  & (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux73~5_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux73~3_combout ),
	.datad(\MULT1|bancoRegister|Mux73~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~6 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux73~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~7_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[23][22]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[19][22]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[19][22]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[23][22]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~7 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux73~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~8_combout  = (\MULT1|bancoRegister|Mux73~7_combout  & (((\MULT1|bancoRegister|registers[31][22]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux73~7_combout  & (\Regin[3]~input_o  & 
// (\MULT1|bancoRegister|registers[27][22]~q )))

	.dataa(\MULT1|bancoRegister|Mux73~7_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[27][22]~q ),
	.datad(\MULT1|bancoRegister|registers[31][22]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~8 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux73~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~9_combout  = (\MULT1|bancoRegister|Mux73~6_combout  & (((\MULT1|bancoRegister|Mux73~8_combout ) # (!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux73~6_combout  & (\MULT1|bancoRegister|Mux73~1_combout  & (\Regin[0]~input_o 
// )))

	.dataa(\MULT1|bancoRegister|Mux73~1_combout ),
	.datab(\MULT1|bancoRegister|Mux73~6_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux73~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~9 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux73~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux73~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux73~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux73~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux73~19_combout ))

	.dataa(gnd),
	.datab(\Regin[4]~input_o ),
	.datac(\MULT1|bancoRegister|Mux73~19_combout ),
	.datad(\MULT1|bancoRegister|Mux73~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux73~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux73~20 .lut_mask = 16'hFC30;
defparam \MULT1|bancoRegister|Mux73~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][23]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][23]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[13][23]~q ),
	.datac(\MULT1|bancoRegister|registers[12][23]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~17 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux72~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~18_combout  = (\MULT1|bancoRegister|Mux72~17_combout  & ((\MULT1|bancoRegister|registers[15][23]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux72~17_combout  & (((\MULT1|bancoRegister|registers[14][23]~q  & 
// \Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux72~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][23]~q ),
	.datac(\MULT1|bancoRegister|registers[14][23]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~18 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux72~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][23]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][23]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][23]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[3][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~14 .lut_mask = 16'hE020;
defparam \MULT1|bancoRegister|Mux72~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~15_combout  = (\MULT1|bancoRegister|Mux72~14_combout ) # ((\MULT1|bancoRegister|registers[2][23]~q  & (\Regin[1]~input_o  & !\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[2][23]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux72~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~15 .lut_mask = 16'hFF08;
defparam \MULT1|bancoRegister|Mux72~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~12_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o ) # (\MULT1|bancoRegister|registers[10][23]~q )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][23]~q  & (!\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[8][23]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[10][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~12 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux72~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux72~12_combout  & (\MULT1|bancoRegister|registers[11][23]~q )) # (!\MULT1|bancoRegister|Mux72~12_combout  & ((\MULT1|bancoRegister|registers[9][23]~q ))))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux72~12_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[11][23]~q ),
	.datac(\MULT1|bancoRegister|registers[9][23]~q ),
	.datad(\MULT1|bancoRegister|Mux72~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux72~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~16_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux72~13_combout ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux72~15_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux72~15_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux72~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~16 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux72~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~10_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][23]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((!\Regin[1]~input_o  & \MULT1|bancoRegister|registers[4][23]~q ))))

	.dataa(\MULT1|bancoRegister|registers[5][23]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[4][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~10 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux72~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux72~10_combout  & (\MULT1|bancoRegister|registers[7][23]~q )) # (!\MULT1|bancoRegister|Mux72~10_combout  & ((\MULT1|bancoRegister|registers[6][23]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux72~10_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][23]~q ),
	.datac(\MULT1|bancoRegister|registers[6][23]~q ),
	.datad(\MULT1|bancoRegister|Mux72~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux72~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux72~16_combout  & (\MULT1|bancoRegister|Mux72~18_combout )) # (!\MULT1|bancoRegister|Mux72~16_combout  & ((\MULT1|bancoRegister|Mux72~11_combout ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux72~16_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux72~18_combout ),
	.datac(\MULT1|bancoRegister|Mux72~16_combout ),
	.datad(\MULT1|bancoRegister|Mux72~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~19 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux72~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~7_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[27][23]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[19][23]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[27][23]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[19][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~7 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux72~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~8_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux72~7_combout  & (\MULT1|bancoRegister|registers[31][23]~q )) # (!\MULT1|bancoRegister|Mux72~7_combout  & ((\MULT1|bancoRegister|registers[23][23]~q ))))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux72~7_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux72~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][23]~q ),
	.datad(\MULT1|bancoRegister|registers[23][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~8 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux72~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~0_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|registers[25][23]~q )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[17][23]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[25][23]~q ),
	.datad(\MULT1|bancoRegister|registers[17][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~0 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux72~0_combout  & ((\MULT1|bancoRegister|registers[29][23]~q ))) # (!\MULT1|bancoRegister|Mux72~0_combout  & (\MULT1|bancoRegister|registers[21][23]~q )))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux72~0_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[21][23]~q ),
	.datac(\MULT1|bancoRegister|registers[29][23]~q ),
	.datad(\MULT1|bancoRegister|Mux72~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~1 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~2_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[22][23]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[18][23]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[22][23]~q ),
	.datad(\MULT1|bancoRegister|registers[18][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~2 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~3_combout  = (\MULT1|bancoRegister|Mux72~2_combout  & ((\MULT1|bancoRegister|registers[30][23]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux72~2_combout  & (((\MULT1|bancoRegister|registers[26][23]~q  & 
// \Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[30][23]~q ),
	.datab(\MULT1|bancoRegister|Mux72~2_combout ),
	.datac(\MULT1|bancoRegister|registers[26][23]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~4_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[20][23]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[16][23]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[20][23]~q ),
	.datad(\MULT1|bancoRegister|registers[16][23]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~4 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux72~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux72~4_combout  & ((\MULT1|bancoRegister|registers[28][23]~q ))) # (!\MULT1|bancoRegister|Mux72~4_combout  & (\MULT1|bancoRegister|registers[24][23]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux72~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[24][23]~q ),
	.datab(\MULT1|bancoRegister|registers[28][23]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux72~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~5 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux72~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~6_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux72~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux72~5_combout )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux72~3_combout ),
	.datad(\MULT1|bancoRegister|Mux72~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~6 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux72~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~9_combout  = (\MULT1|bancoRegister|Mux72~6_combout  & ((\MULT1|bancoRegister|Mux72~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux72~6_combout  & (((\MULT1|bancoRegister|Mux72~1_combout  & \Regin[0]~input_o 
// ))))

	.dataa(\MULT1|bancoRegister|Mux72~8_combout ),
	.datab(\MULT1|bancoRegister|Mux72~1_combout ),
	.datac(\MULT1|bancoRegister|Mux72~6_combout ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~9 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux72~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux72~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux72~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux72~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux72~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux72~19_combout ),
	.datab(gnd),
	.datac(\Regin[4]~input_o ),
	.datad(\MULT1|bancoRegister|Mux72~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux72~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux72~20 .lut_mask = 16'hFA0A;
defparam \MULT1|bancoRegister|Mux72~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~12_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[5][24]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[4][24]~q )))))

	.dataa(\MULT1|bancoRegister|registers[5][24]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[4][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~12 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux71~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux71~12_combout  & ((\MULT1|bancoRegister|registers[7][24]~q ))) # (!\MULT1|bancoRegister|Mux71~12_combout  & (\MULT1|bancoRegister|registers[6][24]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux71~12_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux71~12_combout ),
	.datac(\MULT1|bancoRegister|registers[6][24]~q ),
	.datad(\MULT1|bancoRegister|registers[7][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux71~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][24]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][24]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][24]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[3][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~14 .lut_mask = 16'hC808;
defparam \MULT1|bancoRegister|Mux71~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~15_combout  = (\MULT1|bancoRegister|Mux71~14_combout ) # ((!\Regin[0]~input_o  & (\Regin[1]~input_o  & \MULT1|bancoRegister|registers[2][24]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux71~14_combout ),
	.datad(\MULT1|bancoRegister|registers[2][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~15 .lut_mask = 16'hF4F0;
defparam \MULT1|bancoRegister|Mux71~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~16_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux71~13_combout ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((!\Regin[3]~input_o  & \MULT1|bancoRegister|Mux71~15_combout ))))

	.dataa(\MULT1|bancoRegister|Mux71~13_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux71~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~16 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux71~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~17_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o ) # (\MULT1|bancoRegister|registers[13][24]~q )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][24]~q  & (!\Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[12][24]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[13][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~17 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux71~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux71~17_combout  & ((\MULT1|bancoRegister|registers[15][24]~q ))) # (!\MULT1|bancoRegister|Mux71~17_combout  & (\MULT1|bancoRegister|registers[14][24]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux71~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][24]~q ),
	.datab(\MULT1|bancoRegister|registers[15][24]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux71~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~18 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux71~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~10_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][24]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][24]~q ))))

	.dataa(\MULT1|bancoRegister|registers[8][24]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[10][24]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~10 .lut_mask = 16'hFC22;
defparam \MULT1|bancoRegister|Mux71~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~11_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux71~10_combout  & (\MULT1|bancoRegister|registers[11][24]~q )) # (!\MULT1|bancoRegister|Mux71~10_combout  & ((\MULT1|bancoRegister|registers[9][24]~q ))))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux71~10_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[11][24]~q ),
	.datac(\MULT1|bancoRegister|registers[9][24]~q ),
	.datad(\MULT1|bancoRegister|Mux71~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux71~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux71~16_combout  & (\MULT1|bancoRegister|Mux71~18_combout )) # (!\MULT1|bancoRegister|Mux71~16_combout  & ((\MULT1|bancoRegister|Mux71~11_combout ))))) # 
// (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux71~16_combout ))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux71~16_combout ),
	.datac(\MULT1|bancoRegister|Mux71~18_combout ),
	.datad(\MULT1|bancoRegister|Mux71~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~19 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux71~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~4_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[24][24]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][24]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[16][24]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~4 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~5_combout  = (\MULT1|bancoRegister|Mux71~4_combout  & (((\MULT1|bancoRegister|registers[28][24]~q )) # (!\Regin[2]~input_o ))) # (!\MULT1|bancoRegister|Mux71~4_combout  & (\Regin[2]~input_o  & 
// ((\MULT1|bancoRegister|registers[20][24]~q ))))

	.dataa(\MULT1|bancoRegister|Mux71~4_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[28][24]~q ),
	.datad(\MULT1|bancoRegister|registers[20][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~5 .lut_mask = 16'hE6A2;
defparam \MULT1|bancoRegister|Mux71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~2_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[26][24]~q ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[18][24]~q  & ((!\Regin[2]~input_o ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][24]~q ),
	.datac(\MULT1|bancoRegister|registers[26][24]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~2 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~3_combout  = (\MULT1|bancoRegister|Mux71~2_combout  & ((\MULT1|bancoRegister|registers[30][24]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux71~2_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[22][24]~q ))))

	.dataa(\MULT1|bancoRegister|Mux71~2_combout ),
	.datab(\MULT1|bancoRegister|registers[30][24]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[22][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~3 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~6_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o ) # (\MULT1|bancoRegister|Mux71~3_combout )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux71~5_combout  & (!\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux71~5_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux71~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~6 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux71~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~0_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[21][24]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[17][24]~q  & !\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[21][24]~q ),
	.datab(\MULT1|bancoRegister|registers[17][24]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~0 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~1_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux71~0_combout  & (\MULT1|bancoRegister|registers[29][24]~q )) # (!\MULT1|bancoRegister|Mux71~0_combout  & ((\MULT1|bancoRegister|registers[25][24]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux71~0_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[29][24]~q ),
	.datac(\MULT1|bancoRegister|Mux71~0_combout ),
	.datad(\MULT1|bancoRegister|registers[25][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~1 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~7_combout  = (\Regin[3]~input_o  & (\Regin[2]~input_o )) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[23][24]~q ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[19][24]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[19][24]~q ),
	.datad(\MULT1|bancoRegister|registers[23][24]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~7 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux71~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~8_combout  = (\MULT1|bancoRegister|Mux71~7_combout  & ((\MULT1|bancoRegister|registers[31][24]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux71~7_combout  & (((\MULT1|bancoRegister|registers[27][24]~q  & 
// \Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[31][24]~q ),
	.datab(\MULT1|bancoRegister|registers[27][24]~q ),
	.datac(\MULT1|bancoRegister|Mux71~7_combout ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~8 .lut_mask = 16'hACF0;
defparam \MULT1|bancoRegister|Mux71~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~9_combout  = (\MULT1|bancoRegister|Mux71~6_combout  & (((\MULT1|bancoRegister|Mux71~8_combout )) # (!\Regin[0]~input_o ))) # (!\MULT1|bancoRegister|Mux71~6_combout  & (\Regin[0]~input_o  & (\MULT1|bancoRegister|Mux71~1_combout 
// )))

	.dataa(\MULT1|bancoRegister|Mux71~6_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux71~1_combout ),
	.datad(\MULT1|bancoRegister|Mux71~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~9 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux71~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux71~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux71~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux71~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux71~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux71~19_combout ),
	.datab(\Regin[4]~input_o ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux71~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux71~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux71~20 .lut_mask = 16'hEE22;
defparam \MULT1|bancoRegister|Mux71~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~10_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[5][25]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[4][25]~q )))))

	.dataa(\MULT1|bancoRegister|registers[5][25]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[4][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~10 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux70~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux70~10_combout  & ((\MULT1|bancoRegister|registers[7][25]~q ))) # (!\MULT1|bancoRegister|Mux70~10_combout  & (\MULT1|bancoRegister|registers[6][25]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux70~10_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux70~10_combout ),
	.datac(\MULT1|bancoRegister|registers[6][25]~q ),
	.datad(\MULT1|bancoRegister|registers[7][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~11 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux70~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][25]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][25]~q )))))

	.dataa(\MULT1|bancoRegister|registers[13][25]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[12][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~17 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux70~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux70~17_combout  & ((\MULT1|bancoRegister|registers[15][25]~q ))) # (!\MULT1|bancoRegister|Mux70~17_combout  & (\MULT1|bancoRegister|registers[14][25]~q )))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux70~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[14][25]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[15][25]~q ),
	.datad(\MULT1|bancoRegister|Mux70~17_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~18 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux70~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][25]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][25]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[1][25]~q ),
	.datac(\MULT1|bancoRegister|registers[3][25]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~14 .lut_mask = 16'hA088;
defparam \MULT1|bancoRegister|Mux70~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~15_combout  = (\MULT1|bancoRegister|Mux70~14_combout ) # ((!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[2][25]~q  & \Regin[1]~input_o )))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux70~14_combout ),
	.datac(\MULT1|bancoRegister|registers[2][25]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~15 .lut_mask = 16'hDCCC;
defparam \MULT1|bancoRegister|Mux70~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~12_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[10][25]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[8][25]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[10][25]~q ),
	.datac(\MULT1|bancoRegister|registers[8][25]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~12 .lut_mask = 16'hEE50;
defparam \MULT1|bancoRegister|Mux70~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux70~12_combout  & ((\MULT1|bancoRegister|registers[11][25]~q ))) # (!\MULT1|bancoRegister|Mux70~12_combout  & (\MULT1|bancoRegister|registers[9][25]~q )))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux70~12_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[9][25]~q ),
	.datac(\MULT1|bancoRegister|Mux70~12_combout ),
	.datad(\MULT1|bancoRegister|registers[11][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~13 .lut_mask = 16'hF858;
defparam \MULT1|bancoRegister|Mux70~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~16_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|Mux70~13_combout )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux70~15_combout  & (!\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux70~15_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux70~13_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~16 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux70~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux70~16_combout  & ((\MULT1|bancoRegister|Mux70~18_combout ))) # (!\MULT1|bancoRegister|Mux70~16_combout  & (\MULT1|bancoRegister|Mux70~11_combout )))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux70~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux70~11_combout ),
	.datab(\MULT1|bancoRegister|Mux70~18_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux70~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~19 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux70~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~0_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|registers[25][25]~q )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[17][25]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[25][25]~q ),
	.datad(\MULT1|bancoRegister|registers[17][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~0 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux70~0_combout  & ((\MULT1|bancoRegister|registers[29][25]~q ))) # (!\MULT1|bancoRegister|Mux70~0_combout  & (\MULT1|bancoRegister|registers[21][25]~q )))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux70~0_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux70~0_combout ),
	.datac(\MULT1|bancoRegister|registers[21][25]~q ),
	.datad(\MULT1|bancoRegister|registers[29][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~1 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~7_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|registers[27][25]~q )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][25]~q  & (!\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[19][25]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[27][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~7 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux70~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~8_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux70~7_combout  & (\MULT1|bancoRegister|registers[31][25]~q )) # (!\MULT1|bancoRegister|Mux70~7_combout  & ((\MULT1|bancoRegister|registers[23][25]~q ))))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux70~7_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux70~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][25]~q ),
	.datad(\MULT1|bancoRegister|registers[23][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~8 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux70~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~2_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o ) # (\MULT1|bancoRegister|registers[22][25]~q )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[18][25]~q  & (!\Regin[3]~input_o )))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][25]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[22][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~2 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~3_combout  = (\MULT1|bancoRegister|Mux70~2_combout  & (((\MULT1|bancoRegister|registers[30][25]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux70~2_combout  & (\Regin[3]~input_o  & 
// (\MULT1|bancoRegister|registers[26][25]~q )))

	.dataa(\MULT1|bancoRegister|Mux70~2_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][25]~q ),
	.datad(\MULT1|bancoRegister|registers[30][25]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[20][25]~q ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[16][25]~q ))))

	.dataa(\MULT1|bancoRegister|registers[16][25]~q ),
	.datab(\MULT1|bancoRegister|registers[20][25]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~4 .lut_mask = 16'hFC0A;
defparam \MULT1|bancoRegister|Mux70~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux70~4_combout  & (\MULT1|bancoRegister|registers[28][25]~q )) # (!\MULT1|bancoRegister|Mux70~4_combout  & ((\MULT1|bancoRegister|registers[24][25]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux70~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][25]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[24][25]~q ),
	.datad(\MULT1|bancoRegister|Mux70~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux70~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux70~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux70~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux70~3_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux70~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~6 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux70~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux70~6_combout  & ((\MULT1|bancoRegister|Mux70~8_combout ))) # (!\MULT1|bancoRegister|Mux70~6_combout  & (\MULT1|bancoRegister|Mux70~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux70~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux70~1_combout ),
	.datab(\MULT1|bancoRegister|Mux70~8_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux70~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux70~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux70~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux70~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux70~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux70~19_combout ))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux70~19_combout ),
	.datac(\Regin[4]~input_o ),
	.datad(\MULT1|bancoRegister|Mux70~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux70~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux70~20 .lut_mask = 16'hFC0C;
defparam \MULT1|bancoRegister|Mux70~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~0_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[21][26]~q ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[17][26]~q  & ((!\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[17][26]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[21][26]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~0 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~1_combout  = (\MULT1|bancoRegister|Mux69~0_combout  & (((\MULT1|bancoRegister|registers[29][26]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux69~0_combout  & (\Regin[3]~input_o  & 
// (\MULT1|bancoRegister|registers[25][26]~q )))

	.dataa(\MULT1|bancoRegister|Mux69~0_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[25][26]~q ),
	.datad(\MULT1|bancoRegister|registers[29][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~1 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~7_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[23][26]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][26]~q )))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[19][26]~q ),
	.datad(\MULT1|bancoRegister|registers[23][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~7 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux69~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~8_combout  = (\MULT1|bancoRegister|Mux69~7_combout  & ((\MULT1|bancoRegister|registers[31][26]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux69~7_combout  & (((\Regin[3]~input_o  & 
// \MULT1|bancoRegister|registers[27][26]~q ))))

	.dataa(\MULT1|bancoRegister|registers[31][26]~q ),
	.datab(\MULT1|bancoRegister|Mux69~7_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[27][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~8 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux69~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~2_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[26][26]~q ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[18][26]~q  & ((!\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[18][26]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][26]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~2 .lut_mask = 16'hCCE2;
defparam \MULT1|bancoRegister|Mux69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~3_combout  = (\MULT1|bancoRegister|Mux69~2_combout  & ((\MULT1|bancoRegister|registers[30][26]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux69~2_combout  & (((\MULT1|bancoRegister|registers[22][26]~q  & 
// \Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[30][26]~q ),
	.datab(\MULT1|bancoRegister|Mux69~2_combout ),
	.datac(\MULT1|bancoRegister|registers[22][26]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~3 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux69~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|registers[24][26]~q )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][26]~q  & (!\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[16][26]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~4 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~5_combout  = (\MULT1|bancoRegister|Mux69~4_combout  & (((\MULT1|bancoRegister|registers[28][26]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux69~4_combout  & (\MULT1|bancoRegister|registers[20][26]~q  & 
// (\Regin[2]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[20][26]~q ),
	.datab(\MULT1|bancoRegister|Mux69~4_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[28][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~5 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux69~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux69~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux69~5_combout )))))

	.dataa(\MULT1|bancoRegister|Mux69~3_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux69~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~6 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux69~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux69~6_combout  & ((\MULT1|bancoRegister|Mux69~8_combout ))) # (!\MULT1|bancoRegister|Mux69~6_combout  & (\MULT1|bancoRegister|Mux69~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux69~6_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux69~1_combout ),
	.datac(\MULT1|bancoRegister|Mux69~8_combout ),
	.datad(\MULT1|bancoRegister|Mux69~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~9 .lut_mask = 16'hF588;
defparam \MULT1|bancoRegister|Mux69~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~17_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o ) # (\MULT1|bancoRegister|registers[13][26]~q )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][26]~q  & (!\Regin[1]~input_o )))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[12][26]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[13][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~17 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux69~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~18_combout  = (\MULT1|bancoRegister|Mux69~17_combout  & (((\MULT1|bancoRegister|registers[15][26]~q )) # (!\Regin[1]~input_o ))) # (!\MULT1|bancoRegister|Mux69~17_combout  & (\Regin[1]~input_o  & 
// (\MULT1|bancoRegister|registers[14][26]~q )))

	.dataa(\MULT1|bancoRegister|Mux69~17_combout ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[14][26]~q ),
	.datad(\MULT1|bancoRegister|registers[15][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~18 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux69~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~10_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o ) # (\MULT1|bancoRegister|registers[10][26]~q )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][26]~q  & (!\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[8][26]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[10][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~10 .lut_mask = 16'hCEC2;
defparam \MULT1|bancoRegister|Mux69~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~11_combout  = (\MULT1|bancoRegister|Mux69~10_combout  & ((\MULT1|bancoRegister|registers[11][26]~q ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux69~10_combout  & (((\Regin[0]~input_o  & 
// \MULT1|bancoRegister|registers[9][26]~q ))))

	.dataa(\MULT1|bancoRegister|registers[11][26]~q ),
	.datab(\MULT1|bancoRegister|Mux69~10_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[9][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~11 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux69~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~12_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o ) # ((\MULT1|bancoRegister|registers[5][26]~q )))) # (!\Regin[0]~input_o  & (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[4][26]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[4][26]~q ),
	.datad(\MULT1|bancoRegister|registers[5][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~12 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux69~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux69~12_combout  & ((\MULT1|bancoRegister|registers[7][26]~q ))) # (!\MULT1|bancoRegister|Mux69~12_combout  & (\MULT1|bancoRegister|registers[6][26]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux69~12_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux69~12_combout ),
	.datac(\MULT1|bancoRegister|registers[6][26]~q ),
	.datad(\MULT1|bancoRegister|registers[7][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~13 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux69~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][26]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][26]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[1][26]~q ),
	.datad(\MULT1|bancoRegister|registers[3][26]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~14 .lut_mask = 16'hA820;
defparam \MULT1|bancoRegister|Mux69~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~15_combout  = (\MULT1|bancoRegister|Mux69~14_combout ) # ((\MULT1|bancoRegister|registers[2][26]~q  & (\Regin[1]~input_o  & !\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[2][26]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux69~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~15 .lut_mask = 16'hFF08;
defparam \MULT1|bancoRegister|Mux69~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~16_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|Mux69~13_combout )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux69~15_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux69~13_combout ),
	.datad(\MULT1|bancoRegister|Mux69~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~16 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux69~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~19_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux69~16_combout  & (\MULT1|bancoRegister|Mux69~18_combout )) # (!\MULT1|bancoRegister|Mux69~16_combout  & ((\MULT1|bancoRegister|Mux69~11_combout ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux69~16_combout ))))

	.dataa(\MULT1|bancoRegister|Mux69~18_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux69~11_combout ),
	.datad(\MULT1|bancoRegister|Mux69~16_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~19 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux69~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux69~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux69~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux69~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux69~19_combout )))

	.dataa(\Regin[4]~input_o ),
	.datab(\MULT1|bancoRegister|Mux69~9_combout ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux69~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux69~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux69~20 .lut_mask = 16'hDD88;
defparam \MULT1|bancoRegister|Mux69~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~0_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o ) # (\MULT1|bancoRegister|registers[25][27]~q )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[17][27]~q  & (!\Regin[2]~input_o )))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][27]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[25][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~0 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux68~0_combout  & ((\MULT1|bancoRegister|registers[29][27]~q ))) # (!\MULT1|bancoRegister|Mux68~0_combout  & (\MULT1|bancoRegister|registers[21][27]~q )))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux68~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[21][27]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[29][27]~q ),
	.datad(\MULT1|bancoRegister|Mux68~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~1 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~7_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[27][27]~q ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[19][27]~q  & ((!\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[19][27]~q ),
	.datab(\MULT1|bancoRegister|registers[27][27]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~7 .lut_mask = 16'hF0CA;
defparam \MULT1|bancoRegister|Mux68~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~8_combout  = (\MULT1|bancoRegister|Mux68~7_combout  & (((\MULT1|bancoRegister|registers[31][27]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux68~7_combout  & (\MULT1|bancoRegister|registers[23][27]~q  & 
// ((\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[23][27]~q ),
	.datab(\MULT1|bancoRegister|registers[31][27]~q ),
	.datac(\MULT1|bancoRegister|Mux68~7_combout ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~8 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux68~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[20][27]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[16][27]~q )))))

	.dataa(\MULT1|bancoRegister|registers[20][27]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[16][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~4 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux68~4_combout  & ((\MULT1|bancoRegister|registers[28][27]~q ))) # (!\MULT1|bancoRegister|Mux68~4_combout  & (\MULT1|bancoRegister|registers[24][27]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux68~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[24][27]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[28][27]~q ),
	.datad(\MULT1|bancoRegister|Mux68~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~5 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux68~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~2_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[22][27]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[18][27]~q )))))

	.dataa(\MULT1|bancoRegister|registers[22][27]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[18][27]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~2 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~3_combout  = (\MULT1|bancoRegister|Mux68~2_combout  & (((\MULT1|bancoRegister|registers[30][27]~q )) # (!\Regin[3]~input_o ))) # (!\MULT1|bancoRegister|Mux68~2_combout  & (\Regin[3]~input_o  & 
// (\MULT1|bancoRegister|registers[26][27]~q )))

	.dataa(\MULT1|bancoRegister|Mux68~2_combout ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][27]~q ),
	.datad(\MULT1|bancoRegister|registers[30][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~3 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux68~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux68~5_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux68~5_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux68~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~6 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux68~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux68~6_combout  & ((\MULT1|bancoRegister|Mux68~8_combout ))) # (!\MULT1|bancoRegister|Mux68~6_combout  & (\MULT1|bancoRegister|Mux68~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux68~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux68~1_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux68~8_combout ),
	.datad(\MULT1|bancoRegister|Mux68~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~9 .lut_mask = 16'hF388;
defparam \MULT1|bancoRegister|Mux68~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~10_combout  = (\Regin[1]~input_o  & (\Regin[0]~input_o )) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][27]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][27]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[4][27]~q ),
	.datad(\MULT1|bancoRegister|registers[5][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~10 .lut_mask = 16'hDC98;
defparam \MULT1|bancoRegister|Mux68~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux68~10_combout  & ((\MULT1|bancoRegister|registers[7][27]~q ))) # (!\MULT1|bancoRegister|Mux68~10_combout  & (\MULT1|bancoRegister|registers[6][27]~q )))) # 
// (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux68~10_combout ))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux68~10_combout ),
	.datac(\MULT1|bancoRegister|registers[6][27]~q ),
	.datad(\MULT1|bancoRegister|registers[7][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~11 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux68~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~17_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[13][27]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((!\Regin[1]~input_o  & \MULT1|bancoRegister|registers[12][27]~q ))))

	.dataa(\MULT1|bancoRegister|registers[13][27]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[12][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~17 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux68~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~18_combout  = (\MULT1|bancoRegister|Mux68~17_combout  & (((\MULT1|bancoRegister|registers[15][27]~q ) # (!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux68~17_combout  & (\MULT1|bancoRegister|registers[14][27]~q  & 
// (\Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux68~17_combout ),
	.datab(\MULT1|bancoRegister|registers[14][27]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[15][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~18 .lut_mask = 16'hEA4A;
defparam \MULT1|bancoRegister|Mux68~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~12_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o ) # (\MULT1|bancoRegister|registers[10][27]~q )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][27]~q  & (!\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[8][27]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[10][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~12 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux68~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~13_combout  = (\MULT1|bancoRegister|Mux68~12_combout  & ((\MULT1|bancoRegister|registers[11][27]~q ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux68~12_combout  & (((\Regin[0]~input_o  & 
// \MULT1|bancoRegister|registers[9][27]~q ))))

	.dataa(\MULT1|bancoRegister|registers[11][27]~q ),
	.datab(\MULT1|bancoRegister|Mux68~12_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[9][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~13 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux68~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][27]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][27]~q ))))

	.dataa(\MULT1|bancoRegister|registers[1][27]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[3][27]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~14 .lut_mask = 16'hC808;
defparam \MULT1|bancoRegister|Mux68~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~15_combout  = (\MULT1|bancoRegister|Mux68~14_combout ) # ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[2][27]~q  & !\Regin[0]~input_o )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[2][27]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux68~14_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~15 .lut_mask = 16'hFF08;
defparam \MULT1|bancoRegister|Mux68~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~16_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|Mux68~13_combout )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux68~15_combout ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|Mux68~13_combout ),
	.datad(\MULT1|bancoRegister|Mux68~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~16 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux68~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~19_combout  = (\MULT1|bancoRegister|Mux68~16_combout  & (((\MULT1|bancoRegister|Mux68~18_combout ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux68~16_combout  & (\MULT1|bancoRegister|Mux68~11_combout  & 
// ((\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux68~11_combout ),
	.datab(\MULT1|bancoRegister|Mux68~18_combout ),
	.datac(\MULT1|bancoRegister|Mux68~16_combout ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~19 .lut_mask = 16'hCAF0;
defparam \MULT1|bancoRegister|Mux68~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux68~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux68~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux68~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux68~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux68~9_combout ),
	.datac(\Regin[4]~input_o ),
	.datad(\MULT1|bancoRegister|Mux68~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux68~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux68~20 .lut_mask = 16'hCFC0;
defparam \MULT1|bancoRegister|Mux68~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (!\MULT1|bancoRegister|registers[3][28]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][28]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[3][28]~q ),
	.datad(\MULT1|bancoRegister|registers[1][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~14 .lut_mask = 16'h2A08;
defparam \MULT1|bancoRegister|Mux67~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~15_combout  = (\MULT1|bancoRegister|Mux67~14_combout ) # ((\Regin[1]~input_o  & (!\Regin[0]~input_o  & !\MULT1|bancoRegister|registers[2][28]~q )))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|Mux67~14_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[2][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~15 .lut_mask = 16'hCCCE;
defparam \MULT1|bancoRegister|Mux67~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~12_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o ) # ((\MULT1|bancoRegister|registers[5][28]~q )))) # (!\Regin[0]~input_o  & (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[4][28]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[5][28]~q ),
	.datad(\MULT1|bancoRegister|registers[4][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~12 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux67~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~13_combout  = (\MULT1|bancoRegister|Mux67~12_combout  & (((\MULT1|bancoRegister|registers[7][28]~q ) # (!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux67~12_combout  & (\MULT1|bancoRegister|registers[6][28]~q  & 
// (\Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[6][28]~q ),
	.datab(\MULT1|bancoRegister|Mux67~12_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[7][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~13 .lut_mask = 16'hEC2C;
defparam \MULT1|bancoRegister|Mux67~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~16_combout  = (\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux67~13_combout ) # (\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux67~15_combout  & ((!\Regin[3]~input_o ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux67~15_combout ),
	.datac(\MULT1|bancoRegister|Mux67~13_combout ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~16 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux67~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~17_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o ) # ((\MULT1|bancoRegister|registers[13][28]~q )))) # (!\Regin[0]~input_o  & (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[12][28]~q )))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[12][28]~q ),
	.datad(\MULT1|bancoRegister|registers[13][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~17 .lut_mask = 16'hBA98;
defparam \MULT1|bancoRegister|Mux67~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux67~17_combout  & (\MULT1|bancoRegister|registers[15][28]~q )) # (!\MULT1|bancoRegister|Mux67~17_combout  & ((\MULT1|bancoRegister|registers[14][28]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux67~17_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[15][28]~q ),
	.datac(\MULT1|bancoRegister|Mux67~17_combout ),
	.datad(\MULT1|bancoRegister|registers[14][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~18 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux67~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~10_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][28]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][28]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[8][28]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[10][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~10 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux67~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~11_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux67~10_combout  & (\MULT1|bancoRegister|registers[11][28]~q )) # (!\MULT1|bancoRegister|Mux67~10_combout  & ((\MULT1|bancoRegister|registers[9][28]~q ))))) # 
// (!\Regin[0]~input_o  & (\MULT1|bancoRegister|Mux67~10_combout ))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux67~10_combout ),
	.datac(\MULT1|bancoRegister|registers[11][28]~q ),
	.datad(\MULT1|bancoRegister|registers[9][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~11 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux67~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~19_combout  = (\MULT1|bancoRegister|Mux67~16_combout  & ((\MULT1|bancoRegister|Mux67~18_combout ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux67~16_combout  & (((\Regin[3]~input_o  & 
// \MULT1|bancoRegister|Mux67~11_combout ))))

	.dataa(\MULT1|bancoRegister|Mux67~16_combout ),
	.datab(\MULT1|bancoRegister|Mux67~18_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux67~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~19 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux67~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~7_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[23][28]~q ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[19][28]~q ))))

	.dataa(\MULT1|bancoRegister|registers[19][28]~q ),
	.datab(\MULT1|bancoRegister|registers[23][28]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~7 .lut_mask = 16'hFC0A;
defparam \MULT1|bancoRegister|Mux67~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~8_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux67~7_combout  & ((\MULT1|bancoRegister|registers[31][28]~q ))) # (!\MULT1|bancoRegister|Mux67~7_combout  & (\MULT1|bancoRegister|registers[27][28]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux67~7_combout ))))

	.dataa(\MULT1|bancoRegister|registers[27][28]~q ),
	.datab(\MULT1|bancoRegister|registers[31][28]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux67~7_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~8 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux67~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~4_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[24][28]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[16][28]~q ))))

	.dataa(\MULT1|bancoRegister|registers[16][28]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[24][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~4 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~5_combout  = (\MULT1|bancoRegister|Mux67~4_combout  & ((\MULT1|bancoRegister|registers[28][28]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux67~4_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[20][28]~q ))))

	.dataa(\MULT1|bancoRegister|registers[28][28]~q ),
	.datab(\MULT1|bancoRegister|Mux67~4_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[20][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~5 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux67~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~2_combout  = (\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[26][28]~q ) # (\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[18][28]~q  & ((!\Regin[2]~input_o ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][28]~q ),
	.datac(\MULT1|bancoRegister|registers[26][28]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~2 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~3_combout  = (\MULT1|bancoRegister|Mux67~2_combout  & (((\MULT1|bancoRegister|registers[30][28]~q ) # (!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux67~2_combout  & (\MULT1|bancoRegister|registers[22][28]~q  & 
// ((\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux67~2_combout ),
	.datab(\MULT1|bancoRegister|registers[22][28]~q ),
	.datac(\MULT1|bancoRegister|registers[30][28]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~3 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux67~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux67~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux67~5_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux67~5_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux67~3_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~6 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux67~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~0_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[21][28]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[17][28]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[21][28]~q ),
	.datad(\MULT1|bancoRegister|registers[17][28]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~0 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~1_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux67~0_combout  & (\MULT1|bancoRegister|registers[29][28]~q )) # (!\MULT1|bancoRegister|Mux67~0_combout  & ((\MULT1|bancoRegister|registers[25][28]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux67~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][28]~q ),
	.datab(\MULT1|bancoRegister|registers[25][28]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux67~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~1 .lut_mask = 16'hAFC0;
defparam \MULT1|bancoRegister|Mux67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~9_combout  = (\MULT1|bancoRegister|Mux67~6_combout  & ((\MULT1|bancoRegister|Mux67~8_combout ) # ((!\Regin[0]~input_o )))) # (!\MULT1|bancoRegister|Mux67~6_combout  & (((\Regin[0]~input_o  & \MULT1|bancoRegister|Mux67~1_combout 
// ))))

	.dataa(\MULT1|bancoRegister|Mux67~8_combout ),
	.datab(\MULT1|bancoRegister|Mux67~6_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux67~1_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~9 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux67~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux67~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux67~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux67~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux67~19_combout ))

	.dataa(gnd),
	.datab(\Regin[4]~input_o ),
	.datac(\MULT1|bancoRegister|Mux67~19_combout ),
	.datad(\MULT1|bancoRegister|Mux67~9_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux67~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux67~20 .lut_mask = 16'hFC30;
defparam \MULT1|bancoRegister|Mux67~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~0_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[25][29]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[17][29]~q )))))

	.dataa(\MULT1|bancoRegister|registers[25][29]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[17][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~0 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~1_combout  = (\MULT1|bancoRegister|Mux66~0_combout  & ((\MULT1|bancoRegister|registers[29][29]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux66~0_combout  & (((\MULT1|bancoRegister|registers[21][29]~q  & 
// \Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[29][29]~q ),
	.datab(\MULT1|bancoRegister|Mux66~0_combout ),
	.datac(\MULT1|bancoRegister|registers[21][29]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~1 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~7_combout  = (\Regin[3]~input_o  & ((\Regin[2]~input_o ) # ((\MULT1|bancoRegister|registers[27][29]~q )))) # (!\Regin[3]~input_o  & (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[19][29]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[27][29]~q ),
	.datad(\MULT1|bancoRegister|registers[19][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~7 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux66~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~8_combout  = (\MULT1|bancoRegister|Mux66~7_combout  & ((\MULT1|bancoRegister|registers[31][29]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux66~7_combout  & (((\MULT1|bancoRegister|registers[23][29]~q  & 
// \Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[31][29]~q ),
	.datab(\MULT1|bancoRegister|Mux66~7_combout ),
	.datac(\MULT1|bancoRegister|registers[23][29]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~8 .lut_mask = 16'hB8CC;
defparam \MULT1|bancoRegister|Mux66~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~2_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o ) # (\MULT1|bancoRegister|registers[22][29]~q )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[18][29]~q  & (!\Regin[3]~input_o )))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][29]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[22][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~2 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~3_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux66~2_combout  & (\MULT1|bancoRegister|registers[30][29]~q )) # (!\MULT1|bancoRegister|Mux66~2_combout  & ((\MULT1|bancoRegister|registers[26][29]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux66~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][29]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][29]~q ),
	.datad(\MULT1|bancoRegister|Mux66~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~4_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[20][29]~q ) # ((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|registers[16][29]~q  & !\Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[20][29]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[16][29]~q ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~4 .lut_mask = 16'hCCB8;
defparam \MULT1|bancoRegister|Mux66~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux66~4_combout  & ((\MULT1|bancoRegister|registers[28][29]~q ))) # (!\MULT1|bancoRegister|Mux66~4_combout  & (\MULT1|bancoRegister|registers[24][29]~q )))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux66~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[24][29]~q ),
	.datab(\MULT1|bancoRegister|registers[28][29]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux66~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~5 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux66~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~6_combout  = (\Regin[0]~input_o  & (\Regin[1]~input_o )) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux66~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux66~5_combout )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux66~3_combout ),
	.datad(\MULT1|bancoRegister|Mux66~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~6 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux66~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux66~6_combout  & ((\MULT1|bancoRegister|Mux66~8_combout ))) # (!\MULT1|bancoRegister|Mux66~6_combout  & (\MULT1|bancoRegister|Mux66~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux66~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux66~1_combout ),
	.datab(\MULT1|bancoRegister|Mux66~8_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux66~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux66~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~12_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][29]~q ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((!\Regin[0]~input_o  & \MULT1|bancoRegister|registers[8][29]~q ))))

	.dataa(\MULT1|bancoRegister|registers[10][29]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[8][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~12 .lut_mask = 16'hCBC8;
defparam \MULT1|bancoRegister|Mux66~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux66~12_combout  & (\MULT1|bancoRegister|registers[11][29]~q )) # (!\MULT1|bancoRegister|Mux66~12_combout  & ((\MULT1|bancoRegister|registers[9][29]~q ))))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux66~12_combout ))))

	.dataa(\MULT1|bancoRegister|registers[11][29]~q ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|Mux66~12_combout ),
	.datad(\MULT1|bancoRegister|registers[9][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~13 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux66~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][29]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][29]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|registers[3][29]~q ),
	.datad(\MULT1|bancoRegister|registers[1][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~14 .lut_mask = 16'hA280;
defparam \MULT1|bancoRegister|Mux66~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~15_combout  = (\MULT1|bancoRegister|Mux66~14_combout ) # ((!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[2][29]~q  & \Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux66~14_combout ),
	.datab(\Regin[0]~input_o ),
	.datac(\MULT1|bancoRegister|registers[2][29]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~15 .lut_mask = 16'hBAAA;
defparam \MULT1|bancoRegister|Mux66~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~16_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux66~13_combout )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux66~15_combout )))))

	.dataa(\MULT1|bancoRegister|Mux66~13_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|Mux66~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~16 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux66~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~10_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[5][29]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[4][29]~q )))))

	.dataa(\MULT1|bancoRegister|registers[5][29]~q ),
	.datab(\MULT1|bancoRegister|registers[4][29]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~10 .lut_mask = 16'hFA0C;
defparam \MULT1|bancoRegister|Mux66~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux66~10_combout  & (\MULT1|bancoRegister|registers[7][29]~q )) # (!\MULT1|bancoRegister|Mux66~10_combout  & ((\MULT1|bancoRegister|registers[6][29]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux66~10_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][29]~q ),
	.datac(\MULT1|bancoRegister|registers[6][29]~q ),
	.datad(\MULT1|bancoRegister|Mux66~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux66~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[13][29]~q ))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][29]~q ))))

	.dataa(\MULT1|bancoRegister|registers[12][29]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[13][29]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~17 .lut_mask = 16'hF2C2;
defparam \MULT1|bancoRegister|Mux66~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~18_combout  = (\MULT1|bancoRegister|Mux66~17_combout  & (((\MULT1|bancoRegister|registers[15][29]~q ) # (!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux66~17_combout  & (\MULT1|bancoRegister|registers[14][29]~q  & 
// ((\Regin[1]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux66~17_combout ),
	.datab(\MULT1|bancoRegister|registers[14][29]~q ),
	.datac(\MULT1|bancoRegister|registers[15][29]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~18 .lut_mask = 16'hE4AA;
defparam \MULT1|bancoRegister|Mux66~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~19_combout  = (\MULT1|bancoRegister|Mux66~16_combout  & (((\MULT1|bancoRegister|Mux66~18_combout )) # (!\Regin[2]~input_o ))) # (!\MULT1|bancoRegister|Mux66~16_combout  & (\Regin[2]~input_o  & 
// (\MULT1|bancoRegister|Mux66~11_combout )))

	.dataa(\MULT1|bancoRegister|Mux66~16_combout ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|Mux66~11_combout ),
	.datad(\MULT1|bancoRegister|Mux66~18_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~19 .lut_mask = 16'hEA62;
defparam \MULT1|bancoRegister|Mux66~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux66~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux66~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux66~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux66~19_combout )))

	.dataa(gnd),
	.datab(\MULT1|bancoRegister|Mux66~9_combout ),
	.datac(\Regin[4]~input_o ),
	.datad(\MULT1|bancoRegister|Mux66~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux66~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux66~20 .lut_mask = 16'hCFC0;
defparam \MULT1|bancoRegister|Mux66~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~12_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o ) # (\MULT1|bancoRegister|registers[5][30]~q )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[4][30]~q  & (!\Regin[1]~input_o )))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[4][30]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[5][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~12 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux65~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~13_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux65~12_combout  & (\MULT1|bancoRegister|registers[7][30]~q )) # (!\MULT1|bancoRegister|Mux65~12_combout  & ((\MULT1|bancoRegister|registers[6][30]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux65~12_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][30]~q ),
	.datac(\MULT1|bancoRegister|registers[6][30]~q ),
	.datad(\MULT1|bancoRegister|Mux65~12_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~13 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux65~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[3][30]~q )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[1][30]~q )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[3][30]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[1][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~14 .lut_mask = 16'h8A80;
defparam \MULT1|bancoRegister|Mux65~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~15_combout  = (\MULT1|bancoRegister|Mux65~14_combout ) # ((\MULT1|bancoRegister|registers[2][30]~q  & (\Regin[1]~input_o  & !\Regin[0]~input_o )))

	.dataa(\MULT1|bancoRegister|Mux65~14_combout ),
	.datab(\MULT1|bancoRegister|registers[2][30]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~15 .lut_mask = 16'hAAEA;
defparam \MULT1|bancoRegister|Mux65~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~16_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux65~13_combout )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux65~15_combout )))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|Mux65~13_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|Mux65~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~16 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux65~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~17_combout  = (\Regin[1]~input_o  & (((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & ((\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[13][30]~q )) # (!\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[12][30]~q )))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[13][30]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[12][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~17 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux65~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~18_combout  = (\MULT1|bancoRegister|Mux65~17_combout  & ((\MULT1|bancoRegister|registers[15][30]~q ) # ((!\Regin[1]~input_o )))) # (!\MULT1|bancoRegister|Mux65~17_combout  & (((\Regin[1]~input_o  & 
// \MULT1|bancoRegister|registers[14][30]~q ))))

	.dataa(\MULT1|bancoRegister|Mux65~17_combout ),
	.datab(\MULT1|bancoRegister|registers[15][30]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[14][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~18 .lut_mask = 16'hDA8A;
defparam \MULT1|bancoRegister|Mux65~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~10_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[10][30]~q ) # ((\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|registers[8][30]~q  & !\Regin[0]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[10][30]~q ),
	.datab(\MULT1|bancoRegister|registers[8][30]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~10 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux65~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~11_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux65~10_combout  & ((\MULT1|bancoRegister|registers[11][30]~q ))) # (!\MULT1|bancoRegister|Mux65~10_combout  & (\MULT1|bancoRegister|registers[9][30]~q )))) # 
// (!\Regin[0]~input_o  & (\MULT1|bancoRegister|Mux65~10_combout ))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux65~10_combout ),
	.datac(\MULT1|bancoRegister|registers[9][30]~q ),
	.datad(\MULT1|bancoRegister|registers[11][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~11 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux65~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~19_combout  = (\MULT1|bancoRegister|Mux65~16_combout  & ((\MULT1|bancoRegister|Mux65~18_combout ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux65~16_combout  & (((\MULT1|bancoRegister|Mux65~11_combout  & 
// \Regin[3]~input_o ))))

	.dataa(\MULT1|bancoRegister|Mux65~16_combout ),
	.datab(\MULT1|bancoRegister|Mux65~18_combout ),
	.datac(\MULT1|bancoRegister|Mux65~11_combout ),
	.datad(\Regin[3]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~19 .lut_mask = 16'hD8AA;
defparam \MULT1|bancoRegister|Mux65~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~2_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[26][30]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[18][30]~q )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][30]~q ),
	.datad(\MULT1|bancoRegister|registers[18][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~2 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~3_combout  = (\MULT1|bancoRegister|Mux65~2_combout  & ((\MULT1|bancoRegister|registers[30][30]~q ) # ((!\Regin[2]~input_o )))) # (!\MULT1|bancoRegister|Mux65~2_combout  & (((\Regin[2]~input_o  & 
// \MULT1|bancoRegister|registers[22][30]~q ))))

	.dataa(\MULT1|bancoRegister|registers[30][30]~q ),
	.datab(\MULT1|bancoRegister|Mux65~2_combout ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[22][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~3 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~4_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[24][30]~q )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[16][30]~q )))))

	.dataa(\MULT1|bancoRegister|registers[24][30]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[16][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~4 .lut_mask = 16'hE3E0;
defparam \MULT1|bancoRegister|Mux65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~5_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux65~4_combout  & (\MULT1|bancoRegister|registers[28][30]~q )) # (!\MULT1|bancoRegister|Mux65~4_combout  & ((\MULT1|bancoRegister|registers[20][30]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux65~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][30]~q ),
	.datab(\Regin[2]~input_o ),
	.datac(\MULT1|bancoRegister|registers[20][30]~q ),
	.datad(\MULT1|bancoRegister|Mux65~4_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~5 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux65~3_combout )) # (!\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux65~5_combout )))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux65~3_combout ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|Mux65~5_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~6 .lut_mask = 16'hE5E0;
defparam \MULT1|bancoRegister|Mux65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~0_combout  = (\Regin[2]~input_o  & ((\Regin[3]~input_o ) # ((\MULT1|bancoRegister|registers[21][30]~q )))) # (!\Regin[2]~input_o  & (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[17][30]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[21][30]~q ),
	.datad(\MULT1|bancoRegister|registers[17][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~0 .lut_mask = 16'hB9A8;
defparam \MULT1|bancoRegister|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~1_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux65~0_combout  & (\MULT1|bancoRegister|registers[29][30]~q )) # (!\MULT1|bancoRegister|Mux65~0_combout  & ((\MULT1|bancoRegister|registers[25][30]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux65~0_combout ))))

	.dataa(\MULT1|bancoRegister|registers[29][30]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux65~0_combout ),
	.datad(\MULT1|bancoRegister|registers[25][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~1 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~7_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[23][30]~q ))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[19][30]~q ))))

	.dataa(\Regin[3]~input_o ),
	.datab(\MULT1|bancoRegister|registers[19][30]~q ),
	.datac(\Regin[2]~input_o ),
	.datad(\MULT1|bancoRegister|registers[23][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~7 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux65~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~8_combout  = (\MULT1|bancoRegister|Mux65~7_combout  & ((\MULT1|bancoRegister|registers[31][30]~q ) # ((!\Regin[3]~input_o )))) # (!\MULT1|bancoRegister|Mux65~7_combout  & (((\Regin[3]~input_o  & 
// \MULT1|bancoRegister|registers[27][30]~q ))))

	.dataa(\MULT1|bancoRegister|registers[31][30]~q ),
	.datab(\MULT1|bancoRegister|Mux65~7_combout ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[27][30]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~8 .lut_mask = 16'hBC8C;
defparam \MULT1|bancoRegister|Mux65~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux65~6_combout  & ((\MULT1|bancoRegister|Mux65~8_combout ))) # (!\MULT1|bancoRegister|Mux65~6_combout  & (\MULT1|bancoRegister|Mux65~1_combout )))) # (!\Regin[0]~input_o 
//  & (\MULT1|bancoRegister|Mux65~6_combout ))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux65~6_combout ),
	.datac(\MULT1|bancoRegister|Mux65~1_combout ),
	.datad(\MULT1|bancoRegister|Mux65~8_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~9 .lut_mask = 16'hEC64;
defparam \MULT1|bancoRegister|Mux65~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux65~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux65~20_combout  = (\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux65~9_combout ))) # (!\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux65~19_combout ))

	.dataa(\MULT1|bancoRegister|Mux65~19_combout ),
	.datab(gnd),
	.datac(\MULT1|bancoRegister|Mux65~9_combout ),
	.datad(\Regin[4]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux65~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux65~20 .lut_mask = 16'hF0AA;
defparam \MULT1|bancoRegister|Mux65~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~0 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~0_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o )))) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[25][31]~q ))) # (!\Regin[3]~input_o  & (\MULT1|bancoRegister|registers[17][31]~q ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[17][31]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[25][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~0 .lut_mask = 16'hF4A4;
defparam \MULT1|bancoRegister|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~1 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~1_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux64~0_combout  & (\MULT1|bancoRegister|registers[29][31]~q )) # (!\MULT1|bancoRegister|Mux64~0_combout  & ((\MULT1|bancoRegister|registers[21][31]~q ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux64~0_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[29][31]~q ),
	.datac(\MULT1|bancoRegister|registers[21][31]~q ),
	.datad(\MULT1|bancoRegister|Mux64~0_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~1 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~7 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~7_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|registers[27][31]~q ) # ((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|registers[19][31]~q  & !\Regin[2]~input_o ))))

	.dataa(\MULT1|bancoRegister|registers[27][31]~q ),
	.datab(\MULT1|bancoRegister|registers[19][31]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~7 .lut_mask = 16'hF0AC;
defparam \MULT1|bancoRegister|Mux64~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~8 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~8_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux64~7_combout  & (\MULT1|bancoRegister|registers[31][31]~q )) # (!\MULT1|bancoRegister|Mux64~7_combout  & ((\MULT1|bancoRegister|registers[23][31]~q ))))) # 
// (!\Regin[2]~input_o  & (\MULT1|bancoRegister|Mux64~7_combout ))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux64~7_combout ),
	.datac(\MULT1|bancoRegister|registers[31][31]~q ),
	.datad(\MULT1|bancoRegister|registers[23][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~8 .lut_mask = 16'hE6C4;
defparam \MULT1|bancoRegister|Mux64~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~4 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~4_combout  = (\Regin[3]~input_o  & (((\Regin[2]~input_o )))) # (!\Regin[3]~input_o  & ((\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[20][31]~q )) # (!\Regin[2]~input_o  & ((\MULT1|bancoRegister|registers[16][31]~q )))))

	.dataa(\MULT1|bancoRegister|registers[20][31]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[16][31]~q ),
	.datad(\Regin[2]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~4 .lut_mask = 16'hEE30;
defparam \MULT1|bancoRegister|Mux64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~5 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~5_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux64~4_combout  & (\MULT1|bancoRegister|registers[28][31]~q )) # (!\MULT1|bancoRegister|Mux64~4_combout  & ((\MULT1|bancoRegister|registers[24][31]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux64~4_combout ))))

	.dataa(\MULT1|bancoRegister|registers[28][31]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux64~4_combout ),
	.datad(\MULT1|bancoRegister|registers[24][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~5 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux64~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~2 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~2_combout  = (\Regin[2]~input_o  & (((\Regin[3]~input_o ) # (\MULT1|bancoRegister|registers[22][31]~q )))) # (!\Regin[2]~input_o  & (\MULT1|bancoRegister|registers[18][31]~q  & (!\Regin[3]~input_o )))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|registers[18][31]~q ),
	.datac(\Regin[3]~input_o ),
	.datad(\MULT1|bancoRegister|registers[22][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~2 .lut_mask = 16'hAEA4;
defparam \MULT1|bancoRegister|Mux64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~3 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~3_combout  = (\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux64~2_combout  & (\MULT1|bancoRegister|registers[30][31]~q )) # (!\MULT1|bancoRegister|Mux64~2_combout  & ((\MULT1|bancoRegister|registers[26][31]~q ))))) # 
// (!\Regin[3]~input_o  & (((\MULT1|bancoRegister|Mux64~2_combout ))))

	.dataa(\MULT1|bancoRegister|registers[30][31]~q ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|registers[26][31]~q ),
	.datad(\MULT1|bancoRegister|Mux64~2_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~3 .lut_mask = 16'hBBC0;
defparam \MULT1|bancoRegister|Mux64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~6 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~6_combout  = (\Regin[0]~input_o  & (((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux64~3_combout ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|Mux64~5_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|Mux64~5_combout ),
	.datac(\MULT1|bancoRegister|Mux64~3_combout ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~6 .lut_mask = 16'hFA44;
defparam \MULT1|bancoRegister|Mux64~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~9 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~9_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux64~6_combout  & ((\MULT1|bancoRegister|Mux64~8_combout ))) # (!\MULT1|bancoRegister|Mux64~6_combout  & (\MULT1|bancoRegister|Mux64~1_combout )))) # (!\Regin[0]~input_o 
//  & (((\MULT1|bancoRegister|Mux64~6_combout ))))

	.dataa(\MULT1|bancoRegister|Mux64~1_combout ),
	.datab(\MULT1|bancoRegister|Mux64~8_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|Mux64~6_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~9 .lut_mask = 16'hCFA0;
defparam \MULT1|bancoRegister|Mux64~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~17 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~17_combout  = (\Regin[0]~input_o  & (((\MULT1|bancoRegister|registers[13][31]~q ) # (\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (\MULT1|bancoRegister|registers[12][31]~q  & ((!\Regin[1]~input_o ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[12][31]~q ),
	.datac(\MULT1|bancoRegister|registers[13][31]~q ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~17 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux64~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~18 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~18_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux64~17_combout  & (\MULT1|bancoRegister|registers[15][31]~q )) # (!\MULT1|bancoRegister|Mux64~17_combout  & ((\MULT1|bancoRegister|registers[14][31]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux64~17_combout ))))

	.dataa(\MULT1|bancoRegister|registers[15][31]~q ),
	.datab(\Regin[1]~input_o ),
	.datac(\MULT1|bancoRegister|Mux64~17_combout ),
	.datad(\MULT1|bancoRegister|registers[14][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~18 .lut_mask = 16'hBCB0;
defparam \MULT1|bancoRegister|Mux64~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~12 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~12_combout  = (\Regin[1]~input_o  & (((\MULT1|bancoRegister|registers[10][31]~q ) # (\Regin[0]~input_o )))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[8][31]~q  & ((!\Regin[0]~input_o ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[8][31]~q ),
	.datac(\MULT1|bancoRegister|registers[10][31]~q ),
	.datad(\Regin[0]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~12 .lut_mask = 16'hAAE4;
defparam \MULT1|bancoRegister|Mux64~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~13 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~13_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|Mux64~12_combout  & (\MULT1|bancoRegister|registers[11][31]~q )) # (!\MULT1|bancoRegister|Mux64~12_combout  & ((\MULT1|bancoRegister|registers[9][31]~q ))))) # 
// (!\Regin[0]~input_o  & (((\MULT1|bancoRegister|Mux64~12_combout ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[11][31]~q ),
	.datac(\MULT1|bancoRegister|Mux64~12_combout ),
	.datad(\MULT1|bancoRegister|registers[9][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~13 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux64~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~14 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~14_combout  = (\Regin[0]~input_o  & ((\Regin[1]~input_o  & ((\MULT1|bancoRegister|registers[3][31]~q ))) # (!\Regin[1]~input_o  & (\MULT1|bancoRegister|registers[1][31]~q ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[1][31]~q ),
	.datac(\Regin[0]~input_o ),
	.datad(\MULT1|bancoRegister|registers[3][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~14 .lut_mask = 16'hE040;
defparam \MULT1|bancoRegister|Mux64~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~15 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~15_combout  = (\MULT1|bancoRegister|Mux64~14_combout ) # ((\MULT1|bancoRegister|registers[2][31]~q  & (!\Regin[0]~input_o  & \Regin[1]~input_o )))

	.dataa(\MULT1|bancoRegister|registers[2][31]~q ),
	.datab(\MULT1|bancoRegister|Mux64~14_combout ),
	.datac(\Regin[0]~input_o ),
	.datad(\Regin[1]~input_o ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~15 .lut_mask = 16'hCECC;
defparam \MULT1|bancoRegister|Mux64~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~16 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~16_combout  = (\Regin[2]~input_o  & (\Regin[3]~input_o )) # (!\Regin[2]~input_o  & ((\Regin[3]~input_o  & (\MULT1|bancoRegister|Mux64~13_combout )) # (!\Regin[3]~input_o  & ((\MULT1|bancoRegister|Mux64~15_combout )))))

	.dataa(\Regin[2]~input_o ),
	.datab(\Regin[3]~input_o ),
	.datac(\MULT1|bancoRegister|Mux64~13_combout ),
	.datad(\MULT1|bancoRegister|Mux64~15_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~16 .lut_mask = 16'hD9C8;
defparam \MULT1|bancoRegister|Mux64~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~10 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~10_combout  = (\Regin[0]~input_o  & ((\MULT1|bancoRegister|registers[5][31]~q ) # ((\Regin[1]~input_o )))) # (!\Regin[0]~input_o  & (((!\Regin[1]~input_o  & \MULT1|bancoRegister|registers[4][31]~q ))))

	.dataa(\Regin[0]~input_o ),
	.datab(\MULT1|bancoRegister|registers[5][31]~q ),
	.datac(\Regin[1]~input_o ),
	.datad(\MULT1|bancoRegister|registers[4][31]~q ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~10 .lut_mask = 16'hADA8;
defparam \MULT1|bancoRegister|Mux64~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~11 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~11_combout  = (\Regin[1]~input_o  & ((\MULT1|bancoRegister|Mux64~10_combout  & (\MULT1|bancoRegister|registers[7][31]~q )) # (!\MULT1|bancoRegister|Mux64~10_combout  & ((\MULT1|bancoRegister|registers[6][31]~q ))))) # 
// (!\Regin[1]~input_o  & (((\MULT1|bancoRegister|Mux64~10_combout ))))

	.dataa(\Regin[1]~input_o ),
	.datab(\MULT1|bancoRegister|registers[7][31]~q ),
	.datac(\MULT1|bancoRegister|registers[6][31]~q ),
	.datad(\MULT1|bancoRegister|Mux64~10_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~11 .lut_mask = 16'hDDA0;
defparam \MULT1|bancoRegister|Mux64~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~19 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~19_combout  = (\Regin[2]~input_o  & ((\MULT1|bancoRegister|Mux64~16_combout  & (\MULT1|bancoRegister|Mux64~18_combout )) # (!\MULT1|bancoRegister|Mux64~16_combout  & ((\MULT1|bancoRegister|Mux64~11_combout ))))) # 
// (!\Regin[2]~input_o  & (((\MULT1|bancoRegister|Mux64~16_combout ))))

	.dataa(\Regin[2]~input_o ),
	.datab(\MULT1|bancoRegister|Mux64~18_combout ),
	.datac(\MULT1|bancoRegister|Mux64~16_combout ),
	.datad(\MULT1|bancoRegister|Mux64~11_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~19 .lut_mask = 16'hDAD0;
defparam \MULT1|bancoRegister|Mux64~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneive_lcell_comb \MULT1|bancoRegister|Mux64~20 (
// Equation(s):
// \MULT1|bancoRegister|Mux64~20_combout  = (\Regin[4]~input_o  & (\MULT1|bancoRegister|Mux64~9_combout )) # (!\Regin[4]~input_o  & ((\MULT1|bancoRegister|Mux64~19_combout )))

	.dataa(\MULT1|bancoRegister|Mux64~9_combout ),
	.datab(\Regin[4]~input_o ),
	.datac(gnd),
	.datad(\MULT1|bancoRegister|Mux64~19_combout ),
	.cin(gnd),
	.combout(\MULT1|bancoRegister|Mux64~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|bancoRegister|Mux64~20 .lut_mask = 16'hBB88;
defparam \MULT1|bancoRegister|Mux64~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N0
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr3 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr3~combout  = ((\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_LW~q ) # (!\MULT1|controle_multiciclo|WideOr3~0_combout ))) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH~q )

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_FETCH~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_DECODE~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_LW~q ),
	.datad(\MULT1|controle_multiciclo|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr3 .lut_mask = 16'hFDFF;
defparam \MULT1|controle_multiciclo|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N12
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr1~0 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr1~0_combout  = (!\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q  & (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & \MULT1|controle_multiciclo|pr_state.ST_FETCH~q ))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_RTYPE~q ),
	.datab(gnd),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_FETCH~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr1~0 .lut_mask = 16'h0500;
defparam \MULT1|controle_multiciclo|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N6
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr2~0 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr2~0_combout  = (\MULT1|controle_multiciclo|pr_state.ST_LW~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_LW1~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_JALR~q ) # (\MULT1|controle_multiciclo|pr_state.ST_JAL~q )))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_LW~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_LW1~q ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_JALR~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_JAL~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr2~0 .lut_mask = 16'hFFFE;
defparam \MULT1|controle_multiciclo|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N28
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr2 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr2~combout  = (\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ) # ((\MULT1|controle_multiciclo|WideOr2~0_combout ) # (!\MULT1|controle_multiciclo|WideOr1~0_combout ))

	.dataa(gnd),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_FETCH1~q ),
	.datac(\MULT1|controle_multiciclo|WideOr1~0_combout ),
	.datad(\MULT1|controle_multiciclo|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr2 .lut_mask = 16'hFFCF;
defparam \MULT1|controle_multiciclo|WideOr2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N4
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr1 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr1~combout  = (\MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q ) # ((\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ) # ((!\MULT1|controle_multiciclo|WideOr1~0_combout ) # 
// (!\MULT1|controle_multiciclo|WideOr0~0_combout )))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_ULAREGWRITE~q ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_BRANCH~q ),
	.datac(\MULT1|controle_multiciclo|WideOr0~0_combout ),
	.datad(\MULT1|controle_multiciclo|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr1 .lut_mask = 16'hEFFF;
defparam \MULT1|controle_multiciclo|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N14
cycloneive_lcell_comb \MULT1|controle_multiciclo|WideOr0 (
// Equation(s):
// \MULT1|controle_multiciclo|WideOr0~combout  = (((\MULT1|controle_multiciclo|pr_state.ST_LW2~q ) # (!\MULT1|controle_multiciclo|pr_state.ST_FETCH~q )) # (!\MULT1|controle_multiciclo|WideOr0~1_combout )) # (!\MULT1|controle_multiciclo|WideOr0~0_combout )

	.dataa(\MULT1|controle_multiciclo|WideOr0~0_combout ),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_FETCH~q ),
	.datad(\MULT1|controle_multiciclo|pr_state.ST_LW2~q ),
	.cin(gnd),
	.combout(\MULT1|controle_multiciclo|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|controle_multiciclo|WideOr0 .lut_mask = 16'hFF7F;
defparam \MULT1|controle_multiciclo|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneive_lcell_comb \MULT1|oAdress[0]~0 (
// Equation(s):
// \MULT1|oAdress[0]~0_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [0])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [0]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [0]))))

	.dataa(\MULT1|SaidaULA [0]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datac(\MULT1|PC [0]),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|oAdress[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[0]~0 .lut_mask = 16'hB8AA;
defparam \MULT1|oAdress[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N26
cycloneive_lcell_comb \MULT1|oAdress[1]~1 (
// Equation(s):
// \MULT1|oAdress[1]~1_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [1])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|PC [1])) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|SaidaULA [1])))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|PC [1]),
	.datac(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datad(\MULT1|SaidaULA [1]),
	.cin(gnd),
	.combout(\MULT1|oAdress[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[1]~1 .lut_mask = 16'hEF40;
defparam \MULT1|oAdress[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N18
cycloneive_lcell_comb \MULT1|oAdress[12]~2 (
// Equation(s):
// \MULT1|oAdress[12]~2_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [12])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|PC [12])) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|SaidaULA [12])))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|PC [12]),
	.datac(\MULT1|SaidaULA [12]),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|oAdress[12]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[12]~2 .lut_mask = 16'hE4F0;
defparam \MULT1|oAdress[12]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneive_lcell_comb \MULT1|oAdress[13]~3 (
// Equation(s):
// \MULT1|oAdress[13]~3_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [13])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [13]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [13]))

	.dataa(\MULT1|SaidaULA [13]),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|PC [13]),
	.cin(gnd),
	.combout(\MULT1|oAdress[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[13]~3 .lut_mask = 16'hAEA2;
defparam \MULT1|oAdress[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N20
cycloneive_lcell_comb \MULT1|oAdress[14]~4 (
// Equation(s):
// \MULT1|oAdress[14]~4_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [14])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [14]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [14]))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|SaidaULA [14]),
	.datad(\MULT1|PC [14]),
	.cin(gnd),
	.combout(\MULT1|oAdress[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[14]~4 .lut_mask = 16'hF4B0;
defparam \MULT1|oAdress[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneive_lcell_comb \MULT1|oAdress[15]~5 (
// Equation(s):
// \MULT1|oAdress[15]~5_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [15])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [15]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [15]))))

	.dataa(\MULT1|SaidaULA [15]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datac(\MULT1|PC [15]),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|oAdress[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[15]~5 .lut_mask = 16'hB8AA;
defparam \MULT1|oAdress[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \MULT1|oAdress[16]~6 (
// Equation(s):
// \MULT1|oAdress[16]~6_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [16])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [16]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (((\MULT1|SaidaULA [16]))))

	.dataa(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datac(\MULT1|SaidaULA [16]),
	.datad(\MULT1|PC [16]),
	.cin(gnd),
	.combout(\MULT1|oAdress[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[16]~6 .lut_mask = 16'hF2D0;
defparam \MULT1|oAdress[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N30
cycloneive_lcell_comb \MULT1|oAdress[17]~7 (
// Equation(s):
// \MULT1|oAdress[17]~7_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [17])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [17]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [17]))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|SaidaULA [17]),
	.datad(\MULT1|PC [17]),
	.cin(gnd),
	.combout(\MULT1|oAdress[17]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[17]~7 .lut_mask = 16'hF4B0;
defparam \MULT1|oAdress[17]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y38_N8
cycloneive_lcell_comb \MULT1|oAdress[18]~8 (
// Equation(s):
// \MULT1|oAdress[18]~8_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [18])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|PC [18])) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|SaidaULA [18])))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|PC [18]),
	.datac(\MULT1|SaidaULA [18]),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|oAdress[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[18]~8 .lut_mask = 16'hE4F0;
defparam \MULT1|oAdress[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N16
cycloneive_lcell_comb \MULT1|oAdress[19]~9 (
// Equation(s):
// \MULT1|oAdress[19]~9_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [19])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [19]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [19]))

	.dataa(\MULT1|SaidaULA [19]),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|PC [19]),
	.cin(gnd),
	.combout(\MULT1|oAdress[19]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[19]~9 .lut_mask = 16'hAEA2;
defparam \MULT1|oAdress[19]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N26
cycloneive_lcell_comb \MULT1|oAdress[20]~10 (
// Equation(s):
// \MULT1|oAdress[20]~10_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [20])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [20]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [20]))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|SaidaULA [20]),
	.datac(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datad(\MULT1|PC [20]),
	.cin(gnd),
	.combout(\MULT1|oAdress[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[20]~10 .lut_mask = 16'hDC8C;
defparam \MULT1|oAdress[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N20
cycloneive_lcell_comb \MULT1|oAdress[21]~11 (
// Equation(s):
// \MULT1|oAdress[21]~11_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [21])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|PC [21]))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [21]))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|SaidaULA [21]),
	.datad(\MULT1|PC [21]),
	.cin(gnd),
	.combout(\MULT1|oAdress[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[21]~11 .lut_mask = 16'hF4B0;
defparam \MULT1|oAdress[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y37_N4
cycloneive_lcell_comb \MULT1|oAdress[22]~12 (
// Equation(s):
// \MULT1|oAdress[22]~12_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [22])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & (!\MULT1|PC [22])) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|SaidaULA [22])))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|PC [22]),
	.datad(\MULT1|SaidaULA [22]),
	.cin(gnd),
	.combout(\MULT1|oAdress[22]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[22]~12 .lut_mask = 16'hBF04;
defparam \MULT1|oAdress[22]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N22
cycloneive_lcell_comb \MULT1|oAdress[23]~13 (
// Equation(s):
// \MULT1|oAdress[23]~13_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [23])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [23]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [23]))

	.dataa(\MULT1|SaidaULA [23]),
	.datab(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|PC [23]),
	.cin(gnd),
	.combout(\MULT1|oAdress[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[23]~13 .lut_mask = 16'hAEA2;
defparam \MULT1|oAdress[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y37_N16
cycloneive_lcell_comb \MULT1|oAdress[24]~14 (
// Equation(s):
// \MULT1|oAdress[24]~14_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [24])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|PC [24])) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|SaidaULA [24])))))

	.dataa(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datab(\MULT1|PC [24]),
	.datac(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datad(\MULT1|SaidaULA [24]),
	.cin(gnd),
	.combout(\MULT1|oAdress[24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[24]~14 .lut_mask = 16'hEF40;
defparam \MULT1|oAdress[24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneive_lcell_comb \MULT1|oAdress[25]~15 (
// Equation(s):
// \MULT1|oAdress[25]~15_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [25])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [25]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [25]))

	.dataa(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datab(\MULT1|SaidaULA [25]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|PC [25]),
	.cin(gnd),
	.combout(\MULT1|oAdress[25]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[25]~15 .lut_mask = 16'hCEC4;
defparam \MULT1|oAdress[25]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneive_lcell_comb \MULT1|oAdress[26]~16 (
// Equation(s):
// \MULT1|oAdress[26]~16_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|SaidaULA [26]))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|PC [26])))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (((\MULT1|SaidaULA [26]))))

	.dataa(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datab(\MULT1|PC [26]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|SaidaULA [26]),
	.cin(gnd),
	.combout(\MULT1|oAdress[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[26]~16 .lut_mask = 16'hFD08;
defparam \MULT1|oAdress[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneive_lcell_comb \MULT1|oAdress[27]~17 (
// Equation(s):
// \MULT1|oAdress[27]~17_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [27])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [27]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|SaidaULA [27]))

	.dataa(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datab(\MULT1|SaidaULA [27]),
	.datac(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datad(\MULT1|PC [27]),
	.cin(gnd),
	.combout(\MULT1|oAdress[27]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[27]~17 .lut_mask = 16'hCEC4;
defparam \MULT1|oAdress[27]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \MULT1|oAdress[28]~18 (
// Equation(s):
// \MULT1|oAdress[28]~18_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|SaidaULA [28]))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|PC [28])))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (((\MULT1|SaidaULA [28]))))

	.dataa(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datac(\MULT1|PC [28]),
	.datad(\MULT1|SaidaULA [28]),
	.cin(gnd),
	.combout(\MULT1|oAdress[28]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[28]~18 .lut_mask = 16'hFD20;
defparam \MULT1|oAdress[28]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \MULT1|oAdress[29]~19 (
// Equation(s):
// \MULT1|oAdress[29]~19_combout  = (\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (\MULT1|SaidaULA [29])) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|PC [29]))))) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & (((\MULT1|SaidaULA [29]))))

	.dataa(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datac(\MULT1|SaidaULA [29]),
	.datad(\MULT1|PC [29]),
	.cin(gnd),
	.combout(\MULT1|oAdress[29]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[29]~19 .lut_mask = 16'hF2D0;
defparam \MULT1|oAdress[29]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N8
cycloneive_lcell_comb \MULT1|oAdress[30]~20 (
// Equation(s):
// \MULT1|oAdress[30]~20_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [30])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|PC [30])) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|SaidaULA [30])))))

	.dataa(\MULT1|PC [30]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datac(\MULT1|SaidaULA [30]),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|oAdress[30]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[30]~20 .lut_mask = 16'hE2F0;
defparam \MULT1|oAdress[30]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N2
cycloneive_lcell_comb \MULT1|oAdress[31]~21 (
// Equation(s):
// \MULT1|oAdress[31]~21_combout  = (\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & (((\MULT1|SaidaULA [31])))) # (!\MULT1|controle_multiciclo|pr_state.ST_SW1~q  & ((\MULT1|controle_multiciclo|WideOr0~1_combout  & (\MULT1|PC [31])) # 
// (!\MULT1|controle_multiciclo|WideOr0~1_combout  & ((\MULT1|SaidaULA [31])))))

	.dataa(\MULT1|PC [31]),
	.datab(\MULT1|controle_multiciclo|pr_state.ST_SW1~q ),
	.datac(\MULT1|SaidaULA [31]),
	.datad(\MULT1|controle_multiciclo|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\MULT1|oAdress[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MULT1|oAdress[31]~21 .lut_mask = 16'hE2F0;
defparam \MULT1|oAdress[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
