// Seed: 2697719191
module module_0;
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
endmodule
module module_1 (
    output wor  id_0,
    input  tri0 id_1
);
  assign id_0 = id_1;
  module_0(); specify
    (posedge id_3 => (id_4 +: 1)) = (id_3, 1);
    (id_5 => id_6) = 1;
    (id_7 + => id_8) = 1;
  endspecify
endmodule
