////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_0e0e0a285ef7a16d.v
// /___/   /\     Timestamp: Wed Apr 24 13:33:28 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_0e0e0a285ef7a16d.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_0e0e0a285ef7a16d.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_0e0e0a285ef7a16d.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_0e0e0a285ef7a16d.v
// # of Modules	: 1
// Design Name	: addsb_11_0_0e0e0a285ef7a16d
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_0e0e0a285ef7a16d (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [17 : 0] a;
  input [17 : 0] b;
  output [17 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  wire \blk00000001/sig0000003b ;
  wire \blk00000001/sig0000003a ;
  wire \blk00000001/sig00000039 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000049  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig0000005c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000048  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig0000004c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000047  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig0000004d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000046  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig0000004e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000045  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig0000004f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000044  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000050 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000043  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000051 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000042  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000052 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000041  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000053 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000040  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000054 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003f  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000055 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003e  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000056 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003d  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000057 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003c  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000058 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003b  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000059 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003a  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig0000005a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000039  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig0000005b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000038  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig0000005d )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003a ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004b ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004a ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000049 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000048 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000045 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000044 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000042 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000041 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000040 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003f ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000029  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003e ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003d ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000027  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003c ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000026  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003b ),
    .Q(s[17])
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig00000039 ),
    .DI(a[0]),
    .S(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig0000006e )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig0000006e ),
    .DI(a[1]),
    .S(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig0000006d )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig0000006d ),
    .DI(a[2]),
    .S(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig0000006c )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig0000006c ),
    .DI(a[3]),
    .S(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig0000006b )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig0000006b ),
    .DI(a[4]),
    .S(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig0000006a )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig0000006a ),
    .DI(a[5]),
    .S(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig00000069 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000069 ),
    .DI(a[6]),
    .S(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000068 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000068 ),
    .DI(a[7]),
    .S(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000067 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000067 ),
    .DI(a[8]),
    .S(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000066 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000066 ),
    .DI(a[9]),
    .S(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000065 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000065 ),
    .DI(a[10]),
    .S(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000064 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000064 ),
    .DI(a[11]),
    .S(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000063 )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig00000063 ),
    .DI(a[12]),
    .S(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000062 )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig00000062 ),
    .DI(a[13]),
    .S(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig00000061 )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000061 ),
    .DI(a[14]),
    .S(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig00000060 )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000060 ),
    .DI(a[15]),
    .S(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000005f )
  );
  MUXCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig0000005f ),
    .DI(a[16]),
    .S(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000005e )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig0000006e ),
    .LI(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig0000004b )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig0000006d ),
    .LI(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig0000006c ),
    .LI(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig00000049 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig0000006b ),
    .LI(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000048 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig0000006a ),
    .LI(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000069 ),
    .LI(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000046 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000068 ),
    .LI(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000067 ),
    .LI(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000044 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000066 ),
    .LI(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000043 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000065 ),
    .LI(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000042 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000064 ),
    .LI(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000041 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000063 ),
    .LI(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000040 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000062 ),
    .LI(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig0000003f )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000061 ),
    .LI(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig0000003e )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000060 ),
    .LI(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000003d )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000005f ),
    .LI(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000003c )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000005e ),
    .LI(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig0000003b )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000039 ),
    .LI(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig0000003a )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000039 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_1ae7fcb63c340449.v
// /___/   /\     Timestamp: Wed Apr 24 13:34:08 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_1ae7fcb63c340449.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_1ae7fcb63c340449.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_1ae7fcb63c340449.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_1ae7fcb63c340449.v
// # of Modules	: 1
// Design Name	: addsb_11_0_1ae7fcb63c340449
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_1ae7fcb63c340449 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [16 : 0] a;
  input [16 : 0] b;
  output [16 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  wire \blk00000001/sig0000003b ;
  wire \blk00000001/sig0000003a ;
  wire \blk00000001/sig00000039 ;
  wire \blk00000001/sig00000038 ;
  wire \blk00000001/sig00000037 ;
  wire \blk00000001/sig00000036 ;
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000045  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000057 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000044  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000048 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000043  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000049 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000042  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig0000004a )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000041  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig0000004b )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000040  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig0000004c )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003f  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig0000004d )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003e  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig0000004e )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003d  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig0000004f )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003c  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000050 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003b  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000051 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003a  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000052 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000039  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000053 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000038  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000054 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000037  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000055 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000036  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000056 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000035  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000058 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000037 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000045 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000044 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000042 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000041 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000040 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003f ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003e ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000029  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003d ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003c ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000027  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003b ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000026  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003a ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000025  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000039 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000024  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000038 ),
    .Q(s[16])
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000036 ),
    .DI(a[0]),
    .S(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000068 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000068 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000067 )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig00000067 ),
    .DI(a[2]),
    .S(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000066 )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig00000066 ),
    .DI(a[3]),
    .S(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000065 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000065 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000064 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000064 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000063 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000063 ),
    .DI(a[6]),
    .S(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000062 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000062 ),
    .DI(a[7]),
    .S(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000061 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000061 ),
    .DI(a[8]),
    .S(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig00000060 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000060 ),
    .DI(a[9]),
    .S(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig0000005f )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig0000005f ),
    .DI(a[10]),
    .S(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000005e )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000005e ),
    .DI(a[11]),
    .S(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000005d )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig0000005d ),
    .DI(a[12]),
    .S(\blk00000001/sig0000004b ),
    .O(\blk00000001/sig0000005c )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig0000005c ),
    .DI(a[13]),
    .S(\blk00000001/sig0000004a ),
    .O(\blk00000001/sig0000005b )
  );
  MUXCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig0000005b ),
    .DI(a[14]),
    .S(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig0000005a )
  );
  MUXCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig0000005a ),
    .DI(a[15]),
    .S(\blk00000001/sig00000048 ),
    .O(\blk00000001/sig00000059 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000068 ),
    .LI(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000067 ),
    .LI(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000046 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000066 ),
    .LI(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000065 ),
    .LI(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000044 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000064 ),
    .LI(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000043 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000063 ),
    .LI(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000042 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000062 ),
    .LI(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000041 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000061 ),
    .LI(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig00000040 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000060 ),
    .LI(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig0000003f )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig0000005f ),
    .LI(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000003e )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig0000005e ),
    .LI(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000003d )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000005d ),
    .LI(\blk00000001/sig0000004b ),
    .O(\blk00000001/sig0000003c )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig0000005c ),
    .LI(\blk00000001/sig0000004a ),
    .O(\blk00000001/sig0000003b )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000005b ),
    .LI(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig0000003a )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000005a ),
    .LI(\blk00000001/sig00000048 ),
    .O(\blk00000001/sig00000039 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000059 ),
    .LI(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig00000038 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000036 ),
    .LI(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000037 )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig00000036 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_27308e86a0ce55d1.v
// /___/   /\     Timestamp: Wed Apr 24 13:34:45 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_27308e86a0ce55d1.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_27308e86a0ce55d1.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_27308e86a0ce55d1.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_27308e86a0ce55d1.v
// # of Modules	: 1
// Design Name	: addsb_11_0_27308e86a0ce55d1
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_27308e86a0ce55d1 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [24 : 0] a;
  input [24 : 0] b;
  output [24 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000098 ;
  wire \blk00000001/sig00000097 ;
  wire \blk00000001/sig00000096 ;
  wire \blk00000001/sig00000095 ;
  wire \blk00000001/sig00000094 ;
  wire \blk00000001/sig00000093 ;
  wire \blk00000001/sig00000092 ;
  wire \blk00000001/sig00000091 ;
  wire \blk00000001/sig00000090 ;
  wire \blk00000001/sig0000008f ;
  wire \blk00000001/sig0000008e ;
  wire \blk00000001/sig0000008d ;
  wire \blk00000001/sig0000008c ;
  wire \blk00000001/sig0000008b ;
  wire \blk00000001/sig0000008a ;
  wire \blk00000001/sig00000089 ;
  wire \blk00000001/sig00000088 ;
  wire \blk00000001/sig00000087 ;
  wire \blk00000001/sig00000086 ;
  wire \blk00000001/sig00000085 ;
  wire \blk00000001/sig00000084 ;
  wire \blk00000001/sig00000083 ;
  wire \blk00000001/sig00000082 ;
  wire \blk00000001/sig00000081 ;
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000065  (
    .I0(a[24]),
    .I1(b[24]),
    .O(\blk00000001/sig0000007f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000064  (
    .I0(a[23]),
    .I1(b[23]),
    .O(\blk00000001/sig00000068 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000063  (
    .I0(a[22]),
    .I1(b[22]),
    .O(\blk00000001/sig00000069 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000062  (
    .I0(a[21]),
    .I1(b[21]),
    .O(\blk00000001/sig0000006a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000061  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig0000006b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000060  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig0000006c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005f  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig0000006d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005e  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig0000006e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005d  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig0000006f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005c  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000070 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005b  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000071 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005a  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000072 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000059  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000073 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000058  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000074 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000057  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000075 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000056  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000076 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000055  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000077 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000054  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000078 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000053  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000079 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000052  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig0000007a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000051  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig0000007b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000050  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig0000007c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004f  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig0000007d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004e  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig0000007e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004d  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000080 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004f ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000067 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000066 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000049  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000065 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000048  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000064 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000047  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000063 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000046  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000062 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000045  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000061 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000044  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000060 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000043  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005f ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000042  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005e ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000041  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005d ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005c ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005b ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005a ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000059 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000058 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000057 ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000056 ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000055 ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000054 ),
    .Q(s[20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000053 ),
    .Q(s[21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000052 ),
    .Q(s[22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000051 ),
    .Q(s[23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000050 ),
    .Q(s[24])
  );
  MUXCY   \blk00000001/blk00000033  (
    .CI(\blk00000001/sig0000004e ),
    .DI(a[0]),
    .S(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig00000098 )
  );
  MUXCY   \blk00000001/blk00000032  (
    .CI(\blk00000001/sig00000098 ),
    .DI(a[1]),
    .S(\blk00000001/sig0000007e ),
    .O(\blk00000001/sig00000097 )
  );
  MUXCY   \blk00000001/blk00000031  (
    .CI(\blk00000001/sig00000097 ),
    .DI(a[2]),
    .S(\blk00000001/sig0000007d ),
    .O(\blk00000001/sig00000096 )
  );
  MUXCY   \blk00000001/blk00000030  (
    .CI(\blk00000001/sig00000096 ),
    .DI(a[3]),
    .S(\blk00000001/sig0000007c ),
    .O(\blk00000001/sig00000095 )
  );
  MUXCY   \blk00000001/blk0000002f  (
    .CI(\blk00000001/sig00000095 ),
    .DI(a[4]),
    .S(\blk00000001/sig0000007b ),
    .O(\blk00000001/sig00000094 )
  );
  MUXCY   \blk00000001/blk0000002e  (
    .CI(\blk00000001/sig00000094 ),
    .DI(a[5]),
    .S(\blk00000001/sig0000007a ),
    .O(\blk00000001/sig00000093 )
  );
  MUXCY   \blk00000001/blk0000002d  (
    .CI(\blk00000001/sig00000093 ),
    .DI(a[6]),
    .S(\blk00000001/sig00000079 ),
    .O(\blk00000001/sig00000092 )
  );
  MUXCY   \blk00000001/blk0000002c  (
    .CI(\blk00000001/sig00000092 ),
    .DI(a[7]),
    .S(\blk00000001/sig00000078 ),
    .O(\blk00000001/sig00000091 )
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig00000091 ),
    .DI(a[8]),
    .S(\blk00000001/sig00000077 ),
    .O(\blk00000001/sig00000090 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig00000090 ),
    .DI(a[9]),
    .S(\blk00000001/sig00000076 ),
    .O(\blk00000001/sig0000008f )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig0000008f ),
    .DI(a[10]),
    .S(\blk00000001/sig00000075 ),
    .O(\blk00000001/sig0000008e )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig0000008e ),
    .DI(a[11]),
    .S(\blk00000001/sig00000074 ),
    .O(\blk00000001/sig0000008d )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig0000008d ),
    .DI(a[12]),
    .S(\blk00000001/sig00000073 ),
    .O(\blk00000001/sig0000008c )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig0000008c ),
    .DI(a[13]),
    .S(\blk00000001/sig00000072 ),
    .O(\blk00000001/sig0000008b )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig0000008b ),
    .DI(a[14]),
    .S(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig0000008a )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig0000008a ),
    .DI(a[15]),
    .S(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig00000089 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000089 ),
    .DI(a[16]),
    .S(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig00000088 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000088 ),
    .DI(a[17]),
    .S(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig00000087 )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig00000087 ),
    .DI(a[18]),
    .S(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000086 )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig00000086 ),
    .DI(a[19]),
    .S(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000085 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000085 ),
    .DI(a[20]),
    .S(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000084 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000084 ),
    .DI(a[21]),
    .S(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000083 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000083 ),
    .DI(a[22]),
    .S(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig00000082 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000082 ),
    .DI(a[23]),
    .S(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig00000081 )
  );
  XORCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000098 ),
    .LI(\blk00000001/sig0000007e ),
    .O(\blk00000001/sig00000067 )
  );
  XORCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000097 ),
    .LI(\blk00000001/sig0000007d ),
    .O(\blk00000001/sig00000066 )
  );
  XORCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig00000096 ),
    .LI(\blk00000001/sig0000007c ),
    .O(\blk00000001/sig00000065 )
  );
  XORCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig00000095 ),
    .LI(\blk00000001/sig0000007b ),
    .O(\blk00000001/sig00000064 )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000094 ),
    .LI(\blk00000001/sig0000007a ),
    .O(\blk00000001/sig00000063 )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000093 ),
    .LI(\blk00000001/sig00000079 ),
    .O(\blk00000001/sig00000062 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000092 ),
    .LI(\blk00000001/sig00000078 ),
    .O(\blk00000001/sig00000061 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000091 ),
    .LI(\blk00000001/sig00000077 ),
    .O(\blk00000001/sig00000060 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000090 ),
    .LI(\blk00000001/sig00000076 ),
    .O(\blk00000001/sig0000005f )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig0000008f ),
    .LI(\blk00000001/sig00000075 ),
    .O(\blk00000001/sig0000005e )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig0000008e ),
    .LI(\blk00000001/sig00000074 ),
    .O(\blk00000001/sig0000005d )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig0000008d ),
    .LI(\blk00000001/sig00000073 ),
    .O(\blk00000001/sig0000005c )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig0000008c ),
    .LI(\blk00000001/sig00000072 ),
    .O(\blk00000001/sig0000005b )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000008b ),
    .LI(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig0000005a )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig0000008a ),
    .LI(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig00000059 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000089 ),
    .LI(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig00000058 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000088 ),
    .LI(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig00000057 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000087 ),
    .LI(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000056 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000086 ),
    .LI(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000055 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000085 ),
    .LI(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000054 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000084 ),
    .LI(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000053 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000083 ),
    .LI(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig00000052 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000082 ),
    .LI(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig00000051 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000081 ),
    .LI(\blk00000001/sig0000007f ),
    .O(\blk00000001/sig00000050 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig0000004e ),
    .LI(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig0000004f )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig0000004e )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_315e1457f99dae5e.v
// /___/   /\     Timestamp: Wed Apr 24 13:35:21 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_315e1457f99dae5e.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_315e1457f99dae5e.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_315e1457f99dae5e.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_315e1457f99dae5e.v
// # of Modules	: 1
// Design Name	: addsb_11_0_315e1457f99dae5e
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_315e1457f99dae5e (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [26 : 0] a;
  input [26 : 0] b;
  output [26 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig000000a4 ;
  wire \blk00000001/sig000000a3 ;
  wire \blk00000001/sig000000a2 ;
  wire \blk00000001/sig000000a1 ;
  wire \blk00000001/sig000000a0 ;
  wire \blk00000001/sig0000009f ;
  wire \blk00000001/sig0000009e ;
  wire \blk00000001/sig0000009d ;
  wire \blk00000001/sig0000009c ;
  wire \blk00000001/sig0000009b ;
  wire \blk00000001/sig0000009a ;
  wire \blk00000001/sig00000099 ;
  wire \blk00000001/sig00000098 ;
  wire \blk00000001/sig00000097 ;
  wire \blk00000001/sig00000096 ;
  wire \blk00000001/sig00000095 ;
  wire \blk00000001/sig00000094 ;
  wire \blk00000001/sig00000093 ;
  wire \blk00000001/sig00000092 ;
  wire \blk00000001/sig00000091 ;
  wire \blk00000001/sig00000090 ;
  wire \blk00000001/sig0000008f ;
  wire \blk00000001/sig0000008e ;
  wire \blk00000001/sig0000008d ;
  wire \blk00000001/sig0000008c ;
  wire \blk00000001/sig0000008b ;
  wire \blk00000001/sig0000008a ;
  wire \blk00000001/sig00000089 ;
  wire \blk00000001/sig00000088 ;
  wire \blk00000001/sig00000087 ;
  wire \blk00000001/sig00000086 ;
  wire \blk00000001/sig00000085 ;
  wire \blk00000001/sig00000084 ;
  wire \blk00000001/sig00000083 ;
  wire \blk00000001/sig00000082 ;
  wire \blk00000001/sig00000081 ;
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006d  (
    .I0(a[26]),
    .I1(b[26]),
    .O(\blk00000001/sig00000089 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006c  (
    .I0(a[25]),
    .I1(b[25]),
    .O(\blk00000001/sig00000070 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006b  (
    .I0(a[24]),
    .I1(b[24]),
    .O(\blk00000001/sig00000071 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006a  (
    .I0(a[23]),
    .I1(b[23]),
    .O(\blk00000001/sig00000072 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000069  (
    .I0(a[22]),
    .I1(b[22]),
    .O(\blk00000001/sig00000073 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000068  (
    .I0(a[21]),
    .I1(b[21]),
    .O(\blk00000001/sig00000074 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000067  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig00000075 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000066  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig00000076 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000065  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000077 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000064  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig00000078 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000063  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000079 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000062  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig0000007a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000061  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig0000007b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000060  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig0000007c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005f  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig0000007d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005e  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig0000007e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005d  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig0000007f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005c  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000080 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005b  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000081 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005a  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000082 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000059  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000083 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000058  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000084 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000057  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000085 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000056  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000086 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000055  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000087 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000054  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000088 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000053  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig0000008a )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000052  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000055 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000051  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006f ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000050  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006e ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006d ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006c ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006b ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006a ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000069 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000068 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000049  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000067 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000048  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000066 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000047  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000065 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000046  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000064 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000045  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000063 ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000044  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000062 ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000043  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000061 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000042  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000060 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000041  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005f ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005e ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005d ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005c ),
    .Q(s[20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005b ),
    .Q(s[21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005a ),
    .Q(s[22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000059 ),
    .Q(s[23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000058 ),
    .Q(s[24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000057 ),
    .Q(s[25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000056 ),
    .Q(s[26])
  );
  MUXCY   \blk00000001/blk00000037  (
    .CI(\blk00000001/sig00000054 ),
    .DI(a[0]),
    .S(\blk00000001/sig0000008a ),
    .O(\blk00000001/sig000000a4 )
  );
  MUXCY   \blk00000001/blk00000036  (
    .CI(\blk00000001/sig000000a4 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000088 ),
    .O(\blk00000001/sig000000a3 )
  );
  MUXCY   \blk00000001/blk00000035  (
    .CI(\blk00000001/sig000000a3 ),
    .DI(a[2]),
    .S(\blk00000001/sig00000087 ),
    .O(\blk00000001/sig000000a2 )
  );
  MUXCY   \blk00000001/blk00000034  (
    .CI(\blk00000001/sig000000a2 ),
    .DI(a[3]),
    .S(\blk00000001/sig00000086 ),
    .O(\blk00000001/sig000000a1 )
  );
  MUXCY   \blk00000001/blk00000033  (
    .CI(\blk00000001/sig000000a1 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000085 ),
    .O(\blk00000001/sig000000a0 )
  );
  MUXCY   \blk00000001/blk00000032  (
    .CI(\blk00000001/sig000000a0 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000084 ),
    .O(\blk00000001/sig0000009f )
  );
  MUXCY   \blk00000001/blk00000031  (
    .CI(\blk00000001/sig0000009f ),
    .DI(a[6]),
    .S(\blk00000001/sig00000083 ),
    .O(\blk00000001/sig0000009e )
  );
  MUXCY   \blk00000001/blk00000030  (
    .CI(\blk00000001/sig0000009e ),
    .DI(a[7]),
    .S(\blk00000001/sig00000082 ),
    .O(\blk00000001/sig0000009d )
  );
  MUXCY   \blk00000001/blk0000002f  (
    .CI(\blk00000001/sig0000009d ),
    .DI(a[8]),
    .S(\blk00000001/sig00000081 ),
    .O(\blk00000001/sig0000009c )
  );
  MUXCY   \blk00000001/blk0000002e  (
    .CI(\blk00000001/sig0000009c ),
    .DI(a[9]),
    .S(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig0000009b )
  );
  MUXCY   \blk00000001/blk0000002d  (
    .CI(\blk00000001/sig0000009b ),
    .DI(a[10]),
    .S(\blk00000001/sig0000007f ),
    .O(\blk00000001/sig0000009a )
  );
  MUXCY   \blk00000001/blk0000002c  (
    .CI(\blk00000001/sig0000009a ),
    .DI(a[11]),
    .S(\blk00000001/sig0000007e ),
    .O(\blk00000001/sig00000099 )
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig00000099 ),
    .DI(a[12]),
    .S(\blk00000001/sig0000007d ),
    .O(\blk00000001/sig00000098 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig00000098 ),
    .DI(a[13]),
    .S(\blk00000001/sig0000007c ),
    .O(\blk00000001/sig00000097 )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig00000097 ),
    .DI(a[14]),
    .S(\blk00000001/sig0000007b ),
    .O(\blk00000001/sig00000096 )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig00000096 ),
    .DI(a[15]),
    .S(\blk00000001/sig0000007a ),
    .O(\blk00000001/sig00000095 )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig00000095 ),
    .DI(a[16]),
    .S(\blk00000001/sig00000079 ),
    .O(\blk00000001/sig00000094 )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig00000094 ),
    .DI(a[17]),
    .S(\blk00000001/sig00000078 ),
    .O(\blk00000001/sig00000093 )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig00000093 ),
    .DI(a[18]),
    .S(\blk00000001/sig00000077 ),
    .O(\blk00000001/sig00000092 )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig00000092 ),
    .DI(a[19]),
    .S(\blk00000001/sig00000076 ),
    .O(\blk00000001/sig00000091 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000091 ),
    .DI(a[20]),
    .S(\blk00000001/sig00000075 ),
    .O(\blk00000001/sig00000090 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000090 ),
    .DI(a[21]),
    .S(\blk00000001/sig00000074 ),
    .O(\blk00000001/sig0000008f )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig0000008f ),
    .DI(a[22]),
    .S(\blk00000001/sig00000073 ),
    .O(\blk00000001/sig0000008e )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig0000008e ),
    .DI(a[23]),
    .S(\blk00000001/sig00000072 ),
    .O(\blk00000001/sig0000008d )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig0000008d ),
    .DI(a[24]),
    .S(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig0000008c )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig0000008c ),
    .DI(a[25]),
    .S(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig0000008b )
  );
  XORCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig000000a4 ),
    .LI(\blk00000001/sig00000088 ),
    .O(\blk00000001/sig0000006f )
  );
  XORCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig000000a3 ),
    .LI(\blk00000001/sig00000087 ),
    .O(\blk00000001/sig0000006e )
  );
  XORCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig000000a2 ),
    .LI(\blk00000001/sig00000086 ),
    .O(\blk00000001/sig0000006d )
  );
  XORCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig000000a1 ),
    .LI(\blk00000001/sig00000085 ),
    .O(\blk00000001/sig0000006c )
  );
  XORCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig000000a0 ),
    .LI(\blk00000001/sig00000084 ),
    .O(\blk00000001/sig0000006b )
  );
  XORCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000009f ),
    .LI(\blk00000001/sig00000083 ),
    .O(\blk00000001/sig0000006a )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig0000009e ),
    .LI(\blk00000001/sig00000082 ),
    .O(\blk00000001/sig00000069 )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig0000009d ),
    .LI(\blk00000001/sig00000081 ),
    .O(\blk00000001/sig00000068 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig0000009c ),
    .LI(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig00000067 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig0000009b ),
    .LI(\blk00000001/sig0000007f ),
    .O(\blk00000001/sig00000066 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig0000009a ),
    .LI(\blk00000001/sig0000007e ),
    .O(\blk00000001/sig00000065 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000099 ),
    .LI(\blk00000001/sig0000007d ),
    .O(\blk00000001/sig00000064 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000098 ),
    .LI(\blk00000001/sig0000007c ),
    .O(\blk00000001/sig00000063 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000097 ),
    .LI(\blk00000001/sig0000007b ),
    .O(\blk00000001/sig00000062 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000096 ),
    .LI(\blk00000001/sig0000007a ),
    .O(\blk00000001/sig00000061 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000095 ),
    .LI(\blk00000001/sig00000079 ),
    .O(\blk00000001/sig00000060 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000094 ),
    .LI(\blk00000001/sig00000078 ),
    .O(\blk00000001/sig0000005f )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000093 ),
    .LI(\blk00000001/sig00000077 ),
    .O(\blk00000001/sig0000005e )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000092 ),
    .LI(\blk00000001/sig00000076 ),
    .O(\blk00000001/sig0000005d )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000091 ),
    .LI(\blk00000001/sig00000075 ),
    .O(\blk00000001/sig0000005c )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000090 ),
    .LI(\blk00000001/sig00000074 ),
    .O(\blk00000001/sig0000005b )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000008f ),
    .LI(\blk00000001/sig00000073 ),
    .O(\blk00000001/sig0000005a )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig0000008e ),
    .LI(\blk00000001/sig00000072 ),
    .O(\blk00000001/sig00000059 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000008d ),
    .LI(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig00000058 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000008c ),
    .LI(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig00000057 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000008b ),
    .LI(\blk00000001/sig00000089 ),
    .O(\blk00000001/sig00000056 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000054 ),
    .LI(\blk00000001/sig0000008a ),
    .O(\blk00000001/sig00000055 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000054 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_3abe85fcf1017fed.v
// /___/   /\     Timestamp: Wed Apr 24 13:35:57 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3abe85fcf1017fed.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3abe85fcf1017fed.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3abe85fcf1017fed.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3abe85fcf1017fed.v
// # of Modules	: 1
// Design Name	: addsb_11_0_3abe85fcf1017fed
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_3abe85fcf1017fed (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [13 : 0] a;
  input [13 : 0] b;
  output [13 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  wire \blk00000001/sig0000003b ;
  wire \blk00000001/sig0000003a ;
  wire \blk00000001/sig00000039 ;
  wire \blk00000001/sig00000038 ;
  wire \blk00000001/sig00000037 ;
  wire \blk00000001/sig00000036 ;
  wire \blk00000001/sig00000035 ;
  wire \blk00000001/sig00000034 ;
  wire \blk00000001/sig00000033 ;
  wire \blk00000001/sig00000032 ;
  wire \blk00000001/sig00000031 ;
  wire \blk00000001/sig00000030 ;
  wire \blk00000001/sig0000002f ;
  wire \blk00000001/sig0000002e ;
  wire \blk00000001/sig0000002d ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000039  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000048 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000038  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig0000003c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000037  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig0000003d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000036  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig0000003e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000035  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig0000003f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000034  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000040 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000033  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000041 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000032  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000042 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000031  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000043 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000030  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000044 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002f  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000045 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002e  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000046 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002d  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000047 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002c  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000049 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002e ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003b ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000029  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003a ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000039 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000027  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000038 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000026  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000037 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000025  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000036 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000024  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000035 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000023  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000034 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000022  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000033 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000021  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000032 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000020  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000031 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000030 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002f ),
    .Q(s[13])
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig0000002d ),
    .DI(a[0]),
    .S(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig00000056 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000056 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000047 ),
    .O(\blk00000001/sig00000055 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000055 ),
    .DI(a[2]),
    .S(\blk00000001/sig00000046 ),
    .O(\blk00000001/sig00000054 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000054 ),
    .DI(a[3]),
    .S(\blk00000001/sig00000045 ),
    .O(\blk00000001/sig00000053 )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig00000053 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000044 ),
    .O(\blk00000001/sig00000052 )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig00000052 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000043 ),
    .O(\blk00000001/sig00000051 )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000051 ),
    .DI(a[6]),
    .S(\blk00000001/sig00000042 ),
    .O(\blk00000001/sig00000050 )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000050 ),
    .DI(a[7]),
    .S(\blk00000001/sig00000041 ),
    .O(\blk00000001/sig0000004f )
  );
  MUXCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig0000004f ),
    .DI(a[8]),
    .S(\blk00000001/sig00000040 ),
    .O(\blk00000001/sig0000004e )
  );
  MUXCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig0000004e ),
    .DI(a[9]),
    .S(\blk00000001/sig0000003f ),
    .O(\blk00000001/sig0000004d )
  );
  MUXCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig0000004d ),
    .DI(a[10]),
    .S(\blk00000001/sig0000003e ),
    .O(\blk00000001/sig0000004c )
  );
  MUXCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig0000004c ),
    .DI(a[11]),
    .S(\blk00000001/sig0000003d ),
    .O(\blk00000001/sig0000004b )
  );
  MUXCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig0000004b ),
    .DI(a[12]),
    .S(\blk00000001/sig0000003c ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000056 ),
    .LI(\blk00000001/sig00000047 ),
    .O(\blk00000001/sig0000003b )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000055 ),
    .LI(\blk00000001/sig00000046 ),
    .O(\blk00000001/sig0000003a )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000054 ),
    .LI(\blk00000001/sig00000045 ),
    .O(\blk00000001/sig00000039 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000053 ),
    .LI(\blk00000001/sig00000044 ),
    .O(\blk00000001/sig00000038 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000052 ),
    .LI(\blk00000001/sig00000043 ),
    .O(\blk00000001/sig00000037 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000051 ),
    .LI(\blk00000001/sig00000042 ),
    .O(\blk00000001/sig00000036 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000050 ),
    .LI(\blk00000001/sig00000041 ),
    .O(\blk00000001/sig00000035 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig0000004f ),
    .LI(\blk00000001/sig00000040 ),
    .O(\blk00000001/sig00000034 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000004e ),
    .LI(\blk00000001/sig0000003f ),
    .O(\blk00000001/sig00000033 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig0000004d ),
    .LI(\blk00000001/sig0000003e ),
    .O(\blk00000001/sig00000032 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000004c ),
    .LI(\blk00000001/sig0000003d ),
    .O(\blk00000001/sig00000031 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000004b ),
    .LI(\blk00000001/sig0000003c ),
    .O(\blk00000001/sig00000030 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000004a ),
    .LI(\blk00000001/sig00000048 ),
    .O(\blk00000001/sig0000002f )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig0000002d ),
    .LI(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig0000002e )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig0000002d )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_3b5cfe2278dc7df8.v
// /___/   /\     Timestamp: Wed Apr 24 13:36:32 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3b5cfe2278dc7df8.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3b5cfe2278dc7df8.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3b5cfe2278dc7df8.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3b5cfe2278dc7df8.v
// # of Modules	: 1
// Design Name	: addsb_11_0_3b5cfe2278dc7df8
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_3b5cfe2278dc7df8 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [16 : 0] a;
  input [16 : 0] b;
  output [16 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  wire \blk00000001/sig0000003b ;
  wire \blk00000001/sig0000003a ;
  wire \blk00000001/sig00000039 ;
  wire \blk00000001/sig00000038 ;
  wire \blk00000001/sig00000037 ;
  wire \blk00000001/sig00000036 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000045  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000057 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000044  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000048 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000043  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000049 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000042  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig0000004a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000041  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig0000004b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000040  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig0000004c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003f  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig0000004d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003e  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig0000004e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003d  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig0000004f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003c  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000050 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003b  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000051 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003a  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000052 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000039  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000053 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000038  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000054 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000037  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000055 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000036  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000056 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000035  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000058 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000037 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000045 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000044 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000042 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000041 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000040 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003f ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003e ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000029  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003d ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003c ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000027  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003b ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000026  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003a ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000025  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000039 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000024  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000038 ),
    .Q(s[16])
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000036 ),
    .DI(a[0]),
    .S(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000068 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000068 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000067 )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig00000067 ),
    .DI(a[2]),
    .S(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000066 )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig00000066 ),
    .DI(a[3]),
    .S(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000065 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000065 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000064 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000064 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000063 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000063 ),
    .DI(a[6]),
    .S(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000062 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000062 ),
    .DI(a[7]),
    .S(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000061 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000061 ),
    .DI(a[8]),
    .S(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig00000060 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000060 ),
    .DI(a[9]),
    .S(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig0000005f )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig0000005f ),
    .DI(a[10]),
    .S(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000005e )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000005e ),
    .DI(a[11]),
    .S(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000005d )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig0000005d ),
    .DI(a[12]),
    .S(\blk00000001/sig0000004b ),
    .O(\blk00000001/sig0000005c )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig0000005c ),
    .DI(a[13]),
    .S(\blk00000001/sig0000004a ),
    .O(\blk00000001/sig0000005b )
  );
  MUXCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig0000005b ),
    .DI(a[14]),
    .S(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig0000005a )
  );
  MUXCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig0000005a ),
    .DI(a[15]),
    .S(\blk00000001/sig00000048 ),
    .O(\blk00000001/sig00000059 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000068 ),
    .LI(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000067 ),
    .LI(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000046 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000066 ),
    .LI(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000065 ),
    .LI(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000044 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000064 ),
    .LI(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000043 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000063 ),
    .LI(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000042 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000062 ),
    .LI(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000041 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000061 ),
    .LI(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig00000040 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000060 ),
    .LI(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig0000003f )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig0000005f ),
    .LI(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000003e )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig0000005e ),
    .LI(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000003d )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000005d ),
    .LI(\blk00000001/sig0000004b ),
    .O(\blk00000001/sig0000003c )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig0000005c ),
    .LI(\blk00000001/sig0000004a ),
    .O(\blk00000001/sig0000003b )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000005b ),
    .LI(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig0000003a )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000005a ),
    .LI(\blk00000001/sig00000048 ),
    .O(\blk00000001/sig00000039 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000059 ),
    .LI(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig00000038 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000036 ),
    .LI(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000037 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000036 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_3cbd55626510ca57.v
// /___/   /\     Timestamp: Wed Apr 24 13:37:09 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3cbd55626510ca57.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3cbd55626510ca57.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3cbd55626510ca57.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_3cbd55626510ca57.v
// # of Modules	: 1
// Design Name	: addsb_11_0_3cbd55626510ca57
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_3cbd55626510ca57 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [25 : 0] a;
  input [25 : 0] b;
  output [25 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig0000009e ;
  wire \blk00000001/sig0000009d ;
  wire \blk00000001/sig0000009c ;
  wire \blk00000001/sig0000009b ;
  wire \blk00000001/sig0000009a ;
  wire \blk00000001/sig00000099 ;
  wire \blk00000001/sig00000098 ;
  wire \blk00000001/sig00000097 ;
  wire \blk00000001/sig00000096 ;
  wire \blk00000001/sig00000095 ;
  wire \blk00000001/sig00000094 ;
  wire \blk00000001/sig00000093 ;
  wire \blk00000001/sig00000092 ;
  wire \blk00000001/sig00000091 ;
  wire \blk00000001/sig00000090 ;
  wire \blk00000001/sig0000008f ;
  wire \blk00000001/sig0000008e ;
  wire \blk00000001/sig0000008d ;
  wire \blk00000001/sig0000008c ;
  wire \blk00000001/sig0000008b ;
  wire \blk00000001/sig0000008a ;
  wire \blk00000001/sig00000089 ;
  wire \blk00000001/sig00000088 ;
  wire \blk00000001/sig00000087 ;
  wire \blk00000001/sig00000086 ;
  wire \blk00000001/sig00000085 ;
  wire \blk00000001/sig00000084 ;
  wire \blk00000001/sig00000083 ;
  wire \blk00000001/sig00000082 ;
  wire \blk00000001/sig00000081 ;
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000069  (
    .I0(a[25]),
    .I1(b[25]),
    .O(\blk00000001/sig00000084 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000068  (
    .I0(a[24]),
    .I1(b[24]),
    .O(\blk00000001/sig0000006c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000067  (
    .I0(a[23]),
    .I1(b[23]),
    .O(\blk00000001/sig0000006d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000066  (
    .I0(a[22]),
    .I1(b[22]),
    .O(\blk00000001/sig0000006e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000065  (
    .I0(a[21]),
    .I1(b[21]),
    .O(\blk00000001/sig0000006f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000064  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig00000070 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000063  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig00000071 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000062  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000072 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000061  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig00000073 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000060  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000074 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005f  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000075 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005e  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000076 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005d  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000077 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005c  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000078 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005b  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000079 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005a  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig0000007a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000059  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig0000007b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000058  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig0000007c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000057  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig0000007d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000056  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig0000007e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000055  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig0000007f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000054  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000080 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000053  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000081 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000052  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000082 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000051  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000083 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000050  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000085 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000052 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006b ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006a ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000069 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000068 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000067 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000049  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000066 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000048  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000065 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000047  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000064 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000046  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000063 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000045  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000062 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000044  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000061 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000043  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000060 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000042  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005f ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000041  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005e ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005d ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005c ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005b ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005a ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000059 ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000058 ),
    .Q(s[20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000057 ),
    .Q(s[21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000056 ),
    .Q(s[22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000055 ),
    .Q(s[23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000054 ),
    .Q(s[24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000053 ),
    .Q(s[25])
  );
  MUXCY   \blk00000001/blk00000035  (
    .CI(\blk00000001/sig00000051 ),
    .DI(a[0]),
    .S(\blk00000001/sig00000085 ),
    .O(\blk00000001/sig0000009e )
  );
  MUXCY   \blk00000001/blk00000034  (
    .CI(\blk00000001/sig0000009e ),
    .DI(a[1]),
    .S(\blk00000001/sig00000083 ),
    .O(\blk00000001/sig0000009d )
  );
  MUXCY   \blk00000001/blk00000033  (
    .CI(\blk00000001/sig0000009d ),
    .DI(a[2]),
    .S(\blk00000001/sig00000082 ),
    .O(\blk00000001/sig0000009c )
  );
  MUXCY   \blk00000001/blk00000032  (
    .CI(\blk00000001/sig0000009c ),
    .DI(a[3]),
    .S(\blk00000001/sig00000081 ),
    .O(\blk00000001/sig0000009b )
  );
  MUXCY   \blk00000001/blk00000031  (
    .CI(\blk00000001/sig0000009b ),
    .DI(a[4]),
    .S(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig0000009a )
  );
  MUXCY   \blk00000001/blk00000030  (
    .CI(\blk00000001/sig0000009a ),
    .DI(a[5]),
    .S(\blk00000001/sig0000007f ),
    .O(\blk00000001/sig00000099 )
  );
  MUXCY   \blk00000001/blk0000002f  (
    .CI(\blk00000001/sig00000099 ),
    .DI(a[6]),
    .S(\blk00000001/sig0000007e ),
    .O(\blk00000001/sig00000098 )
  );
  MUXCY   \blk00000001/blk0000002e  (
    .CI(\blk00000001/sig00000098 ),
    .DI(a[7]),
    .S(\blk00000001/sig0000007d ),
    .O(\blk00000001/sig00000097 )
  );
  MUXCY   \blk00000001/blk0000002d  (
    .CI(\blk00000001/sig00000097 ),
    .DI(a[8]),
    .S(\blk00000001/sig0000007c ),
    .O(\blk00000001/sig00000096 )
  );
  MUXCY   \blk00000001/blk0000002c  (
    .CI(\blk00000001/sig00000096 ),
    .DI(a[9]),
    .S(\blk00000001/sig0000007b ),
    .O(\blk00000001/sig00000095 )
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig00000095 ),
    .DI(a[10]),
    .S(\blk00000001/sig0000007a ),
    .O(\blk00000001/sig00000094 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig00000094 ),
    .DI(a[11]),
    .S(\blk00000001/sig00000079 ),
    .O(\blk00000001/sig00000093 )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig00000093 ),
    .DI(a[12]),
    .S(\blk00000001/sig00000078 ),
    .O(\blk00000001/sig00000092 )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig00000092 ),
    .DI(a[13]),
    .S(\blk00000001/sig00000077 ),
    .O(\blk00000001/sig00000091 )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig00000091 ),
    .DI(a[14]),
    .S(\blk00000001/sig00000076 ),
    .O(\blk00000001/sig00000090 )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig00000090 ),
    .DI(a[15]),
    .S(\blk00000001/sig00000075 ),
    .O(\blk00000001/sig0000008f )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig0000008f ),
    .DI(a[16]),
    .S(\blk00000001/sig00000074 ),
    .O(\blk00000001/sig0000008e )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig0000008e ),
    .DI(a[17]),
    .S(\blk00000001/sig00000073 ),
    .O(\blk00000001/sig0000008d )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig0000008d ),
    .DI(a[18]),
    .S(\blk00000001/sig00000072 ),
    .O(\blk00000001/sig0000008c )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig0000008c ),
    .DI(a[19]),
    .S(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig0000008b )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig0000008b ),
    .DI(a[20]),
    .S(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig0000008a )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig0000008a ),
    .DI(a[21]),
    .S(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig00000089 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000089 ),
    .DI(a[22]),
    .S(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig00000088 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000088 ),
    .DI(a[23]),
    .S(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000087 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000087 ),
    .DI(a[24]),
    .S(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000086 )
  );
  XORCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig0000009e ),
    .LI(\blk00000001/sig00000083 ),
    .O(\blk00000001/sig0000006b )
  );
  XORCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig0000009d ),
    .LI(\blk00000001/sig00000082 ),
    .O(\blk00000001/sig0000006a )
  );
  XORCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig0000009c ),
    .LI(\blk00000001/sig00000081 ),
    .O(\blk00000001/sig00000069 )
  );
  XORCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig0000009b ),
    .LI(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig00000068 )
  );
  XORCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000009a ),
    .LI(\blk00000001/sig0000007f ),
    .O(\blk00000001/sig00000067 )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000099 ),
    .LI(\blk00000001/sig0000007e ),
    .O(\blk00000001/sig00000066 )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000098 ),
    .LI(\blk00000001/sig0000007d ),
    .O(\blk00000001/sig00000065 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000097 ),
    .LI(\blk00000001/sig0000007c ),
    .O(\blk00000001/sig00000064 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000096 ),
    .LI(\blk00000001/sig0000007b ),
    .O(\blk00000001/sig00000063 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000095 ),
    .LI(\blk00000001/sig0000007a ),
    .O(\blk00000001/sig00000062 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000094 ),
    .LI(\blk00000001/sig00000079 ),
    .O(\blk00000001/sig00000061 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000093 ),
    .LI(\blk00000001/sig00000078 ),
    .O(\blk00000001/sig00000060 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000092 ),
    .LI(\blk00000001/sig00000077 ),
    .O(\blk00000001/sig0000005f )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000091 ),
    .LI(\blk00000001/sig00000076 ),
    .O(\blk00000001/sig0000005e )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000090 ),
    .LI(\blk00000001/sig00000075 ),
    .O(\blk00000001/sig0000005d )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig0000008f ),
    .LI(\blk00000001/sig00000074 ),
    .O(\blk00000001/sig0000005c )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig0000008e ),
    .LI(\blk00000001/sig00000073 ),
    .O(\blk00000001/sig0000005b )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig0000008d ),
    .LI(\blk00000001/sig00000072 ),
    .O(\blk00000001/sig0000005a )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig0000008c ),
    .LI(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig00000059 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig0000008b ),
    .LI(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig00000058 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000008a ),
    .LI(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig00000057 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000089 ),
    .LI(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig00000056 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000088 ),
    .LI(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000055 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000087 ),
    .LI(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000054 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000086 ),
    .LI(\blk00000001/sig00000084 ),
    .O(\blk00000001/sig00000053 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000051 ),
    .LI(\blk00000001/sig00000085 ),
    .O(\blk00000001/sig00000052 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000051 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_45f8b994267d2451.v
// /___/   /\     Timestamp: Wed Apr 24 13:37:45 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_45f8b994267d2451.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_45f8b994267d2451.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_45f8b994267d2451.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_45f8b994267d2451.v
// # of Modules	: 1
// Design Name	: addsb_11_0_45f8b994267d2451
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_45f8b994267d2451 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [28 : 0] a;
  input [28 : 0] b;
  output [28 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig000000b0 ;
  wire \blk00000001/sig000000af ;
  wire \blk00000001/sig000000ae ;
  wire \blk00000001/sig000000ad ;
  wire \blk00000001/sig000000ac ;
  wire \blk00000001/sig000000ab ;
  wire \blk00000001/sig000000aa ;
  wire \blk00000001/sig000000a9 ;
  wire \blk00000001/sig000000a8 ;
  wire \blk00000001/sig000000a7 ;
  wire \blk00000001/sig000000a6 ;
  wire \blk00000001/sig000000a5 ;
  wire \blk00000001/sig000000a4 ;
  wire \blk00000001/sig000000a3 ;
  wire \blk00000001/sig000000a2 ;
  wire \blk00000001/sig000000a1 ;
  wire \blk00000001/sig000000a0 ;
  wire \blk00000001/sig0000009f ;
  wire \blk00000001/sig0000009e ;
  wire \blk00000001/sig0000009d ;
  wire \blk00000001/sig0000009c ;
  wire \blk00000001/sig0000009b ;
  wire \blk00000001/sig0000009a ;
  wire \blk00000001/sig00000099 ;
  wire \blk00000001/sig00000098 ;
  wire \blk00000001/sig00000097 ;
  wire \blk00000001/sig00000096 ;
  wire \blk00000001/sig00000095 ;
  wire \blk00000001/sig00000094 ;
  wire \blk00000001/sig00000093 ;
  wire \blk00000001/sig00000092 ;
  wire \blk00000001/sig00000091 ;
  wire \blk00000001/sig00000090 ;
  wire \blk00000001/sig0000008f ;
  wire \blk00000001/sig0000008e ;
  wire \blk00000001/sig0000008d ;
  wire \blk00000001/sig0000008c ;
  wire \blk00000001/sig0000008b ;
  wire \blk00000001/sig0000008a ;
  wire \blk00000001/sig00000089 ;
  wire \blk00000001/sig00000088 ;
  wire \blk00000001/sig00000087 ;
  wire \blk00000001/sig00000086 ;
  wire \blk00000001/sig00000085 ;
  wire \blk00000001/sig00000084 ;
  wire \blk00000001/sig00000083 ;
  wire \blk00000001/sig00000082 ;
  wire \blk00000001/sig00000081 ;
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000075  (
    .I0(a[28]),
    .I1(b[28]),
    .O(\blk00000001/sig00000093 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000074  (
    .I0(a[27]),
    .I1(b[27]),
    .O(\blk00000001/sig00000078 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000073  (
    .I0(a[26]),
    .I1(b[26]),
    .O(\blk00000001/sig00000079 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000072  (
    .I0(a[25]),
    .I1(b[25]),
    .O(\blk00000001/sig0000007a )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000071  (
    .I0(a[24]),
    .I1(b[24]),
    .O(\blk00000001/sig0000007b )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000070  (
    .I0(a[23]),
    .I1(b[23]),
    .O(\blk00000001/sig0000007c )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000006f  (
    .I0(a[22]),
    .I1(b[22]),
    .O(\blk00000001/sig0000007d )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000006e  (
    .I0(a[21]),
    .I1(b[21]),
    .O(\blk00000001/sig0000007e )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000006d  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig0000007f )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000006c  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig00000080 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000006b  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000081 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000006a  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig00000082 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000069  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000083 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000068  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000084 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000067  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000085 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000066  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000086 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000065  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000087 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000064  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000088 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000063  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000089 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000062  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig0000008a )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000061  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig0000008b )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000060  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig0000008c )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005f  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig0000008d )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005e  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig0000008e )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005d  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig0000008f )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005c  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000090 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005b  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000091 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005a  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000092 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000059  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000094 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000058  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005b ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000057  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000077 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000056  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000076 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000055  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000075 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000054  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000074 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000053  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000073 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000052  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000072 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000051  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000071 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000050  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000070 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006f ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006e ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006d ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006c ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006b ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006a ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000049  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000069 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000048  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000068 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000047  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000067 ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000046  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000066 ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000045  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000065 ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000044  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000064 ),
    .Q(s[20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000043  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000063 ),
    .Q(s[21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000042  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000062 ),
    .Q(s[22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000041  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000061 ),
    .Q(s[23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000060 ),
    .Q(s[24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005f ),
    .Q(s[25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005e ),
    .Q(s[26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005d ),
    .Q(s[27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005c ),
    .Q(s[28])
  );
  MUXCY   \blk00000001/blk0000003b  (
    .CI(\blk00000001/sig0000005a ),
    .DI(a[0]),
    .S(\blk00000001/sig00000094 ),
    .O(\blk00000001/sig000000b0 )
  );
  MUXCY   \blk00000001/blk0000003a  (
    .CI(\blk00000001/sig000000b0 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000092 ),
    .O(\blk00000001/sig000000af )
  );
  MUXCY   \blk00000001/blk00000039  (
    .CI(\blk00000001/sig000000af ),
    .DI(a[2]),
    .S(\blk00000001/sig00000091 ),
    .O(\blk00000001/sig000000ae )
  );
  MUXCY   \blk00000001/blk00000038  (
    .CI(\blk00000001/sig000000ae ),
    .DI(a[3]),
    .S(\blk00000001/sig00000090 ),
    .O(\blk00000001/sig000000ad )
  );
  MUXCY   \blk00000001/blk00000037  (
    .CI(\blk00000001/sig000000ad ),
    .DI(a[4]),
    .S(\blk00000001/sig0000008f ),
    .O(\blk00000001/sig000000ac )
  );
  MUXCY   \blk00000001/blk00000036  (
    .CI(\blk00000001/sig000000ac ),
    .DI(a[5]),
    .S(\blk00000001/sig0000008e ),
    .O(\blk00000001/sig000000ab )
  );
  MUXCY   \blk00000001/blk00000035  (
    .CI(\blk00000001/sig000000ab ),
    .DI(a[6]),
    .S(\blk00000001/sig0000008d ),
    .O(\blk00000001/sig000000aa )
  );
  MUXCY   \blk00000001/blk00000034  (
    .CI(\blk00000001/sig000000aa ),
    .DI(a[7]),
    .S(\blk00000001/sig0000008c ),
    .O(\blk00000001/sig000000a9 )
  );
  MUXCY   \blk00000001/blk00000033  (
    .CI(\blk00000001/sig000000a9 ),
    .DI(a[8]),
    .S(\blk00000001/sig0000008b ),
    .O(\blk00000001/sig000000a8 )
  );
  MUXCY   \blk00000001/blk00000032  (
    .CI(\blk00000001/sig000000a8 ),
    .DI(a[9]),
    .S(\blk00000001/sig0000008a ),
    .O(\blk00000001/sig000000a7 )
  );
  MUXCY   \blk00000001/blk00000031  (
    .CI(\blk00000001/sig000000a7 ),
    .DI(a[10]),
    .S(\blk00000001/sig00000089 ),
    .O(\blk00000001/sig000000a6 )
  );
  MUXCY   \blk00000001/blk00000030  (
    .CI(\blk00000001/sig000000a6 ),
    .DI(a[11]),
    .S(\blk00000001/sig00000088 ),
    .O(\blk00000001/sig000000a5 )
  );
  MUXCY   \blk00000001/blk0000002f  (
    .CI(\blk00000001/sig000000a5 ),
    .DI(a[12]),
    .S(\blk00000001/sig00000087 ),
    .O(\blk00000001/sig000000a4 )
  );
  MUXCY   \blk00000001/blk0000002e  (
    .CI(\blk00000001/sig000000a4 ),
    .DI(a[13]),
    .S(\blk00000001/sig00000086 ),
    .O(\blk00000001/sig000000a3 )
  );
  MUXCY   \blk00000001/blk0000002d  (
    .CI(\blk00000001/sig000000a3 ),
    .DI(a[14]),
    .S(\blk00000001/sig00000085 ),
    .O(\blk00000001/sig000000a2 )
  );
  MUXCY   \blk00000001/blk0000002c  (
    .CI(\blk00000001/sig000000a2 ),
    .DI(a[15]),
    .S(\blk00000001/sig00000084 ),
    .O(\blk00000001/sig000000a1 )
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig000000a1 ),
    .DI(a[16]),
    .S(\blk00000001/sig00000083 ),
    .O(\blk00000001/sig000000a0 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig000000a0 ),
    .DI(a[17]),
    .S(\blk00000001/sig00000082 ),
    .O(\blk00000001/sig0000009f )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig0000009f ),
    .DI(a[18]),
    .S(\blk00000001/sig00000081 ),
    .O(\blk00000001/sig0000009e )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig0000009e ),
    .DI(a[19]),
    .S(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig0000009d )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig0000009d ),
    .DI(a[20]),
    .S(\blk00000001/sig0000007f ),
    .O(\blk00000001/sig0000009c )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig0000009c ),
    .DI(a[21]),
    .S(\blk00000001/sig0000007e ),
    .O(\blk00000001/sig0000009b )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig0000009b ),
    .DI(a[22]),
    .S(\blk00000001/sig0000007d ),
    .O(\blk00000001/sig0000009a )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig0000009a ),
    .DI(a[23]),
    .S(\blk00000001/sig0000007c ),
    .O(\blk00000001/sig00000099 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000099 ),
    .DI(a[24]),
    .S(\blk00000001/sig0000007b ),
    .O(\blk00000001/sig00000098 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000098 ),
    .DI(a[25]),
    .S(\blk00000001/sig0000007a ),
    .O(\blk00000001/sig00000097 )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig00000097 ),
    .DI(a[26]),
    .S(\blk00000001/sig00000079 ),
    .O(\blk00000001/sig00000096 )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig00000096 ),
    .DI(a[27]),
    .S(\blk00000001/sig00000078 ),
    .O(\blk00000001/sig00000095 )
  );
  XORCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig000000b0 ),
    .LI(\blk00000001/sig00000092 ),
    .O(\blk00000001/sig00000077 )
  );
  XORCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig000000af ),
    .LI(\blk00000001/sig00000091 ),
    .O(\blk00000001/sig00000076 )
  );
  XORCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig000000ae ),
    .LI(\blk00000001/sig00000090 ),
    .O(\blk00000001/sig00000075 )
  );
  XORCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig000000ad ),
    .LI(\blk00000001/sig0000008f ),
    .O(\blk00000001/sig00000074 )
  );
  XORCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig000000ac ),
    .LI(\blk00000001/sig0000008e ),
    .O(\blk00000001/sig00000073 )
  );
  XORCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig000000ab ),
    .LI(\blk00000001/sig0000008d ),
    .O(\blk00000001/sig00000072 )
  );
  XORCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig000000aa ),
    .LI(\blk00000001/sig0000008c ),
    .O(\blk00000001/sig00000071 )
  );
  XORCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig000000a9 ),
    .LI(\blk00000001/sig0000008b ),
    .O(\blk00000001/sig00000070 )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig000000a8 ),
    .LI(\blk00000001/sig0000008a ),
    .O(\blk00000001/sig0000006f )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig000000a7 ),
    .LI(\blk00000001/sig00000089 ),
    .O(\blk00000001/sig0000006e )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig000000a6 ),
    .LI(\blk00000001/sig00000088 ),
    .O(\blk00000001/sig0000006d )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig000000a5 ),
    .LI(\blk00000001/sig00000087 ),
    .O(\blk00000001/sig0000006c )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig000000a4 ),
    .LI(\blk00000001/sig00000086 ),
    .O(\blk00000001/sig0000006b )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig000000a3 ),
    .LI(\blk00000001/sig00000085 ),
    .O(\blk00000001/sig0000006a )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig000000a2 ),
    .LI(\blk00000001/sig00000084 ),
    .O(\blk00000001/sig00000069 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig000000a1 ),
    .LI(\blk00000001/sig00000083 ),
    .O(\blk00000001/sig00000068 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig000000a0 ),
    .LI(\blk00000001/sig00000082 ),
    .O(\blk00000001/sig00000067 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000009f ),
    .LI(\blk00000001/sig00000081 ),
    .O(\blk00000001/sig00000066 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig0000009e ),
    .LI(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig00000065 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig0000009d ),
    .LI(\blk00000001/sig0000007f ),
    .O(\blk00000001/sig00000064 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig0000009c ),
    .LI(\blk00000001/sig0000007e ),
    .O(\blk00000001/sig00000063 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig0000009b ),
    .LI(\blk00000001/sig0000007d ),
    .O(\blk00000001/sig00000062 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig0000009a ),
    .LI(\blk00000001/sig0000007c ),
    .O(\blk00000001/sig00000061 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000099 ),
    .LI(\blk00000001/sig0000007b ),
    .O(\blk00000001/sig00000060 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000098 ),
    .LI(\blk00000001/sig0000007a ),
    .O(\blk00000001/sig0000005f )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000097 ),
    .LI(\blk00000001/sig00000079 ),
    .O(\blk00000001/sig0000005e )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000096 ),
    .LI(\blk00000001/sig00000078 ),
    .O(\blk00000001/sig0000005d )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000095 ),
    .LI(\blk00000001/sig00000093 ),
    .O(\blk00000001/sig0000005c )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig0000005a ),
    .LI(\blk00000001/sig00000094 ),
    .O(\blk00000001/sig0000005b )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig0000005a )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_490e4beeb7992ef4.v
// /___/   /\     Timestamp: Wed Apr 24 13:38:21 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_490e4beeb7992ef4.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_490e4beeb7992ef4.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_490e4beeb7992ef4.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_490e4beeb7992ef4.v
// # of Modules	: 1
// Design Name	: addsb_11_0_490e4beeb7992ef4
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_490e4beeb7992ef4 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [18 : 0] a;
  input [18 : 0] b;
  output [18 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004d  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000061 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004c  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig00000050 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004b  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000051 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004a  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000052 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000049  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000053 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000048  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000054 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000047  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000055 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000046  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000056 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000045  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000057 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000044  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000058 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000043  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000059 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000042  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig0000005a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000041  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig0000005b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000040  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig0000005c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003f  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig0000005d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003e  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig0000005e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003d  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig0000005f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003c  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000060 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003b  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000062 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003d ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004f ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004e ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004d ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004c ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004b ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004a ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000049 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000048 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000045 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000044 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000042 ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000041 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000040 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000029  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003f ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003e ),
    .Q(s[18])
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig0000003c ),
    .DI(a[0]),
    .S(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig00000074 )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig00000074 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig00000073 )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig00000073 ),
    .DI(a[2]),
    .S(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig00000072 )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig00000072 ),
    .DI(a[3]),
    .S(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig00000071 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000071 ),
    .DI(a[4]),
    .S(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig00000070 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000070 ),
    .DI(a[5]),
    .S(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig0000006f )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig0000006f ),
    .DI(a[6]),
    .S(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig0000006e )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig0000006e ),
    .DI(a[7]),
    .S(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig0000006d )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig0000006d ),
    .DI(a[8]),
    .S(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig0000006c )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig0000006c ),
    .DI(a[9]),
    .S(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig0000006b )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig0000006b ),
    .DI(a[10]),
    .S(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig0000006a )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig0000006a ),
    .DI(a[11]),
    .S(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000069 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000069 ),
    .DI(a[12]),
    .S(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000068 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000068 ),
    .DI(a[13]),
    .S(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000067 )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig00000067 ),
    .DI(a[14]),
    .S(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000066 )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig00000066 ),
    .DI(a[15]),
    .S(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000065 )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000065 ),
    .DI(a[16]),
    .S(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000064 )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000064 ),
    .DI(a[17]),
    .S(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000063 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000074 ),
    .LI(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig0000004f )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000073 ),
    .LI(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig0000004e )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000072 ),
    .LI(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig0000004d )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000071 ),
    .LI(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig0000004c )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000070 ),
    .LI(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig0000004b )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig0000006f ),
    .LI(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig0000006e ),
    .LI(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig00000049 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000006d ),
    .LI(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig00000048 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig0000006c ),
    .LI(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig0000006b ),
    .LI(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig00000046 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig0000006a ),
    .LI(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000069 ),
    .LI(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000044 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000068 ),
    .LI(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000043 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000067 ),
    .LI(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000042 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000066 ),
    .LI(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000041 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000065 ),
    .LI(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000040 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000064 ),
    .LI(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig0000003f )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000063 ),
    .LI(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig0000003e )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig0000003c ),
    .LI(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig0000003d )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig0000003c )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_49467494b87e75c7.v
// /___/   /\     Timestamp: Wed Apr 24 13:38:57 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_49467494b87e75c7.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_49467494b87e75c7.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_49467494b87e75c7.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_49467494b87e75c7.v
// # of Modules	: 1
// Design Name	: addsb_11_0_49467494b87e75c7
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_49467494b87e75c7 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [10 : 0] a;
  input [10 : 0] b;
  output [10 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  wire \blk00000001/sig0000003b ;
  wire \blk00000001/sig0000003a ;
  wire \blk00000001/sig00000039 ;
  wire \blk00000001/sig00000038 ;
  wire \blk00000001/sig00000037 ;
  wire \blk00000001/sig00000036 ;
  wire \blk00000001/sig00000035 ;
  wire \blk00000001/sig00000034 ;
  wire \blk00000001/sig00000033 ;
  wire \blk00000001/sig00000032 ;
  wire \blk00000001/sig00000031 ;
  wire \blk00000001/sig00000030 ;
  wire \blk00000001/sig0000002f ;
  wire \blk00000001/sig0000002e ;
  wire \blk00000001/sig0000002d ;
  wire \blk00000001/sig0000002c ;
  wire \blk00000001/sig0000002b ;
  wire \blk00000001/sig0000002a ;
  wire \blk00000001/sig00000029 ;
  wire \blk00000001/sig00000028 ;
  wire \blk00000001/sig00000027 ;
  wire \blk00000001/sig00000026 ;
  wire \blk00000001/sig00000025 ;
  wire \blk00000001/sig00000024 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002d  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000039 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002c  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000030 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002b  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000031 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002a  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000032 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000029  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000033 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000028  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000034 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000027  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000035 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000026  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000036 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000025  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000037 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000024  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000038 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000023  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig0000003a )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000022  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000025 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000021  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002f ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000020  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002e ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002d ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002c ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002b ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002a ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000029 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000028 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000019  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000027 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000018  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000026 ),
    .Q(s[10])
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000024 ),
    .DI(a[0]),
    .S(\blk00000001/sig0000003a ),
    .O(\blk00000001/sig00000044 )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000044 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000038 ),
    .O(\blk00000001/sig00000043 )
  );
  MUXCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000043 ),
    .DI(a[2]),
    .S(\blk00000001/sig00000037 ),
    .O(\blk00000001/sig00000042 )
  );
  MUXCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000042 ),
    .DI(a[3]),
    .S(\blk00000001/sig00000036 ),
    .O(\blk00000001/sig00000041 )
  );
  MUXCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000041 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000035 ),
    .O(\blk00000001/sig00000040 )
  );
  MUXCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000040 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000034 ),
    .O(\blk00000001/sig0000003f )
  );
  MUXCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig0000003f ),
    .DI(a[6]),
    .S(\blk00000001/sig00000033 ),
    .O(\blk00000001/sig0000003e )
  );
  MUXCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig0000003e ),
    .DI(a[7]),
    .S(\blk00000001/sig00000032 ),
    .O(\blk00000001/sig0000003d )
  );
  MUXCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig0000003d ),
    .DI(a[8]),
    .S(\blk00000001/sig00000031 ),
    .O(\blk00000001/sig0000003c )
  );
  MUXCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000003c ),
    .DI(a[9]),
    .S(\blk00000001/sig00000030 ),
    .O(\blk00000001/sig0000003b )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000044 ),
    .LI(\blk00000001/sig00000038 ),
    .O(\blk00000001/sig0000002f )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000043 ),
    .LI(\blk00000001/sig00000037 ),
    .O(\blk00000001/sig0000002e )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000042 ),
    .LI(\blk00000001/sig00000036 ),
    .O(\blk00000001/sig0000002d )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000041 ),
    .LI(\blk00000001/sig00000035 ),
    .O(\blk00000001/sig0000002c )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000040 ),
    .LI(\blk00000001/sig00000034 ),
    .O(\blk00000001/sig0000002b )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000003f ),
    .LI(\blk00000001/sig00000033 ),
    .O(\blk00000001/sig0000002a )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig0000003e ),
    .LI(\blk00000001/sig00000032 ),
    .O(\blk00000001/sig00000029 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000003d ),
    .LI(\blk00000001/sig00000031 ),
    .O(\blk00000001/sig00000028 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000003c ),
    .LI(\blk00000001/sig00000030 ),
    .O(\blk00000001/sig00000027 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000003b ),
    .LI(\blk00000001/sig00000039 ),
    .O(\blk00000001/sig00000026 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000024 ),
    .LI(\blk00000001/sig0000003a ),
    .O(\blk00000001/sig00000025 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000024 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_6623adedd12a938a.v
// /___/   /\     Timestamp: Wed Apr 24 13:39:33 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_6623adedd12a938a.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_6623adedd12a938a.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_6623adedd12a938a.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_6623adedd12a938a.v
// # of Modules	: 1
// Design Name	: addsb_11_0_6623adedd12a938a
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_6623adedd12a938a (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [10 : 0] a;
  input [10 : 0] b;
  output [10 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  wire \blk00000001/sig0000003b ;
  wire \blk00000001/sig0000003a ;
  wire \blk00000001/sig00000039 ;
  wire \blk00000001/sig00000038 ;
  wire \blk00000001/sig00000037 ;
  wire \blk00000001/sig00000036 ;
  wire \blk00000001/sig00000035 ;
  wire \blk00000001/sig00000034 ;
  wire \blk00000001/sig00000033 ;
  wire \blk00000001/sig00000032 ;
  wire \blk00000001/sig00000031 ;
  wire \blk00000001/sig00000030 ;
  wire \blk00000001/sig0000002f ;
  wire \blk00000001/sig0000002e ;
  wire \blk00000001/sig0000002d ;
  wire \blk00000001/sig0000002c ;
  wire \blk00000001/sig0000002b ;
  wire \blk00000001/sig0000002a ;
  wire \blk00000001/sig00000029 ;
  wire \blk00000001/sig00000028 ;
  wire \blk00000001/sig00000027 ;
  wire \blk00000001/sig00000026 ;
  wire \blk00000001/sig00000025 ;
  wire \blk00000001/sig00000024 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002d  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000039 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002c  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000030 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002b  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000031 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002a  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000032 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000029  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000033 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000028  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000034 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000027  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000035 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000026  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000036 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000025  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000037 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000024  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000038 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000023  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig0000003a )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000022  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000025 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000021  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002f ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000020  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002e ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002d ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002c ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002b ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002a ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000029 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000028 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000019  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000027 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000018  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000026 ),
    .Q(s[10])
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000024 ),
    .DI(a[0]),
    .S(\blk00000001/sig0000003a ),
    .O(\blk00000001/sig00000044 )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000044 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000038 ),
    .O(\blk00000001/sig00000043 )
  );
  MUXCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000043 ),
    .DI(a[2]),
    .S(\blk00000001/sig00000037 ),
    .O(\blk00000001/sig00000042 )
  );
  MUXCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000042 ),
    .DI(a[3]),
    .S(\blk00000001/sig00000036 ),
    .O(\blk00000001/sig00000041 )
  );
  MUXCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000041 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000035 ),
    .O(\blk00000001/sig00000040 )
  );
  MUXCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000040 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000034 ),
    .O(\blk00000001/sig0000003f )
  );
  MUXCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig0000003f ),
    .DI(a[6]),
    .S(\blk00000001/sig00000033 ),
    .O(\blk00000001/sig0000003e )
  );
  MUXCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig0000003e ),
    .DI(a[7]),
    .S(\blk00000001/sig00000032 ),
    .O(\blk00000001/sig0000003d )
  );
  MUXCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig0000003d ),
    .DI(a[8]),
    .S(\blk00000001/sig00000031 ),
    .O(\blk00000001/sig0000003c )
  );
  MUXCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000003c ),
    .DI(a[9]),
    .S(\blk00000001/sig00000030 ),
    .O(\blk00000001/sig0000003b )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000044 ),
    .LI(\blk00000001/sig00000038 ),
    .O(\blk00000001/sig0000002f )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000043 ),
    .LI(\blk00000001/sig00000037 ),
    .O(\blk00000001/sig0000002e )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000042 ),
    .LI(\blk00000001/sig00000036 ),
    .O(\blk00000001/sig0000002d )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000041 ),
    .LI(\blk00000001/sig00000035 ),
    .O(\blk00000001/sig0000002c )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000040 ),
    .LI(\blk00000001/sig00000034 ),
    .O(\blk00000001/sig0000002b )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000003f ),
    .LI(\blk00000001/sig00000033 ),
    .O(\blk00000001/sig0000002a )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig0000003e ),
    .LI(\blk00000001/sig00000032 ),
    .O(\blk00000001/sig00000029 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000003d ),
    .LI(\blk00000001/sig00000031 ),
    .O(\blk00000001/sig00000028 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000003c ),
    .LI(\blk00000001/sig00000030 ),
    .O(\blk00000001/sig00000027 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000003b ),
    .LI(\blk00000001/sig00000039 ),
    .O(\blk00000001/sig00000026 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000024 ),
    .LI(\blk00000001/sig0000003a ),
    .O(\blk00000001/sig00000025 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000024 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_750c6c8a22bc78ba.v
// /___/   /\     Timestamp: Wed Apr 24 13:40:09 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_750c6c8a22bc78ba.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_750c6c8a22bc78ba.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_750c6c8a22bc78ba.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_750c6c8a22bc78ba.v
// # of Modules	: 1
// Design Name	: addsb_11_0_750c6c8a22bc78ba
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_750c6c8a22bc78ba (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [20 : 0] a;
  input [20 : 0] b;
  output [20 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000055  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig0000006b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000054  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig00000058 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000053  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000059 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000052  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig0000005a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000051  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig0000005b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000050  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig0000005c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004f  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig0000005d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004e  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig0000005e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004d  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig0000005f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004c  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000060 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004b  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000061 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004a  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000062 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000049  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000063 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000048  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000064 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000047  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000065 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000046  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000066 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000045  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000067 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000044  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000068 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000043  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000069 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000042  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig0000006a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000041  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig0000006c )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000057 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000056 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000055 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000054 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000053 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000052 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000051 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000050 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004f ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004e ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004d ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004c ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004b ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004a ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000049 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000048 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000045 ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000044 ),
    .Q(s[20])
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig00000042 ),
    .DI(a[0]),
    .S(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000080 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig00000080 ),
    .DI(a[1]),
    .S(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig0000007f )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig0000007f ),
    .DI(a[2]),
    .S(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig0000007e )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig0000007e ),
    .DI(a[3]),
    .S(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig0000007d )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig0000007d ),
    .DI(a[4]),
    .S(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig0000007c )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig0000007c ),
    .DI(a[5]),
    .S(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig0000007b )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig0000007b ),
    .DI(a[6]),
    .S(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig0000007a )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig0000007a ),
    .DI(a[7]),
    .S(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig00000079 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000079 ),
    .DI(a[8]),
    .S(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig00000078 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000078 ),
    .DI(a[9]),
    .S(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig00000077 )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig00000077 ),
    .DI(a[10]),
    .S(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig00000076 )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig00000076 ),
    .DI(a[11]),
    .S(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig00000075 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000075 ),
    .DI(a[12]),
    .S(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig00000074 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000074 ),
    .DI(a[13]),
    .S(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig00000073 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000073 ),
    .DI(a[14]),
    .S(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig00000072 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000072 ),
    .DI(a[15]),
    .S(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig00000071 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000071 ),
    .DI(a[16]),
    .S(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig00000070 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000070 ),
    .DI(a[17]),
    .S(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig0000006f )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig0000006f ),
    .DI(a[18]),
    .S(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig0000006e )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000006e ),
    .DI(a[19]),
    .S(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig0000006d )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000080 ),
    .LI(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000057 )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig0000007f ),
    .LI(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig00000056 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig0000007e ),
    .LI(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig00000055 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig0000007d ),
    .LI(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig00000054 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig0000007c ),
    .LI(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig00000053 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig0000007b ),
    .LI(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig00000052 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig0000007a ),
    .LI(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig00000051 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000079 ),
    .LI(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig00000050 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000078 ),
    .LI(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig0000004f )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000077 ),
    .LI(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig0000004e )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000076 ),
    .LI(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig0000004d )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000075 ),
    .LI(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig0000004c )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000074 ),
    .LI(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig0000004b )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000073 ),
    .LI(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000072 ),
    .LI(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig00000049 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000071 ),
    .LI(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig00000048 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000070 ),
    .LI(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000006f ),
    .LI(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig00000046 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000006e ),
    .LI(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000006d ),
    .LI(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000044 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000042 ),
    .LI(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000043 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000042 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_82f1c5fd59d21ea0.v
// /___/   /\     Timestamp: Wed Apr 24 13:40:45 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_82f1c5fd59d21ea0.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_82f1c5fd59d21ea0.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_82f1c5fd59d21ea0.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_82f1c5fd59d21ea0.v
// # of Modules	: 1
// Design Name	: addsb_11_0_82f1c5fd59d21ea0
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_82f1c5fd59d21ea0 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [21 : 0] a;
  input [21 : 0] b;
  output [21 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000086 ;
  wire \blk00000001/sig00000085 ;
  wire \blk00000001/sig00000084 ;
  wire \blk00000001/sig00000083 ;
  wire \blk00000001/sig00000082 ;
  wire \blk00000001/sig00000081 ;
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000059  (
    .I0(a[21]),
    .I1(b[21]),
    .O(\blk00000001/sig00000070 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000058  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig0000005c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000057  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig0000005d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000056  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig0000005e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000055  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig0000005f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000054  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000060 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000053  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000061 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000052  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000062 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000051  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000063 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000050  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000064 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004f  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000065 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004e  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000066 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004d  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000067 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004c  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000068 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004b  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000069 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004a  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig0000006a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000049  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig0000006b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000048  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig0000006c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000047  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig0000006d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000046  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig0000006e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000045  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig0000006f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000044  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000071 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000043  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000042  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005b ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000041  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005a ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000059 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000058 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000057 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000056 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000055 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000054 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000053 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000052 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000051 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000050 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004f ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004e ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004d ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004c ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004b ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004a ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000049 ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000048 ),
    .Q(s[20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[21])
  );
  MUXCY   \blk00000001/blk0000002d  (
    .CI(\blk00000001/sig00000045 ),
    .DI(a[0]),
    .S(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig00000086 )
  );
  MUXCY   \blk00000001/blk0000002c  (
    .CI(\blk00000001/sig00000086 ),
    .DI(a[1]),
    .S(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig00000085 )
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig00000085 ),
    .DI(a[2]),
    .S(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig00000084 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig00000084 ),
    .DI(a[3]),
    .S(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000083 )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig00000083 ),
    .DI(a[4]),
    .S(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000082 )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig00000082 ),
    .DI(a[5]),
    .S(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000081 )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig00000081 ),
    .DI(a[6]),
    .S(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000080 )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig00000080 ),
    .DI(a[7]),
    .S(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig0000007f )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig0000007f ),
    .DI(a[8]),
    .S(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig0000007e )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig0000007e ),
    .DI(a[9]),
    .S(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig0000007d )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig0000007d ),
    .DI(a[10]),
    .S(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig0000007c )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig0000007c ),
    .DI(a[11]),
    .S(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig0000007b )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig0000007b ),
    .DI(a[12]),
    .S(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig0000007a )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig0000007a ),
    .DI(a[13]),
    .S(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig00000079 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000079 ),
    .DI(a[14]),
    .S(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig00000078 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000078 ),
    .DI(a[15]),
    .S(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig00000077 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000077 ),
    .DI(a[16]),
    .S(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig00000076 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000076 ),
    .DI(a[17]),
    .S(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig00000075 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000075 ),
    .DI(a[18]),
    .S(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig00000074 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000074 ),
    .DI(a[19]),
    .S(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig00000073 )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig00000073 ),
    .DI(a[20]),
    .S(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig00000072 )
  );
  XORCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig00000086 ),
    .LI(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig0000005b )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000085 ),
    .LI(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig0000005a )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000084 ),
    .LI(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000059 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000083 ),
    .LI(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000058 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000082 ),
    .LI(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000057 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000081 ),
    .LI(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000056 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000080 ),
    .LI(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig00000055 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig0000007f ),
    .LI(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig00000054 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig0000007e ),
    .LI(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig00000053 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig0000007d ),
    .LI(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig00000052 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000007c ),
    .LI(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig00000051 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig0000007b ),
    .LI(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig00000050 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig0000007a ),
    .LI(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig0000004f )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000079 ),
    .LI(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig0000004e )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000078 ),
    .LI(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig0000004d )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000077 ),
    .LI(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig0000004c )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000076 ),
    .LI(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig0000004b )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000075 ),
    .LI(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000074 ),
    .LI(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig00000049 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000073 ),
    .LI(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig00000048 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000072 ),
    .LI(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000045 ),
    .LI(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig00000046 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000045 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_8747e77bb511337e.v
// /___/   /\     Timestamp: Wed Apr 24 13:41:20 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_8747e77bb511337e.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_8747e77bb511337e.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_8747e77bb511337e.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_8747e77bb511337e.v
// # of Modules	: 1
// Design Name	: addsb_11_0_8747e77bb511337e
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_8747e77bb511337e (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [12 : 0] a;
  input [12 : 0] b;
  output [12 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  wire \blk00000001/sig0000003b ;
  wire \blk00000001/sig0000003a ;
  wire \blk00000001/sig00000039 ;
  wire \blk00000001/sig00000038 ;
  wire \blk00000001/sig00000037 ;
  wire \blk00000001/sig00000036 ;
  wire \blk00000001/sig00000035 ;
  wire \blk00000001/sig00000034 ;
  wire \blk00000001/sig00000033 ;
  wire \blk00000001/sig00000032 ;
  wire \blk00000001/sig00000031 ;
  wire \blk00000001/sig00000030 ;
  wire \blk00000001/sig0000002f ;
  wire \blk00000001/sig0000002e ;
  wire \blk00000001/sig0000002d ;
  wire \blk00000001/sig0000002c ;
  wire \blk00000001/sig0000002b ;
  wire \blk00000001/sig0000002a ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000035  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000043 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000034  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000038 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000033  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000039 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000032  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig0000003a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000031  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig0000003b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000030  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig0000003c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002f  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig0000003d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002e  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig0000003e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002d  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig0000003f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002c  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000040 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002b  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000041 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000002a  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000042 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000029  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000044 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002b ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000027  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000037 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000026  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000036 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000025  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000035 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000024  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000034 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000023  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000033 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000022  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000032 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000021  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000031 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000020  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000030 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002f ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002e ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002d ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000001c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000002c ),
    .Q(s[12])
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig0000002a ),
    .DI(a[0]),
    .S(\blk00000001/sig00000044 ),
    .O(\blk00000001/sig00000050 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000050 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000042 ),
    .O(\blk00000001/sig0000004f )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig0000004f ),
    .DI(a[2]),
    .S(\blk00000001/sig00000041 ),
    .O(\blk00000001/sig0000004e )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000004e ),
    .DI(a[3]),
    .S(\blk00000001/sig00000040 ),
    .O(\blk00000001/sig0000004d )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig0000004d ),
    .DI(a[4]),
    .S(\blk00000001/sig0000003f ),
    .O(\blk00000001/sig0000004c )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig0000004c ),
    .DI(a[5]),
    .S(\blk00000001/sig0000003e ),
    .O(\blk00000001/sig0000004b )
  );
  MUXCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig0000004b ),
    .DI(a[6]),
    .S(\blk00000001/sig0000003d ),
    .O(\blk00000001/sig0000004a )
  );
  MUXCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig0000004a ),
    .DI(a[7]),
    .S(\blk00000001/sig0000003c ),
    .O(\blk00000001/sig00000049 )
  );
  MUXCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000049 ),
    .DI(a[8]),
    .S(\blk00000001/sig0000003b ),
    .O(\blk00000001/sig00000048 )
  );
  MUXCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000048 ),
    .DI(a[9]),
    .S(\blk00000001/sig0000003a ),
    .O(\blk00000001/sig00000047 )
  );
  MUXCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000047 ),
    .DI(a[10]),
    .S(\blk00000001/sig00000039 ),
    .O(\blk00000001/sig00000046 )
  );
  MUXCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000046 ),
    .DI(a[11]),
    .S(\blk00000001/sig00000038 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000050 ),
    .LI(\blk00000001/sig00000042 ),
    .O(\blk00000001/sig00000037 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000004f ),
    .LI(\blk00000001/sig00000041 ),
    .O(\blk00000001/sig00000036 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig0000004e ),
    .LI(\blk00000001/sig00000040 ),
    .O(\blk00000001/sig00000035 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig0000004d ),
    .LI(\blk00000001/sig0000003f ),
    .O(\blk00000001/sig00000034 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig0000004c ),
    .LI(\blk00000001/sig0000003e ),
    .O(\blk00000001/sig00000033 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig0000004b ),
    .LI(\blk00000001/sig0000003d ),
    .O(\blk00000001/sig00000032 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig0000004a ),
    .LI(\blk00000001/sig0000003c ),
    .O(\blk00000001/sig00000031 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000049 ),
    .LI(\blk00000001/sig0000003b ),
    .O(\blk00000001/sig00000030 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000048 ),
    .LI(\blk00000001/sig0000003a ),
    .O(\blk00000001/sig0000002f )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000047 ),
    .LI(\blk00000001/sig00000039 ),
    .O(\blk00000001/sig0000002e )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000046 ),
    .LI(\blk00000001/sig00000038 ),
    .O(\blk00000001/sig0000002d )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000045 ),
    .LI(\blk00000001/sig00000043 ),
    .O(\blk00000001/sig0000002c )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig0000002a ),
    .LI(\blk00000001/sig00000044 ),
    .O(\blk00000001/sig0000002b )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig0000002a )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_9196f8ffd2db8ce4.v
// /___/   /\     Timestamp: Wed Apr 24 13:41:57 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_9196f8ffd2db8ce4.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_9196f8ffd2db8ce4.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_9196f8ffd2db8ce4.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_9196f8ffd2db8ce4.v
// # of Modules	: 1
// Design Name	: addsb_11_0_9196f8ffd2db8ce4
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_9196f8ffd2db8ce4 (
  clk, add, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input add;
  input ce;
  input [16 : 0] a;
  input [16 : 0] b;
  output [16 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  wire \blk00000001/sig0000003b ;
  wire \blk00000001/sig0000003a ;
  wire \blk00000001/sig00000039 ;
  wire \blk00000001/sig00000038 ;
  wire \blk00000001/sig00000037 ;
  INV   \blk00000001/blk00000045  (
    .I(add),
    .O(\blk00000001/sig00000069 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000044  (
    .I0(a[9]),
    .I1(b[9]),
    .I2(add),
    .O(\blk00000001/sig0000004e )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000043  (
    .I0(a[8]),
    .I1(b[8]),
    .I2(add),
    .O(\blk00000001/sig0000004f )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000042  (
    .I0(a[7]),
    .I1(b[7]),
    .I2(add),
    .O(\blk00000001/sig00000050 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000041  (
    .I0(a[6]),
    .I1(b[6]),
    .I2(add),
    .O(\blk00000001/sig00000051 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000040  (
    .I0(a[5]),
    .I1(b[5]),
    .I2(add),
    .O(\blk00000001/sig00000052 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk0000003f  (
    .I0(a[4]),
    .I1(b[4]),
    .I2(add),
    .O(\blk00000001/sig00000053 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk0000003e  (
    .I0(a[3]),
    .I1(b[3]),
    .I2(add),
    .O(\blk00000001/sig00000054 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk0000003d  (
    .I0(a[2]),
    .I1(b[2]),
    .I2(add),
    .O(\blk00000001/sig00000055 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk0000003c  (
    .I0(a[16]),
    .I1(b[16]),
    .I2(add),
    .O(\blk00000001/sig00000057 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk0000003b  (
    .I0(a[15]),
    .I1(b[15]),
    .I2(add),
    .O(\blk00000001/sig00000048 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk0000003a  (
    .I0(a[14]),
    .I1(b[14]),
    .I2(add),
    .O(\blk00000001/sig00000049 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000039  (
    .I0(a[13]),
    .I1(b[13]),
    .I2(add),
    .O(\blk00000001/sig0000004a )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000038  (
    .I0(a[12]),
    .I1(b[12]),
    .I2(add),
    .O(\blk00000001/sig0000004b )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000037  (
    .I0(a[11]),
    .I1(b[11]),
    .I2(add),
    .O(\blk00000001/sig0000004c )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000036  (
    .I0(a[10]),
    .I1(b[10]),
    .I2(add),
    .O(\blk00000001/sig0000004d )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000035  (
    .I0(a[1]),
    .I1(b[1]),
    .I2(add),
    .O(\blk00000001/sig00000056 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \blk00000001/blk00000034  (
    .I0(a[0]),
    .I1(b[0]),
    .I2(add),
    .O(\blk00000001/sig00000058 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000045 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000044 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000042 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000041 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000040 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003f ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003e ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000029  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003d ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003c ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000027  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003b ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000026  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003a ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000025  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000039 ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000024  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000038 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000023  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000037 ),
    .Q(s[16])
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000069 ),
    .DI(a[0]),
    .S(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000068 )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig00000068 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000067 )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig00000067 ),
    .DI(a[2]),
    .S(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000066 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000066 ),
    .DI(a[3]),
    .S(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000065 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000065 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000064 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000064 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000063 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000063 ),
    .DI(a[6]),
    .S(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000062 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000062 ),
    .DI(a[7]),
    .S(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000061 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000061 ),
    .DI(a[8]),
    .S(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig00000060 )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig00000060 ),
    .DI(a[9]),
    .S(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig0000005f )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000005f ),
    .DI(a[10]),
    .S(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000005e )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig0000005e ),
    .DI(a[11]),
    .S(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000005d )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig0000005d ),
    .DI(a[12]),
    .S(\blk00000001/sig0000004b ),
    .O(\blk00000001/sig0000005c )
  );
  MUXCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig0000005c ),
    .DI(a[13]),
    .S(\blk00000001/sig0000004a ),
    .O(\blk00000001/sig0000005b )
  );
  MUXCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig0000005b ),
    .DI(a[14]),
    .S(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig0000005a )
  );
  MUXCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig0000005a ),
    .DI(a[15]),
    .S(\blk00000001/sig00000048 ),
    .O(\blk00000001/sig00000059 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000069 ),
    .LI(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000068 ),
    .LI(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000046 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000067 ),
    .LI(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000066 ),
    .LI(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000044 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000065 ),
    .LI(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000043 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000064 ),
    .LI(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000042 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000063 ),
    .LI(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000041 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000062 ),
    .LI(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000040 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000061 ),
    .LI(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig0000003f )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000060 ),
    .LI(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig0000003e )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000005f ),
    .LI(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000003d )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig0000005e ),
    .LI(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000003c )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000005d ),
    .LI(\blk00000001/sig0000004b ),
    .O(\blk00000001/sig0000003b )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000005c ),
    .LI(\blk00000001/sig0000004a ),
    .O(\blk00000001/sig0000003a )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000005b ),
    .LI(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig00000039 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig0000005a ),
    .LI(\blk00000001/sig00000048 ),
    .O(\blk00000001/sig00000038 )
  );
  XORCY   \blk00000001/blk00000002  (
    .CI(\blk00000001/sig00000059 ),
    .LI(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig00000037 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_a5337ca1a964fead.v
// /___/   /\     Timestamp: Wed Apr 24 13:42:33 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_a5337ca1a964fead.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_a5337ca1a964fead.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_a5337ca1a964fead.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_a5337ca1a964fead.v
// # of Modules	: 1
// Design Name	: addsb_11_0_a5337ca1a964fead
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_a5337ca1a964fead (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [18 : 0] a;
  input [18 : 0] b;
  output [18 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004d  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000061 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004c  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig00000050 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004b  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000051 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004a  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000052 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000049  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000053 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000048  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000054 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000047  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000055 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000046  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000056 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000045  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000057 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000044  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000058 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000043  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000059 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000042  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig0000005a )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000041  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig0000005b )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000040  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig0000005c )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003f  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig0000005d )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003e  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig0000005e )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003d  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig0000005f )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003c  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000060 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000003b  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000062 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003d ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004f ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004e ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004d ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004c ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004b ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004a ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000049 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000048 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000045 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000044 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000042 ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000041 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000040 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000029  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003f ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003e ),
    .Q(s[18])
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig0000003c ),
    .DI(a[0]),
    .S(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig00000074 )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig00000074 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig00000073 )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig00000073 ),
    .DI(a[2]),
    .S(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig00000072 )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig00000072 ),
    .DI(a[3]),
    .S(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig00000071 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000071 ),
    .DI(a[4]),
    .S(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig00000070 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000070 ),
    .DI(a[5]),
    .S(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig0000006f )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig0000006f ),
    .DI(a[6]),
    .S(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig0000006e )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig0000006e ),
    .DI(a[7]),
    .S(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig0000006d )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig0000006d ),
    .DI(a[8]),
    .S(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig0000006c )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig0000006c ),
    .DI(a[9]),
    .S(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig0000006b )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig0000006b ),
    .DI(a[10]),
    .S(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig0000006a )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig0000006a ),
    .DI(a[11]),
    .S(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000069 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000069 ),
    .DI(a[12]),
    .S(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000068 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000068 ),
    .DI(a[13]),
    .S(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000067 )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig00000067 ),
    .DI(a[14]),
    .S(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000066 )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig00000066 ),
    .DI(a[15]),
    .S(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000065 )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000065 ),
    .DI(a[16]),
    .S(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000064 )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000064 ),
    .DI(a[17]),
    .S(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000063 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000074 ),
    .LI(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig0000004f )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000073 ),
    .LI(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig0000004e )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000072 ),
    .LI(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig0000004d )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000071 ),
    .LI(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig0000004c )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000070 ),
    .LI(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig0000004b )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig0000006f ),
    .LI(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig0000006e ),
    .LI(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig00000049 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000006d ),
    .LI(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig00000048 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig0000006c ),
    .LI(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig0000006b ),
    .LI(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig00000046 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig0000006a ),
    .LI(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000069 ),
    .LI(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000044 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000068 ),
    .LI(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000043 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000067 ),
    .LI(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000042 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000066 ),
    .LI(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000041 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000065 ),
    .LI(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000040 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000064 ),
    .LI(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig0000003f )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000063 ),
    .LI(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig0000003e )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig0000003c ),
    .LI(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig0000003d )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig0000003c )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_c70c61eff7bb7aeb.v
// /___/   /\     Timestamp: Wed Apr 24 13:43:08 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_c70c61eff7bb7aeb.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_c70c61eff7bb7aeb.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_c70c61eff7bb7aeb.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_c70c61eff7bb7aeb.v
// # of Modules	: 1
// Design Name	: addsb_11_0_c70c61eff7bb7aeb
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_c70c61eff7bb7aeb (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [20 : 0] a;
  input [20 : 0] b;
  output [20 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000055  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig0000006b )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000054  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig00000058 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000053  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000059 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000052  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig0000005a )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000051  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig0000005b )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000050  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig0000005c )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004f  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig0000005d )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004e  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig0000005e )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004d  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig0000005f )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004c  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000060 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004b  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000061 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004a  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000062 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000049  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000063 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000048  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000064 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000047  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000065 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000046  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000066 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000045  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000067 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000044  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000068 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000043  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000069 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000042  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig0000006a )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000041  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig0000006c )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000057 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000056 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000055 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000054 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000053 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000052 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000051 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000050 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004f ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004e ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004d ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004c ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004b ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004a ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000049 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000048 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000045 ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000044 ),
    .Q(s[20])
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig00000042 ),
    .DI(a[0]),
    .S(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000080 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig00000080 ),
    .DI(a[1]),
    .S(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig0000007f )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig0000007f ),
    .DI(a[2]),
    .S(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig0000007e )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig0000007e ),
    .DI(a[3]),
    .S(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig0000007d )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig0000007d ),
    .DI(a[4]),
    .S(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig0000007c )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig0000007c ),
    .DI(a[5]),
    .S(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig0000007b )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig0000007b ),
    .DI(a[6]),
    .S(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig0000007a )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig0000007a ),
    .DI(a[7]),
    .S(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig00000079 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000079 ),
    .DI(a[8]),
    .S(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig00000078 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000078 ),
    .DI(a[9]),
    .S(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig00000077 )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig00000077 ),
    .DI(a[10]),
    .S(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig00000076 )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig00000076 ),
    .DI(a[11]),
    .S(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig00000075 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000075 ),
    .DI(a[12]),
    .S(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig00000074 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000074 ),
    .DI(a[13]),
    .S(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig00000073 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000073 ),
    .DI(a[14]),
    .S(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig00000072 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000072 ),
    .DI(a[15]),
    .S(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig00000071 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000071 ),
    .DI(a[16]),
    .S(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig00000070 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000070 ),
    .DI(a[17]),
    .S(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig0000006f )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig0000006f ),
    .DI(a[18]),
    .S(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig0000006e )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000006e ),
    .DI(a[19]),
    .S(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig0000006d )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000080 ),
    .LI(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000057 )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig0000007f ),
    .LI(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig00000056 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig0000007e ),
    .LI(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig00000055 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig0000007d ),
    .LI(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig00000054 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig0000007c ),
    .LI(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig00000053 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig0000007b ),
    .LI(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig00000052 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig0000007a ),
    .LI(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig00000051 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000079 ),
    .LI(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig00000050 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000078 ),
    .LI(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig0000004f )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000077 ),
    .LI(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig0000004e )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000076 ),
    .LI(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig0000004d )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000075 ),
    .LI(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig0000004c )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000074 ),
    .LI(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig0000004b )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000073 ),
    .LI(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000072 ),
    .LI(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig00000049 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000071 ),
    .LI(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig00000048 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000070 ),
    .LI(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000006f ),
    .LI(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig00000046 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000006e ),
    .LI(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000006d ),
    .LI(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000044 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000042 ),
    .LI(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000043 )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig00000042 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_ccf4ef11a52a233f.v
// /___/   /\     Timestamp: Wed Apr 24 13:43:44 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_ccf4ef11a52a233f.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_ccf4ef11a52a233f.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_ccf4ef11a52a233f.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_ccf4ef11a52a233f.v
// # of Modules	: 1
// Design Name	: addsb_11_0_ccf4ef11a52a233f
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_ccf4ef11a52a233f (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [22 : 0] a;
  input [22 : 0] b;
  output [22 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig0000008c ;
  wire \blk00000001/sig0000008b ;
  wire \blk00000001/sig0000008a ;
  wire \blk00000001/sig00000089 ;
  wire \blk00000001/sig00000088 ;
  wire \blk00000001/sig00000087 ;
  wire \blk00000001/sig00000086 ;
  wire \blk00000001/sig00000085 ;
  wire \blk00000001/sig00000084 ;
  wire \blk00000001/sig00000083 ;
  wire \blk00000001/sig00000082 ;
  wire \blk00000001/sig00000081 ;
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005d  (
    .I0(a[22]),
    .I1(b[22]),
    .O(\blk00000001/sig00000075 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005c  (
    .I0(a[21]),
    .I1(b[21]),
    .O(\blk00000001/sig00000060 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005b  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig00000061 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000005a  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig00000062 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000059  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000063 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000058  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig00000064 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000057  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000065 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000056  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000066 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000055  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000067 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000054  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000068 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000053  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000069 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000052  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig0000006a )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000051  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig0000006b )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000050  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig0000006c )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004f  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig0000006d )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004e  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig0000006e )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004d  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig0000006f )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004c  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000070 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004b  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000071 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004a  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000072 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000049  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000073 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000048  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000074 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000047  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000076 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000046  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000049 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000045  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005f ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000044  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005e ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000043  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005d ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000042  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005c ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000041  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005b ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005a ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000059 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000058 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000057 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000056 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000055 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000054 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000053 ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000052 ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000051 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000050 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004f ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004e ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004d ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004c ),
    .Q(s[20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004b ),
    .Q(s[21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004a ),
    .Q(s[22])
  );
  MUXCY   \blk00000001/blk0000002f  (
    .CI(\blk00000001/sig00000048 ),
    .DI(a[0]),
    .S(\blk00000001/sig00000076 ),
    .O(\blk00000001/sig0000008c )
  );
  MUXCY   \blk00000001/blk0000002e  (
    .CI(\blk00000001/sig0000008c ),
    .DI(a[1]),
    .S(\blk00000001/sig00000074 ),
    .O(\blk00000001/sig0000008b )
  );
  MUXCY   \blk00000001/blk0000002d  (
    .CI(\blk00000001/sig0000008b ),
    .DI(a[2]),
    .S(\blk00000001/sig00000073 ),
    .O(\blk00000001/sig0000008a )
  );
  MUXCY   \blk00000001/blk0000002c  (
    .CI(\blk00000001/sig0000008a ),
    .DI(a[3]),
    .S(\blk00000001/sig00000072 ),
    .O(\blk00000001/sig00000089 )
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig00000089 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig00000088 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig00000088 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig00000087 )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig00000087 ),
    .DI(a[6]),
    .S(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig00000086 )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig00000086 ),
    .DI(a[7]),
    .S(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig00000085 )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig00000085 ),
    .DI(a[8]),
    .S(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000084 )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig00000084 ),
    .DI(a[9]),
    .S(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000083 )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig00000083 ),
    .DI(a[10]),
    .S(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000082 )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig00000082 ),
    .DI(a[11]),
    .S(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000081 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000081 ),
    .DI(a[12]),
    .S(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig00000080 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000080 ),
    .DI(a[13]),
    .S(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig0000007f )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig0000007f ),
    .DI(a[14]),
    .S(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig0000007e )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig0000007e ),
    .DI(a[15]),
    .S(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig0000007d )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig0000007d ),
    .DI(a[16]),
    .S(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig0000007c )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig0000007c ),
    .DI(a[17]),
    .S(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig0000007b )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig0000007b ),
    .DI(a[18]),
    .S(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig0000007a )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig0000007a ),
    .DI(a[19]),
    .S(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig00000079 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000079 ),
    .DI(a[20]),
    .S(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig00000078 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000078 ),
    .DI(a[21]),
    .S(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig00000077 )
  );
  XORCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig0000008c ),
    .LI(\blk00000001/sig00000074 ),
    .O(\blk00000001/sig0000005f )
  );
  XORCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000008b ),
    .LI(\blk00000001/sig00000073 ),
    .O(\blk00000001/sig0000005e )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig0000008a ),
    .LI(\blk00000001/sig00000072 ),
    .O(\blk00000001/sig0000005d )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000089 ),
    .LI(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig0000005c )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000088 ),
    .LI(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig0000005b )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000087 ),
    .LI(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig0000005a )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000086 ),
    .LI(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig00000059 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000085 ),
    .LI(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000058 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000084 ),
    .LI(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000057 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000083 ),
    .LI(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000056 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000082 ),
    .LI(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000055 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000081 ),
    .LI(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig00000054 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000080 ),
    .LI(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig00000053 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig0000007f ),
    .LI(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig00000052 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig0000007e ),
    .LI(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig00000051 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig0000007d ),
    .LI(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig00000050 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig0000007c ),
    .LI(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig0000004f )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000007b ),
    .LI(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig0000004e )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig0000007a ),
    .LI(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig0000004d )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000079 ),
    .LI(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig0000004c )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000078 ),
    .LI(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig0000004b )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000077 ),
    .LI(\blk00000001/sig00000075 ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000048 ),
    .LI(\blk00000001/sig00000076 ),
    .O(\blk00000001/sig00000049 )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig00000048 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_cfbd5258ba626a7a.v
// /___/   /\     Timestamp: Wed Apr 24 13:44:21 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_cfbd5258ba626a7a.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_cfbd5258ba626a7a.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_cfbd5258ba626a7a.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_cfbd5258ba626a7a.v
// # of Modules	: 1
// Design Name	: addsb_11_0_cfbd5258ba626a7a
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_cfbd5258ba626a7a (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [19 : 0] a;
  input [19 : 0] b;
  output [19 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000051  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig00000066 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000050  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000054 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004f  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig00000055 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004e  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000056 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004d  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000057 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004c  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000058 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004b  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000059 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000004a  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig0000005a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000049  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig0000005b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000048  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig0000005c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000047  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig0000005d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000046  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig0000005e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000045  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig0000005f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000044  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000060 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000043  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000061 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000042  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000062 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000041  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig00000063 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000040  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000064 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003f  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000065 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003e  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000067 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000040 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000053 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000052 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000051 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000050 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004f ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004e ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004d ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004c ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004b ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004a ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000049 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000048 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000045 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000044 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000042 ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000041 ),
    .Q(s[19])
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig0000003f ),
    .DI(a[0]),
    .S(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig0000007a )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig0000007a ),
    .DI(a[1]),
    .S(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig00000079 )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig00000079 ),
    .DI(a[2]),
    .S(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig00000078 )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig00000078 ),
    .DI(a[3]),
    .S(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig00000077 )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig00000077 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig00000076 )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig00000076 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig00000075 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig00000075 ),
    .DI(a[6]),
    .S(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig00000074 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig00000074 ),
    .DI(a[7]),
    .S(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig00000073 )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig00000073 ),
    .DI(a[8]),
    .S(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig00000072 )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig00000072 ),
    .DI(a[9]),
    .S(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig00000071 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000071 ),
    .DI(a[10]),
    .S(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig00000070 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000070 ),
    .DI(a[11]),
    .S(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig0000006f )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig0000006f ),
    .DI(a[12]),
    .S(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig0000006e )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig0000006e ),
    .DI(a[13]),
    .S(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig0000006d )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig0000006d ),
    .DI(a[14]),
    .S(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig0000006c )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig0000006c ),
    .DI(a[15]),
    .S(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig0000006b )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig0000006b ),
    .DI(a[16]),
    .S(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig0000006a )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000006a ),
    .DI(a[17]),
    .S(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000069 )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000069 ),
    .DI(a[18]),
    .S(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000068 )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig0000007a ),
    .LI(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig00000053 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000079 ),
    .LI(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig00000052 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000078 ),
    .LI(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig00000051 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000077 ),
    .LI(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig00000050 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000076 ),
    .LI(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig0000004f )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000075 ),
    .LI(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig0000004e )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000074 ),
    .LI(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig0000004d )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig00000073 ),
    .LI(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig0000004c )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig00000072 ),
    .LI(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig0000004b )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig00000071 ),
    .LI(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig00000070 ),
    .LI(\blk00000001/sig0000005b ),
    .O(\blk00000001/sig00000049 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig0000006f ),
    .LI(\blk00000001/sig0000005a ),
    .O(\blk00000001/sig00000048 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig0000006e ),
    .LI(\blk00000001/sig00000059 ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig0000006d ),
    .LI(\blk00000001/sig00000058 ),
    .O(\blk00000001/sig00000046 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000006c ),
    .LI(\blk00000001/sig00000057 ),
    .O(\blk00000001/sig00000045 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig0000006b ),
    .LI(\blk00000001/sig00000056 ),
    .O(\blk00000001/sig00000044 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000006a ),
    .LI(\blk00000001/sig00000055 ),
    .O(\blk00000001/sig00000043 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000069 ),
    .LI(\blk00000001/sig00000054 ),
    .O(\blk00000001/sig00000042 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000068 ),
    .LI(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig00000041 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig0000003f ),
    .LI(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig00000040 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig0000003f )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_d0318fcf26b3c272.v
// /___/   /\     Timestamp: Wed Apr 24 13:44:58 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_d0318fcf26b3c272.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_d0318fcf26b3c272.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_d0318fcf26b3c272.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_d0318fcf26b3c272.v
// # of Modules	: 1
// Design Name	: addsb_11_0_d0318fcf26b3c272
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_d0318fcf26b3c272 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [21 : 0] a;
  input [21 : 0] b;
  output [21 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000086 ;
  wire \blk00000001/sig00000085 ;
  wire \blk00000001/sig00000084 ;
  wire \blk00000001/sig00000083 ;
  wire \blk00000001/sig00000082 ;
  wire \blk00000001/sig00000081 ;
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000059  (
    .I0(a[21]),
    .I1(b[21]),
    .O(\blk00000001/sig00000070 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000058  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig0000005c )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000057  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig0000005d )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000056  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig0000005e )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000055  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig0000005f )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000054  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000060 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000053  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000061 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000052  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000062 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000051  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000063 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000050  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000064 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004f  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000065 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004e  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000066 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004d  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000067 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004c  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000068 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004b  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000069 )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk0000004a  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig0000006a )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000049  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig0000006b )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000048  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig0000006c )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000047  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig0000006d )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000046  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig0000006e )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000045  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig0000006f )
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \blk00000001/blk00000044  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000071 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000043  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000046 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000042  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005b ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000041  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000005a ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000059 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000058 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000057 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000056 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000055 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000054 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000003a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000053 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000039  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000052 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000038  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000051 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000037  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000050 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000036  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004f ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000035  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004e ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000034  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004d ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000033  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004c ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000032  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004b ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000004a ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000049 ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000048 ),
    .Q(s[20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000047 ),
    .Q(s[21])
  );
  MUXCY   \blk00000001/blk0000002d  (
    .CI(\blk00000001/sig00000045 ),
    .DI(a[0]),
    .S(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig00000086 )
  );
  MUXCY   \blk00000001/blk0000002c  (
    .CI(\blk00000001/sig00000086 ),
    .DI(a[1]),
    .S(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig00000085 )
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig00000085 ),
    .DI(a[2]),
    .S(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig00000084 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig00000084 ),
    .DI(a[3]),
    .S(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000083 )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig00000083 ),
    .DI(a[4]),
    .S(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000082 )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig00000082 ),
    .DI(a[5]),
    .S(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000081 )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig00000081 ),
    .DI(a[6]),
    .S(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000080 )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig00000080 ),
    .DI(a[7]),
    .S(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig0000007f )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig0000007f ),
    .DI(a[8]),
    .S(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig0000007e )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig0000007e ),
    .DI(a[9]),
    .S(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig0000007d )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig0000007d ),
    .DI(a[10]),
    .S(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig0000007c )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig0000007c ),
    .DI(a[11]),
    .S(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig0000007b )
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig0000007b ),
    .DI(a[12]),
    .S(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig0000007a )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig0000007a ),
    .DI(a[13]),
    .S(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig00000079 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000079 ),
    .DI(a[14]),
    .S(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig00000078 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000078 ),
    .DI(a[15]),
    .S(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig00000077 )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig00000077 ),
    .DI(a[16]),
    .S(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig00000076 )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig00000076 ),
    .DI(a[17]),
    .S(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig00000075 )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig00000075 ),
    .DI(a[18]),
    .S(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig00000074 )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig00000074 ),
    .DI(a[19]),
    .S(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig00000073 )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig00000073 ),
    .DI(a[20]),
    .S(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig00000072 )
  );
  XORCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig00000086 ),
    .LI(\blk00000001/sig0000006f ),
    .O(\blk00000001/sig0000005b )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000085 ),
    .LI(\blk00000001/sig0000006e ),
    .O(\blk00000001/sig0000005a )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000084 ),
    .LI(\blk00000001/sig0000006d ),
    .O(\blk00000001/sig00000059 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000083 ),
    .LI(\blk00000001/sig0000006c ),
    .O(\blk00000001/sig00000058 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000082 ),
    .LI(\blk00000001/sig0000006b ),
    .O(\blk00000001/sig00000057 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000081 ),
    .LI(\blk00000001/sig0000006a ),
    .O(\blk00000001/sig00000056 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000080 ),
    .LI(\blk00000001/sig00000069 ),
    .O(\blk00000001/sig00000055 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig0000007f ),
    .LI(\blk00000001/sig00000068 ),
    .O(\blk00000001/sig00000054 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig0000007e ),
    .LI(\blk00000001/sig00000067 ),
    .O(\blk00000001/sig00000053 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig0000007d ),
    .LI(\blk00000001/sig00000066 ),
    .O(\blk00000001/sig00000052 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000007c ),
    .LI(\blk00000001/sig00000065 ),
    .O(\blk00000001/sig00000051 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig0000007b ),
    .LI(\blk00000001/sig00000064 ),
    .O(\blk00000001/sig00000050 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig0000007a ),
    .LI(\blk00000001/sig00000063 ),
    .O(\blk00000001/sig0000004f )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig00000079 ),
    .LI(\blk00000001/sig00000062 ),
    .O(\blk00000001/sig0000004e )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000078 ),
    .LI(\blk00000001/sig00000061 ),
    .O(\blk00000001/sig0000004d )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000077 ),
    .LI(\blk00000001/sig00000060 ),
    .O(\blk00000001/sig0000004c )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000076 ),
    .LI(\blk00000001/sig0000005f ),
    .O(\blk00000001/sig0000004b )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000075 ),
    .LI(\blk00000001/sig0000005e ),
    .O(\blk00000001/sig0000004a )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000074 ),
    .LI(\blk00000001/sig0000005d ),
    .O(\blk00000001/sig00000049 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000073 ),
    .LI(\blk00000001/sig0000005c ),
    .O(\blk00000001/sig00000048 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000072 ),
    .LI(\blk00000001/sig00000070 ),
    .O(\blk00000001/sig00000047 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000045 ),
    .LI(\blk00000001/sig00000071 ),
    .O(\blk00000001/sig00000046 )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig00000045 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_f1b619e12671c199.v
// /___/   /\     Timestamp: Wed Apr 24 13:45:33 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_f1b619e12671c199.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_f1b619e12671c199.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_f1b619e12671c199.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_f1b619e12671c199.v
// # of Modules	: 1
// Design Name	: addsb_11_0_f1b619e12671c199
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_f1b619e12671c199 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [30 : 0] a;
  input [30 : 0] b;
  output [30 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig000000bc ;
  wire \blk00000001/sig000000bb ;
  wire \blk00000001/sig000000ba ;
  wire \blk00000001/sig000000b9 ;
  wire \blk00000001/sig000000b8 ;
  wire \blk00000001/sig000000b7 ;
  wire \blk00000001/sig000000b6 ;
  wire \blk00000001/sig000000b5 ;
  wire \blk00000001/sig000000b4 ;
  wire \blk00000001/sig000000b3 ;
  wire \blk00000001/sig000000b2 ;
  wire \blk00000001/sig000000b1 ;
  wire \blk00000001/sig000000b0 ;
  wire \blk00000001/sig000000af ;
  wire \blk00000001/sig000000ae ;
  wire \blk00000001/sig000000ad ;
  wire \blk00000001/sig000000ac ;
  wire \blk00000001/sig000000ab ;
  wire \blk00000001/sig000000aa ;
  wire \blk00000001/sig000000a9 ;
  wire \blk00000001/sig000000a8 ;
  wire \blk00000001/sig000000a7 ;
  wire \blk00000001/sig000000a6 ;
  wire \blk00000001/sig000000a5 ;
  wire \blk00000001/sig000000a4 ;
  wire \blk00000001/sig000000a3 ;
  wire \blk00000001/sig000000a2 ;
  wire \blk00000001/sig000000a1 ;
  wire \blk00000001/sig000000a0 ;
  wire \blk00000001/sig0000009f ;
  wire \blk00000001/sig0000009e ;
  wire \blk00000001/sig0000009d ;
  wire \blk00000001/sig0000009c ;
  wire \blk00000001/sig0000009b ;
  wire \blk00000001/sig0000009a ;
  wire \blk00000001/sig00000099 ;
  wire \blk00000001/sig00000098 ;
  wire \blk00000001/sig00000097 ;
  wire \blk00000001/sig00000096 ;
  wire \blk00000001/sig00000095 ;
  wire \blk00000001/sig00000094 ;
  wire \blk00000001/sig00000093 ;
  wire \blk00000001/sig00000092 ;
  wire \blk00000001/sig00000091 ;
  wire \blk00000001/sig00000090 ;
  wire \blk00000001/sig0000008f ;
  wire \blk00000001/sig0000008e ;
  wire \blk00000001/sig0000008d ;
  wire \blk00000001/sig0000008c ;
  wire \blk00000001/sig0000008b ;
  wire \blk00000001/sig0000008a ;
  wire \blk00000001/sig00000089 ;
  wire \blk00000001/sig00000088 ;
  wire \blk00000001/sig00000087 ;
  wire \blk00000001/sig00000086 ;
  wire \blk00000001/sig00000085 ;
  wire \blk00000001/sig00000084 ;
  wire \blk00000001/sig00000083 ;
  wire \blk00000001/sig00000082 ;
  wire \blk00000001/sig00000081 ;
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  wire \blk00000001/sig00000065 ;
  wire \blk00000001/sig00000064 ;
  wire \blk00000001/sig00000063 ;
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007d  (
    .I0(a[30]),
    .I1(b[30]),
    .O(\blk00000001/sig0000009d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007c  (
    .I0(a[29]),
    .I1(b[29]),
    .O(\blk00000001/sig00000080 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007b  (
    .I0(a[28]),
    .I1(b[28]),
    .O(\blk00000001/sig00000081 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007a  (
    .I0(a[27]),
    .I1(b[27]),
    .O(\blk00000001/sig00000082 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000079  (
    .I0(a[26]),
    .I1(b[26]),
    .O(\blk00000001/sig00000083 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000078  (
    .I0(a[25]),
    .I1(b[25]),
    .O(\blk00000001/sig00000084 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000077  (
    .I0(a[24]),
    .I1(b[24]),
    .O(\blk00000001/sig00000085 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000076  (
    .I0(a[23]),
    .I1(b[23]),
    .O(\blk00000001/sig00000086 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000075  (
    .I0(a[22]),
    .I1(b[22]),
    .O(\blk00000001/sig00000087 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000074  (
    .I0(a[21]),
    .I1(b[21]),
    .O(\blk00000001/sig00000088 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000073  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig00000089 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000072  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig0000008a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000071  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig0000008b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000070  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig0000008c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006f  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig0000008d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006e  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig0000008e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006d  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig0000008f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006c  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000090 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006b  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000091 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006a  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000092 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000069  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000093 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000068  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000094 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000067  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig00000095 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000066  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig00000096 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000065  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig00000097 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000064  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig00000098 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000063  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig00000099 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000062  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig0000009a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000061  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig0000009b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000060  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig0000009c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000005f  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig0000009e )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000061 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007f ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007e ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007d ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007c ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000059  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007b ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000058  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007a ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000057  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000079 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000056  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000078 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000055  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000077 ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000054  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000076 ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000053  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000075 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000052  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000074 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000051  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000073 ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000050  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000072 ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000071 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000070 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006f ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006e ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006d ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006c ),
    .Q(s[20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000049  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006b ),
    .Q(s[21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000048  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006a ),
    .Q(s[22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000047  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000069 ),
    .Q(s[23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000046  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000068 ),
    .Q(s[24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000045  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000067 ),
    .Q(s[25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000044  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000066 ),
    .Q(s[26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000043  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000065 ),
    .Q(s[27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000042  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000064 ),
    .Q(s[28])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000041  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000063 ),
    .Q(s[29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000040  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000062 ),
    .Q(s[30])
  );
  MUXCY   \blk00000001/blk0000003f  (
    .CI(\blk00000001/sig00000060 ),
    .DI(a[0]),
    .S(\blk00000001/sig0000009e ),
    .O(\blk00000001/sig000000bc )
  );
  MUXCY   \blk00000001/blk0000003e  (
    .CI(\blk00000001/sig000000bc ),
    .DI(a[1]),
    .S(\blk00000001/sig0000009c ),
    .O(\blk00000001/sig000000bb )
  );
  MUXCY   \blk00000001/blk0000003d  (
    .CI(\blk00000001/sig000000bb ),
    .DI(a[2]),
    .S(\blk00000001/sig0000009b ),
    .O(\blk00000001/sig000000ba )
  );
  MUXCY   \blk00000001/blk0000003c  (
    .CI(\blk00000001/sig000000ba ),
    .DI(a[3]),
    .S(\blk00000001/sig0000009a ),
    .O(\blk00000001/sig000000b9 )
  );
  MUXCY   \blk00000001/blk0000003b  (
    .CI(\blk00000001/sig000000b9 ),
    .DI(a[4]),
    .S(\blk00000001/sig00000099 ),
    .O(\blk00000001/sig000000b8 )
  );
  MUXCY   \blk00000001/blk0000003a  (
    .CI(\blk00000001/sig000000b8 ),
    .DI(a[5]),
    .S(\blk00000001/sig00000098 ),
    .O(\blk00000001/sig000000b7 )
  );
  MUXCY   \blk00000001/blk00000039  (
    .CI(\blk00000001/sig000000b7 ),
    .DI(a[6]),
    .S(\blk00000001/sig00000097 ),
    .O(\blk00000001/sig000000b6 )
  );
  MUXCY   \blk00000001/blk00000038  (
    .CI(\blk00000001/sig000000b6 ),
    .DI(a[7]),
    .S(\blk00000001/sig00000096 ),
    .O(\blk00000001/sig000000b5 )
  );
  MUXCY   \blk00000001/blk00000037  (
    .CI(\blk00000001/sig000000b5 ),
    .DI(a[8]),
    .S(\blk00000001/sig00000095 ),
    .O(\blk00000001/sig000000b4 )
  );
  MUXCY   \blk00000001/blk00000036  (
    .CI(\blk00000001/sig000000b4 ),
    .DI(a[9]),
    .S(\blk00000001/sig00000094 ),
    .O(\blk00000001/sig000000b3 )
  );
  MUXCY   \blk00000001/blk00000035  (
    .CI(\blk00000001/sig000000b3 ),
    .DI(a[10]),
    .S(\blk00000001/sig00000093 ),
    .O(\blk00000001/sig000000b2 )
  );
  MUXCY   \blk00000001/blk00000034  (
    .CI(\blk00000001/sig000000b2 ),
    .DI(a[11]),
    .S(\blk00000001/sig00000092 ),
    .O(\blk00000001/sig000000b1 )
  );
  MUXCY   \blk00000001/blk00000033  (
    .CI(\blk00000001/sig000000b1 ),
    .DI(a[12]),
    .S(\blk00000001/sig00000091 ),
    .O(\blk00000001/sig000000b0 )
  );
  MUXCY   \blk00000001/blk00000032  (
    .CI(\blk00000001/sig000000b0 ),
    .DI(a[13]),
    .S(\blk00000001/sig00000090 ),
    .O(\blk00000001/sig000000af )
  );
  MUXCY   \blk00000001/blk00000031  (
    .CI(\blk00000001/sig000000af ),
    .DI(a[14]),
    .S(\blk00000001/sig0000008f ),
    .O(\blk00000001/sig000000ae )
  );
  MUXCY   \blk00000001/blk00000030  (
    .CI(\blk00000001/sig000000ae ),
    .DI(a[15]),
    .S(\blk00000001/sig0000008e ),
    .O(\blk00000001/sig000000ad )
  );
  MUXCY   \blk00000001/blk0000002f  (
    .CI(\blk00000001/sig000000ad ),
    .DI(a[16]),
    .S(\blk00000001/sig0000008d ),
    .O(\blk00000001/sig000000ac )
  );
  MUXCY   \blk00000001/blk0000002e  (
    .CI(\blk00000001/sig000000ac ),
    .DI(a[17]),
    .S(\blk00000001/sig0000008c ),
    .O(\blk00000001/sig000000ab )
  );
  MUXCY   \blk00000001/blk0000002d  (
    .CI(\blk00000001/sig000000ab ),
    .DI(a[18]),
    .S(\blk00000001/sig0000008b ),
    .O(\blk00000001/sig000000aa )
  );
  MUXCY   \blk00000001/blk0000002c  (
    .CI(\blk00000001/sig000000aa ),
    .DI(a[19]),
    .S(\blk00000001/sig0000008a ),
    .O(\blk00000001/sig000000a9 )
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig000000a9 ),
    .DI(a[20]),
    .S(\blk00000001/sig00000089 ),
    .O(\blk00000001/sig000000a8 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig000000a8 ),
    .DI(a[21]),
    .S(\blk00000001/sig00000088 ),
    .O(\blk00000001/sig000000a7 )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig000000a7 ),
    .DI(a[22]),
    .S(\blk00000001/sig00000087 ),
    .O(\blk00000001/sig000000a6 )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig000000a6 ),
    .DI(a[23]),
    .S(\blk00000001/sig00000086 ),
    .O(\blk00000001/sig000000a5 )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig000000a5 ),
    .DI(a[24]),
    .S(\blk00000001/sig00000085 ),
    .O(\blk00000001/sig000000a4 )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig000000a4 ),
    .DI(a[25]),
    .S(\blk00000001/sig00000084 ),
    .O(\blk00000001/sig000000a3 )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig000000a3 ),
    .DI(a[26]),
    .S(\blk00000001/sig00000083 ),
    .O(\blk00000001/sig000000a2 )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig000000a2 ),
    .DI(a[27]),
    .S(\blk00000001/sig00000082 ),
    .O(\blk00000001/sig000000a1 )
  );
  MUXCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig000000a1 ),
    .DI(a[28]),
    .S(\blk00000001/sig00000081 ),
    .O(\blk00000001/sig000000a0 )
  );
  MUXCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig000000a0 ),
    .DI(a[29]),
    .S(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig0000009f )
  );
  XORCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig000000bc ),
    .LI(\blk00000001/sig0000009c ),
    .O(\blk00000001/sig0000007f )
  );
  XORCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig000000bb ),
    .LI(\blk00000001/sig0000009b ),
    .O(\blk00000001/sig0000007e )
  );
  XORCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig000000ba ),
    .LI(\blk00000001/sig0000009a ),
    .O(\blk00000001/sig0000007d )
  );
  XORCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig000000b9 ),
    .LI(\blk00000001/sig00000099 ),
    .O(\blk00000001/sig0000007c )
  );
  XORCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig000000b8 ),
    .LI(\blk00000001/sig00000098 ),
    .O(\blk00000001/sig0000007b )
  );
  XORCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig000000b7 ),
    .LI(\blk00000001/sig00000097 ),
    .O(\blk00000001/sig0000007a )
  );
  XORCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig000000b6 ),
    .LI(\blk00000001/sig00000096 ),
    .O(\blk00000001/sig00000079 )
  );
  XORCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig000000b5 ),
    .LI(\blk00000001/sig00000095 ),
    .O(\blk00000001/sig00000078 )
  );
  XORCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig000000b4 ),
    .LI(\blk00000001/sig00000094 ),
    .O(\blk00000001/sig00000077 )
  );
  XORCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig000000b3 ),
    .LI(\blk00000001/sig00000093 ),
    .O(\blk00000001/sig00000076 )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig000000b2 ),
    .LI(\blk00000001/sig00000092 ),
    .O(\blk00000001/sig00000075 )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig000000b1 ),
    .LI(\blk00000001/sig00000091 ),
    .O(\blk00000001/sig00000074 )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig000000b0 ),
    .LI(\blk00000001/sig00000090 ),
    .O(\blk00000001/sig00000073 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig000000af ),
    .LI(\blk00000001/sig0000008f ),
    .O(\blk00000001/sig00000072 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig000000ae ),
    .LI(\blk00000001/sig0000008e ),
    .O(\blk00000001/sig00000071 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig000000ad ),
    .LI(\blk00000001/sig0000008d ),
    .O(\blk00000001/sig00000070 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig000000ac ),
    .LI(\blk00000001/sig0000008c ),
    .O(\blk00000001/sig0000006f )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig000000ab ),
    .LI(\blk00000001/sig0000008b ),
    .O(\blk00000001/sig0000006e )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig000000aa ),
    .LI(\blk00000001/sig0000008a ),
    .O(\blk00000001/sig0000006d )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig000000a9 ),
    .LI(\blk00000001/sig00000089 ),
    .O(\blk00000001/sig0000006c )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig000000a8 ),
    .LI(\blk00000001/sig00000088 ),
    .O(\blk00000001/sig0000006b )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig000000a7 ),
    .LI(\blk00000001/sig00000087 ),
    .O(\blk00000001/sig0000006a )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig000000a6 ),
    .LI(\blk00000001/sig00000086 ),
    .O(\blk00000001/sig00000069 )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig000000a5 ),
    .LI(\blk00000001/sig00000085 ),
    .O(\blk00000001/sig00000068 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig000000a4 ),
    .LI(\blk00000001/sig00000084 ),
    .O(\blk00000001/sig00000067 )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig000000a3 ),
    .LI(\blk00000001/sig00000083 ),
    .O(\blk00000001/sig00000066 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig000000a2 ),
    .LI(\blk00000001/sig00000082 ),
    .O(\blk00000001/sig00000065 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig000000a1 ),
    .LI(\blk00000001/sig00000081 ),
    .O(\blk00000001/sig00000064 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig000000a0 ),
    .LI(\blk00000001/sig00000080 ),
    .O(\blk00000001/sig00000063 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000009f ),
    .LI(\blk00000001/sig0000009d ),
    .O(\blk00000001/sig00000062 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000060 ),
    .LI(\blk00000001/sig0000009e ),
    .O(\blk00000001/sig00000061 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000060 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_f392a1f2f071bf23.v
// /___/   /\     Timestamp: Wed Apr 24 13:46:10 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_f392a1f2f071bf23.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_f392a1f2f071bf23.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_f392a1f2f071bf23.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_f392a1f2f071bf23.v
// # of Modules	: 1
// Design Name	: addsb_11_0_f392a1f2f071bf23
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_f392a1f2f071bf23 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [15 : 0] a;
  input [15 : 0] b;
  output [15 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000062 ;
  wire \blk00000001/sig00000061 ;
  wire \blk00000001/sig00000060 ;
  wire \blk00000001/sig0000005f ;
  wire \blk00000001/sig0000005e ;
  wire \blk00000001/sig0000005d ;
  wire \blk00000001/sig0000005c ;
  wire \blk00000001/sig0000005b ;
  wire \blk00000001/sig0000005a ;
  wire \blk00000001/sig00000059 ;
  wire \blk00000001/sig00000058 ;
  wire \blk00000001/sig00000057 ;
  wire \blk00000001/sig00000056 ;
  wire \blk00000001/sig00000055 ;
  wire \blk00000001/sig00000054 ;
  wire \blk00000001/sig00000053 ;
  wire \blk00000001/sig00000052 ;
  wire \blk00000001/sig00000051 ;
  wire \blk00000001/sig00000050 ;
  wire \blk00000001/sig0000004f ;
  wire \blk00000001/sig0000004e ;
  wire \blk00000001/sig0000004d ;
  wire \blk00000001/sig0000004c ;
  wire \blk00000001/sig0000004b ;
  wire \blk00000001/sig0000004a ;
  wire \blk00000001/sig00000049 ;
  wire \blk00000001/sig00000048 ;
  wire \blk00000001/sig00000047 ;
  wire \blk00000001/sig00000046 ;
  wire \blk00000001/sig00000045 ;
  wire \blk00000001/sig00000044 ;
  wire \blk00000001/sig00000043 ;
  wire \blk00000001/sig00000042 ;
  wire \blk00000001/sig00000041 ;
  wire \blk00000001/sig00000040 ;
  wire \blk00000001/sig0000003f ;
  wire \blk00000001/sig0000003e ;
  wire \blk00000001/sig0000003d ;
  wire \blk00000001/sig0000003c ;
  wire \blk00000001/sig0000003b ;
  wire \blk00000001/sig0000003a ;
  wire \blk00000001/sig00000039 ;
  wire \blk00000001/sig00000038 ;
  wire \blk00000001/sig00000037 ;
  wire \blk00000001/sig00000036 ;
  wire \blk00000001/sig00000035 ;
  wire \blk00000001/sig00000034 ;
  wire \blk00000001/sig00000033 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000041  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000052 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000040  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000044 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003f  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig00000045 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003e  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig00000046 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003d  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig00000047 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003c  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig00000048 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003b  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig00000049 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000003a  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig0000004a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000039  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig0000004b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000038  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig0000004c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000037  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig0000004d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000036  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig0000004e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000035  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig0000004f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000034  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig00000050 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000033  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig00000051 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000032  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig00000053 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000031  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000034 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000030  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000043 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000042 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000041 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000040 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003f ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003e ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000002a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003d ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000029  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003c ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000028  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003b ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000027  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000003a ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000026  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000039 ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000025  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000038 ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000024  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000037 ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000023  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000036 ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000022  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000035 ),
    .Q(s[15])
  );
  MUXCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig00000033 ),
    .DI(a[0]),
    .S(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000062 )
  );
  MUXCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig00000062 ),
    .DI(a[1]),
    .S(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000061 )
  );
  MUXCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig00000061 ),
    .DI(a[2]),
    .S(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000060 )
  );
  MUXCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig00000060 ),
    .DI(a[3]),
    .S(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig0000005f )
  );
  MUXCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig0000005f ),
    .DI(a[4]),
    .S(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig0000005e )
  );
  MUXCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig0000005e ),
    .DI(a[5]),
    .S(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000005d )
  );
  MUXCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig0000005d ),
    .DI(a[6]),
    .S(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000005c )
  );
  MUXCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig0000005c ),
    .DI(a[7]),
    .S(\blk00000001/sig0000004b ),
    .O(\blk00000001/sig0000005b )
  );
  MUXCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig0000005b ),
    .DI(a[8]),
    .S(\blk00000001/sig0000004a ),
    .O(\blk00000001/sig0000005a )
  );
  MUXCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig0000005a ),
    .DI(a[9]),
    .S(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig00000059 )
  );
  MUXCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig00000059 ),
    .DI(a[10]),
    .S(\blk00000001/sig00000048 ),
    .O(\blk00000001/sig00000058 )
  );
  MUXCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig00000058 ),
    .DI(a[11]),
    .S(\blk00000001/sig00000047 ),
    .O(\blk00000001/sig00000057 )
  );
  MUXCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig00000057 ),
    .DI(a[12]),
    .S(\blk00000001/sig00000046 ),
    .O(\blk00000001/sig00000056 )
  );
  MUXCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig00000056 ),
    .DI(a[13]),
    .S(\blk00000001/sig00000045 ),
    .O(\blk00000001/sig00000055 )
  );
  MUXCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig00000055 ),
    .DI(a[14]),
    .S(\blk00000001/sig00000044 ),
    .O(\blk00000001/sig00000054 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig00000062 ),
    .LI(\blk00000001/sig00000051 ),
    .O(\blk00000001/sig00000043 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig00000061 ),
    .LI(\blk00000001/sig00000050 ),
    .O(\blk00000001/sig00000042 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig00000060 ),
    .LI(\blk00000001/sig0000004f ),
    .O(\blk00000001/sig00000041 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig0000005f ),
    .LI(\blk00000001/sig0000004e ),
    .O(\blk00000001/sig00000040 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig0000005e ),
    .LI(\blk00000001/sig0000004d ),
    .O(\blk00000001/sig0000003f )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig0000005d ),
    .LI(\blk00000001/sig0000004c ),
    .O(\blk00000001/sig0000003e )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig0000005c ),
    .LI(\blk00000001/sig0000004b ),
    .O(\blk00000001/sig0000003d )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig0000005b ),
    .LI(\blk00000001/sig0000004a ),
    .O(\blk00000001/sig0000003c )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig0000005a ),
    .LI(\blk00000001/sig00000049 ),
    .O(\blk00000001/sig0000003b )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000059 ),
    .LI(\blk00000001/sig00000048 ),
    .O(\blk00000001/sig0000003a )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000058 ),
    .LI(\blk00000001/sig00000047 ),
    .O(\blk00000001/sig00000039 )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000057 ),
    .LI(\blk00000001/sig00000046 ),
    .O(\blk00000001/sig00000038 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000056 ),
    .LI(\blk00000001/sig00000045 ),
    .O(\blk00000001/sig00000037 )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000055 ),
    .LI(\blk00000001/sig00000044 ),
    .O(\blk00000001/sig00000036 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig00000054 ),
    .LI(\blk00000001/sig00000052 ),
    .O(\blk00000001/sig00000035 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000033 ),
    .LI(\blk00000001/sig00000053 ),
    .O(\blk00000001/sig00000034 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000033 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: addsb_11_0_fc66294023431638.v
// /___/   /\     Timestamp: Wed Apr 24 13:46:46 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_fc66294023431638.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_fc66294023431638.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_fc66294023431638.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/addsb_11_0_fc66294023431638.v
// # of Modules	: 1
// Design Name	: addsb_11_0_fc66294023431638
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module addsb_11_0_fc66294023431638 (
  clk, ce, a, b, s
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input [32 : 0] a;
  input [32 : 0] b;
  output [32 : 0] s;
  
  // synthesis translate_off
  
  wire \blk00000001/sig000000c8 ;
  wire \blk00000001/sig000000c7 ;
  wire \blk00000001/sig000000c6 ;
  wire \blk00000001/sig000000c5 ;
  wire \blk00000001/sig000000c4 ;
  wire \blk00000001/sig000000c3 ;
  wire \blk00000001/sig000000c2 ;
  wire \blk00000001/sig000000c1 ;
  wire \blk00000001/sig000000c0 ;
  wire \blk00000001/sig000000bf ;
  wire \blk00000001/sig000000be ;
  wire \blk00000001/sig000000bd ;
  wire \blk00000001/sig000000bc ;
  wire \blk00000001/sig000000bb ;
  wire \blk00000001/sig000000ba ;
  wire \blk00000001/sig000000b9 ;
  wire \blk00000001/sig000000b8 ;
  wire \blk00000001/sig000000b7 ;
  wire \blk00000001/sig000000b6 ;
  wire \blk00000001/sig000000b5 ;
  wire \blk00000001/sig000000b4 ;
  wire \blk00000001/sig000000b3 ;
  wire \blk00000001/sig000000b2 ;
  wire \blk00000001/sig000000b1 ;
  wire \blk00000001/sig000000b0 ;
  wire \blk00000001/sig000000af ;
  wire \blk00000001/sig000000ae ;
  wire \blk00000001/sig000000ad ;
  wire \blk00000001/sig000000ac ;
  wire \blk00000001/sig000000ab ;
  wire \blk00000001/sig000000aa ;
  wire \blk00000001/sig000000a9 ;
  wire \blk00000001/sig000000a8 ;
  wire \blk00000001/sig000000a7 ;
  wire \blk00000001/sig000000a6 ;
  wire \blk00000001/sig000000a5 ;
  wire \blk00000001/sig000000a4 ;
  wire \blk00000001/sig000000a3 ;
  wire \blk00000001/sig000000a2 ;
  wire \blk00000001/sig000000a1 ;
  wire \blk00000001/sig000000a0 ;
  wire \blk00000001/sig0000009f ;
  wire \blk00000001/sig0000009e ;
  wire \blk00000001/sig0000009d ;
  wire \blk00000001/sig0000009c ;
  wire \blk00000001/sig0000009b ;
  wire \blk00000001/sig0000009a ;
  wire \blk00000001/sig00000099 ;
  wire \blk00000001/sig00000098 ;
  wire \blk00000001/sig00000097 ;
  wire \blk00000001/sig00000096 ;
  wire \blk00000001/sig00000095 ;
  wire \blk00000001/sig00000094 ;
  wire \blk00000001/sig00000093 ;
  wire \blk00000001/sig00000092 ;
  wire \blk00000001/sig00000091 ;
  wire \blk00000001/sig00000090 ;
  wire \blk00000001/sig0000008f ;
  wire \blk00000001/sig0000008e ;
  wire \blk00000001/sig0000008d ;
  wire \blk00000001/sig0000008c ;
  wire \blk00000001/sig0000008b ;
  wire \blk00000001/sig0000008a ;
  wire \blk00000001/sig00000089 ;
  wire \blk00000001/sig00000088 ;
  wire \blk00000001/sig00000087 ;
  wire \blk00000001/sig00000086 ;
  wire \blk00000001/sig00000085 ;
  wire \blk00000001/sig00000084 ;
  wire \blk00000001/sig00000083 ;
  wire \blk00000001/sig00000082 ;
  wire \blk00000001/sig00000081 ;
  wire \blk00000001/sig00000080 ;
  wire \blk00000001/sig0000007f ;
  wire \blk00000001/sig0000007e ;
  wire \blk00000001/sig0000007d ;
  wire \blk00000001/sig0000007c ;
  wire \blk00000001/sig0000007b ;
  wire \blk00000001/sig0000007a ;
  wire \blk00000001/sig00000079 ;
  wire \blk00000001/sig00000078 ;
  wire \blk00000001/sig00000077 ;
  wire \blk00000001/sig00000076 ;
  wire \blk00000001/sig00000075 ;
  wire \blk00000001/sig00000074 ;
  wire \blk00000001/sig00000073 ;
  wire \blk00000001/sig00000072 ;
  wire \blk00000001/sig00000071 ;
  wire \blk00000001/sig00000070 ;
  wire \blk00000001/sig0000006f ;
  wire \blk00000001/sig0000006e ;
  wire \blk00000001/sig0000006d ;
  wire \blk00000001/sig0000006c ;
  wire \blk00000001/sig0000006b ;
  wire \blk00000001/sig0000006a ;
  wire \blk00000001/sig00000069 ;
  wire \blk00000001/sig00000068 ;
  wire \blk00000001/sig00000067 ;
  wire \blk00000001/sig00000066 ;
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000085  (
    .I0(a[32]),
    .I1(b[32]),
    .O(\blk00000001/sig000000a7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000084  (
    .I0(a[31]),
    .I1(b[31]),
    .O(\blk00000001/sig00000088 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000083  (
    .I0(a[30]),
    .I1(b[30]),
    .O(\blk00000001/sig00000089 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000082  (
    .I0(a[29]),
    .I1(b[29]),
    .O(\blk00000001/sig0000008a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000081  (
    .I0(a[28]),
    .I1(b[28]),
    .O(\blk00000001/sig0000008b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000080  (
    .I0(a[27]),
    .I1(b[27]),
    .O(\blk00000001/sig0000008c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007f  (
    .I0(a[26]),
    .I1(b[26]),
    .O(\blk00000001/sig0000008d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007e  (
    .I0(a[25]),
    .I1(b[25]),
    .O(\blk00000001/sig0000008e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007d  (
    .I0(a[24]),
    .I1(b[24]),
    .O(\blk00000001/sig0000008f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007c  (
    .I0(a[23]),
    .I1(b[23]),
    .O(\blk00000001/sig00000090 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007b  (
    .I0(a[22]),
    .I1(b[22]),
    .O(\blk00000001/sig00000091 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000007a  (
    .I0(a[21]),
    .I1(b[21]),
    .O(\blk00000001/sig00000092 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000079  (
    .I0(a[20]),
    .I1(b[20]),
    .O(\blk00000001/sig00000093 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000078  (
    .I0(a[19]),
    .I1(b[19]),
    .O(\blk00000001/sig00000094 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000077  (
    .I0(a[18]),
    .I1(b[18]),
    .O(\blk00000001/sig00000095 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000076  (
    .I0(a[17]),
    .I1(b[17]),
    .O(\blk00000001/sig00000096 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000075  (
    .I0(a[16]),
    .I1(b[16]),
    .O(\blk00000001/sig00000097 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000074  (
    .I0(a[15]),
    .I1(b[15]),
    .O(\blk00000001/sig00000098 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000073  (
    .I0(a[14]),
    .I1(b[14]),
    .O(\blk00000001/sig00000099 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000072  (
    .I0(a[13]),
    .I1(b[13]),
    .O(\blk00000001/sig0000009a )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000071  (
    .I0(a[12]),
    .I1(b[12]),
    .O(\blk00000001/sig0000009b )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000070  (
    .I0(a[11]),
    .I1(b[11]),
    .O(\blk00000001/sig0000009c )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006f  (
    .I0(a[10]),
    .I1(b[10]),
    .O(\blk00000001/sig0000009d )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006e  (
    .I0(a[9]),
    .I1(b[9]),
    .O(\blk00000001/sig0000009e )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006d  (
    .I0(a[8]),
    .I1(b[8]),
    .O(\blk00000001/sig0000009f )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006c  (
    .I0(a[7]),
    .I1(b[7]),
    .O(\blk00000001/sig000000a0 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006b  (
    .I0(a[6]),
    .I1(b[6]),
    .O(\blk00000001/sig000000a1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk0000006a  (
    .I0(a[5]),
    .I1(b[5]),
    .O(\blk00000001/sig000000a2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000069  (
    .I0(a[4]),
    .I1(b[4]),
    .O(\blk00000001/sig000000a3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000068  (
    .I0(a[3]),
    .I1(b[3]),
    .O(\blk00000001/sig000000a4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000067  (
    .I0(a[2]),
    .I1(b[2]),
    .O(\blk00000001/sig000000a5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000066  (
    .I0(a[1]),
    .I1(b[1]),
    .O(\blk00000001/sig000000a6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \blk00000001/blk00000065  (
    .I0(a[0]),
    .I1(b[0]),
    .O(\blk00000001/sig000000a8 )
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000064  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000067 ),
    .Q(s[0])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000063  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000087 ),
    .Q(s[1])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000062  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000086 ),
    .Q(s[2])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000061  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000085 ),
    .Q(s[3])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000060  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000084 ),
    .Q(s[4])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000083 ),
    .Q(s[5])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000082 ),
    .Q(s[6])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000081 ),
    .Q(s[7])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000080 ),
    .Q(s[8])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007f ),
    .Q(s[9])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000005a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007e ),
    .Q(s[10])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000059  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007d ),
    .Q(s[11])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000058  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007c ),
    .Q(s[12])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000057  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007b ),
    .Q(s[13])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000056  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000007a ),
    .Q(s[14])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000055  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000079 ),
    .Q(s[15])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000054  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000078 ),
    .Q(s[16])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000053  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000077 ),
    .Q(s[17])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000052  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000076 ),
    .Q(s[18])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000051  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000075 ),
    .Q(s[19])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000050  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000074 ),
    .Q(s[20])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004f  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000073 ),
    .Q(s[21])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000072 ),
    .Q(s[22])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000071 ),
    .Q(s[23])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000070 ),
    .Q(s[24])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006f ),
    .Q(s[25])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000004a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006e ),
    .Q(s[26])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000049  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006d ),
    .Q(s[27])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000048  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006c ),
    .Q(s[28])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000047  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006b ),
    .Q(s[29])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000046  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000006a ),
    .Q(s[30])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000045  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000069 ),
    .Q(s[31])
  );
  FDE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000044  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000068 ),
    .Q(s[32])
  );
  MUXCY   \blk00000001/blk00000043  (
    .CI(\blk00000001/sig00000066 ),
    .DI(a[0]),
    .S(\blk00000001/sig000000a8 ),
    .O(\blk00000001/sig000000c8 )
  );
  MUXCY   \blk00000001/blk00000042  (
    .CI(\blk00000001/sig000000c8 ),
    .DI(a[1]),
    .S(\blk00000001/sig000000a6 ),
    .O(\blk00000001/sig000000c7 )
  );
  MUXCY   \blk00000001/blk00000041  (
    .CI(\blk00000001/sig000000c7 ),
    .DI(a[2]),
    .S(\blk00000001/sig000000a5 ),
    .O(\blk00000001/sig000000c6 )
  );
  MUXCY   \blk00000001/blk00000040  (
    .CI(\blk00000001/sig000000c6 ),
    .DI(a[3]),
    .S(\blk00000001/sig000000a4 ),
    .O(\blk00000001/sig000000c5 )
  );
  MUXCY   \blk00000001/blk0000003f  (
    .CI(\blk00000001/sig000000c5 ),
    .DI(a[4]),
    .S(\blk00000001/sig000000a3 ),
    .O(\blk00000001/sig000000c4 )
  );
  MUXCY   \blk00000001/blk0000003e  (
    .CI(\blk00000001/sig000000c4 ),
    .DI(a[5]),
    .S(\blk00000001/sig000000a2 ),
    .O(\blk00000001/sig000000c3 )
  );
  MUXCY   \blk00000001/blk0000003d  (
    .CI(\blk00000001/sig000000c3 ),
    .DI(a[6]),
    .S(\blk00000001/sig000000a1 ),
    .O(\blk00000001/sig000000c2 )
  );
  MUXCY   \blk00000001/blk0000003c  (
    .CI(\blk00000001/sig000000c2 ),
    .DI(a[7]),
    .S(\blk00000001/sig000000a0 ),
    .O(\blk00000001/sig000000c1 )
  );
  MUXCY   \blk00000001/blk0000003b  (
    .CI(\blk00000001/sig000000c1 ),
    .DI(a[8]),
    .S(\blk00000001/sig0000009f ),
    .O(\blk00000001/sig000000c0 )
  );
  MUXCY   \blk00000001/blk0000003a  (
    .CI(\blk00000001/sig000000c0 ),
    .DI(a[9]),
    .S(\blk00000001/sig0000009e ),
    .O(\blk00000001/sig000000bf )
  );
  MUXCY   \blk00000001/blk00000039  (
    .CI(\blk00000001/sig000000bf ),
    .DI(a[10]),
    .S(\blk00000001/sig0000009d ),
    .O(\blk00000001/sig000000be )
  );
  MUXCY   \blk00000001/blk00000038  (
    .CI(\blk00000001/sig000000be ),
    .DI(a[11]),
    .S(\blk00000001/sig0000009c ),
    .O(\blk00000001/sig000000bd )
  );
  MUXCY   \blk00000001/blk00000037  (
    .CI(\blk00000001/sig000000bd ),
    .DI(a[12]),
    .S(\blk00000001/sig0000009b ),
    .O(\blk00000001/sig000000bc )
  );
  MUXCY   \blk00000001/blk00000036  (
    .CI(\blk00000001/sig000000bc ),
    .DI(a[13]),
    .S(\blk00000001/sig0000009a ),
    .O(\blk00000001/sig000000bb )
  );
  MUXCY   \blk00000001/blk00000035  (
    .CI(\blk00000001/sig000000bb ),
    .DI(a[14]),
    .S(\blk00000001/sig00000099 ),
    .O(\blk00000001/sig000000ba )
  );
  MUXCY   \blk00000001/blk00000034  (
    .CI(\blk00000001/sig000000ba ),
    .DI(a[15]),
    .S(\blk00000001/sig00000098 ),
    .O(\blk00000001/sig000000b9 )
  );
  MUXCY   \blk00000001/blk00000033  (
    .CI(\blk00000001/sig000000b9 ),
    .DI(a[16]),
    .S(\blk00000001/sig00000097 ),
    .O(\blk00000001/sig000000b8 )
  );
  MUXCY   \blk00000001/blk00000032  (
    .CI(\blk00000001/sig000000b8 ),
    .DI(a[17]),
    .S(\blk00000001/sig00000096 ),
    .O(\blk00000001/sig000000b7 )
  );
  MUXCY   \blk00000001/blk00000031  (
    .CI(\blk00000001/sig000000b7 ),
    .DI(a[18]),
    .S(\blk00000001/sig00000095 ),
    .O(\blk00000001/sig000000b6 )
  );
  MUXCY   \blk00000001/blk00000030  (
    .CI(\blk00000001/sig000000b6 ),
    .DI(a[19]),
    .S(\blk00000001/sig00000094 ),
    .O(\blk00000001/sig000000b5 )
  );
  MUXCY   \blk00000001/blk0000002f  (
    .CI(\blk00000001/sig000000b5 ),
    .DI(a[20]),
    .S(\blk00000001/sig00000093 ),
    .O(\blk00000001/sig000000b4 )
  );
  MUXCY   \blk00000001/blk0000002e  (
    .CI(\blk00000001/sig000000b4 ),
    .DI(a[21]),
    .S(\blk00000001/sig00000092 ),
    .O(\blk00000001/sig000000b3 )
  );
  MUXCY   \blk00000001/blk0000002d  (
    .CI(\blk00000001/sig000000b3 ),
    .DI(a[22]),
    .S(\blk00000001/sig00000091 ),
    .O(\blk00000001/sig000000b2 )
  );
  MUXCY   \blk00000001/blk0000002c  (
    .CI(\blk00000001/sig000000b2 ),
    .DI(a[23]),
    .S(\blk00000001/sig00000090 ),
    .O(\blk00000001/sig000000b1 )
  );
  MUXCY   \blk00000001/blk0000002b  (
    .CI(\blk00000001/sig000000b1 ),
    .DI(a[24]),
    .S(\blk00000001/sig0000008f ),
    .O(\blk00000001/sig000000b0 )
  );
  MUXCY   \blk00000001/blk0000002a  (
    .CI(\blk00000001/sig000000b0 ),
    .DI(a[25]),
    .S(\blk00000001/sig0000008e ),
    .O(\blk00000001/sig000000af )
  );
  MUXCY   \blk00000001/blk00000029  (
    .CI(\blk00000001/sig000000af ),
    .DI(a[26]),
    .S(\blk00000001/sig0000008d ),
    .O(\blk00000001/sig000000ae )
  );
  MUXCY   \blk00000001/blk00000028  (
    .CI(\blk00000001/sig000000ae ),
    .DI(a[27]),
    .S(\blk00000001/sig0000008c ),
    .O(\blk00000001/sig000000ad )
  );
  MUXCY   \blk00000001/blk00000027  (
    .CI(\blk00000001/sig000000ad ),
    .DI(a[28]),
    .S(\blk00000001/sig0000008b ),
    .O(\blk00000001/sig000000ac )
  );
  MUXCY   \blk00000001/blk00000026  (
    .CI(\blk00000001/sig000000ac ),
    .DI(a[29]),
    .S(\blk00000001/sig0000008a ),
    .O(\blk00000001/sig000000ab )
  );
  MUXCY   \blk00000001/blk00000025  (
    .CI(\blk00000001/sig000000ab ),
    .DI(a[30]),
    .S(\blk00000001/sig00000089 ),
    .O(\blk00000001/sig000000aa )
  );
  MUXCY   \blk00000001/blk00000024  (
    .CI(\blk00000001/sig000000aa ),
    .DI(a[31]),
    .S(\blk00000001/sig00000088 ),
    .O(\blk00000001/sig000000a9 )
  );
  XORCY   \blk00000001/blk00000023  (
    .CI(\blk00000001/sig000000c8 ),
    .LI(\blk00000001/sig000000a6 ),
    .O(\blk00000001/sig00000087 )
  );
  XORCY   \blk00000001/blk00000022  (
    .CI(\blk00000001/sig000000c7 ),
    .LI(\blk00000001/sig000000a5 ),
    .O(\blk00000001/sig00000086 )
  );
  XORCY   \blk00000001/blk00000021  (
    .CI(\blk00000001/sig000000c6 ),
    .LI(\blk00000001/sig000000a4 ),
    .O(\blk00000001/sig00000085 )
  );
  XORCY   \blk00000001/blk00000020  (
    .CI(\blk00000001/sig000000c5 ),
    .LI(\blk00000001/sig000000a3 ),
    .O(\blk00000001/sig00000084 )
  );
  XORCY   \blk00000001/blk0000001f  (
    .CI(\blk00000001/sig000000c4 ),
    .LI(\blk00000001/sig000000a2 ),
    .O(\blk00000001/sig00000083 )
  );
  XORCY   \blk00000001/blk0000001e  (
    .CI(\blk00000001/sig000000c3 ),
    .LI(\blk00000001/sig000000a1 ),
    .O(\blk00000001/sig00000082 )
  );
  XORCY   \blk00000001/blk0000001d  (
    .CI(\blk00000001/sig000000c2 ),
    .LI(\blk00000001/sig000000a0 ),
    .O(\blk00000001/sig00000081 )
  );
  XORCY   \blk00000001/blk0000001c  (
    .CI(\blk00000001/sig000000c1 ),
    .LI(\blk00000001/sig0000009f ),
    .O(\blk00000001/sig00000080 )
  );
  XORCY   \blk00000001/blk0000001b  (
    .CI(\blk00000001/sig000000c0 ),
    .LI(\blk00000001/sig0000009e ),
    .O(\blk00000001/sig0000007f )
  );
  XORCY   \blk00000001/blk0000001a  (
    .CI(\blk00000001/sig000000bf ),
    .LI(\blk00000001/sig0000009d ),
    .O(\blk00000001/sig0000007e )
  );
  XORCY   \blk00000001/blk00000019  (
    .CI(\blk00000001/sig000000be ),
    .LI(\blk00000001/sig0000009c ),
    .O(\blk00000001/sig0000007d )
  );
  XORCY   \blk00000001/blk00000018  (
    .CI(\blk00000001/sig000000bd ),
    .LI(\blk00000001/sig0000009b ),
    .O(\blk00000001/sig0000007c )
  );
  XORCY   \blk00000001/blk00000017  (
    .CI(\blk00000001/sig000000bc ),
    .LI(\blk00000001/sig0000009a ),
    .O(\blk00000001/sig0000007b )
  );
  XORCY   \blk00000001/blk00000016  (
    .CI(\blk00000001/sig000000bb ),
    .LI(\blk00000001/sig00000099 ),
    .O(\blk00000001/sig0000007a )
  );
  XORCY   \blk00000001/blk00000015  (
    .CI(\blk00000001/sig000000ba ),
    .LI(\blk00000001/sig00000098 ),
    .O(\blk00000001/sig00000079 )
  );
  XORCY   \blk00000001/blk00000014  (
    .CI(\blk00000001/sig000000b9 ),
    .LI(\blk00000001/sig00000097 ),
    .O(\blk00000001/sig00000078 )
  );
  XORCY   \blk00000001/blk00000013  (
    .CI(\blk00000001/sig000000b8 ),
    .LI(\blk00000001/sig00000096 ),
    .O(\blk00000001/sig00000077 )
  );
  XORCY   \blk00000001/blk00000012  (
    .CI(\blk00000001/sig000000b7 ),
    .LI(\blk00000001/sig00000095 ),
    .O(\blk00000001/sig00000076 )
  );
  XORCY   \blk00000001/blk00000011  (
    .CI(\blk00000001/sig000000b6 ),
    .LI(\blk00000001/sig00000094 ),
    .O(\blk00000001/sig00000075 )
  );
  XORCY   \blk00000001/blk00000010  (
    .CI(\blk00000001/sig000000b5 ),
    .LI(\blk00000001/sig00000093 ),
    .O(\blk00000001/sig00000074 )
  );
  XORCY   \blk00000001/blk0000000f  (
    .CI(\blk00000001/sig000000b4 ),
    .LI(\blk00000001/sig00000092 ),
    .O(\blk00000001/sig00000073 )
  );
  XORCY   \blk00000001/blk0000000e  (
    .CI(\blk00000001/sig000000b3 ),
    .LI(\blk00000001/sig00000091 ),
    .O(\blk00000001/sig00000072 )
  );
  XORCY   \blk00000001/blk0000000d  (
    .CI(\blk00000001/sig000000b2 ),
    .LI(\blk00000001/sig00000090 ),
    .O(\blk00000001/sig00000071 )
  );
  XORCY   \blk00000001/blk0000000c  (
    .CI(\blk00000001/sig000000b1 ),
    .LI(\blk00000001/sig0000008f ),
    .O(\blk00000001/sig00000070 )
  );
  XORCY   \blk00000001/blk0000000b  (
    .CI(\blk00000001/sig000000b0 ),
    .LI(\blk00000001/sig0000008e ),
    .O(\blk00000001/sig0000006f )
  );
  XORCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig000000af ),
    .LI(\blk00000001/sig0000008d ),
    .O(\blk00000001/sig0000006e )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig000000ae ),
    .LI(\blk00000001/sig0000008c ),
    .O(\blk00000001/sig0000006d )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig000000ad ),
    .LI(\blk00000001/sig0000008b ),
    .O(\blk00000001/sig0000006c )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig000000ac ),
    .LI(\blk00000001/sig0000008a ),
    .O(\blk00000001/sig0000006b )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig000000ab ),
    .LI(\blk00000001/sig00000089 ),
    .O(\blk00000001/sig0000006a )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig000000aa ),
    .LI(\blk00000001/sig00000088 ),
    .O(\blk00000001/sig00000069 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig000000a9 ),
    .LI(\blk00000001/sig000000a7 ),
    .O(\blk00000001/sig00000068 )
  );
  XORCY   \blk00000001/blk00000003  (
    .CI(\blk00000001/sig00000066 ),
    .LI(\blk00000001/sig000000a8 ),
    .O(\blk00000001/sig00000067 )
  );
  GND   \blk00000001/blk00000002  (
    .G(\blk00000001/sig00000066 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file bmg_72_0b6075e08c22268d.v when simulating
// the core, bmg_72_0b6075e08c22268d. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module bmg_72_0b6075e08c22268d(
  clka,
  ena,
  addra,
  douta
);

input clka;
input ena;
input [9 : 0] addra;
output [17 : 0] douta;

// synthesis translate_off

  BLK_MEM_GEN_V7_2 #(
    .C_ADDRA_WIDTH(10),
    .C_ADDRB_WIDTH(10),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(0),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("kintex7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(1),
    .C_HAS_ENB(0),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(1),
    .C_HAS_MEM_OUTPUT_REGS_B(0),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE_NAME("bmg_72_0b6075e08c22268d.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(3),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(1024),
    .C_READ_DEPTH_B(1024),
    .C_READ_WIDTH_A(18),
    .C_READ_WIDTH_B(18),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(1024),
    .C_WRITE_DEPTH_B(1024),
    .C_WRITE_MODE_A("WRITE_FIRST"),
    .C_WRITE_MODE_B("WRITE_FIRST"),
    .C_WRITE_WIDTH_A(18),
    .C_WRITE_WIDTH_B(18),
    .C_XDEVICEFAMILY("kintex7")
  )
  inst (
    .CLKA(clka),
    .ENA(ena),
    .ADDRA(addra),
    .DOUTA(douta),
    .RSTA(),
    .REGCEA(),
    .WEA(),
    .DINA(),
    .CLKB(),
    .RSTB(),
    .ENB(),
    .REGCEB(),
    .WEB(),
    .ADDRB(),
    .DINB(),
    .DOUTB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file bmg_72_2f2b227d5258d685.v when simulating
// the core, bmg_72_2f2b227d5258d685. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module bmg_72_2f2b227d5258d685(
  clka,
  ena,
  addra,
  douta
);

input clka;
input ena;
input [8 : 0] addra;
output [43 : 0] douta;

// synthesis translate_off

  BLK_MEM_GEN_V7_2 #(
    .C_ADDRA_WIDTH(9),
    .C_ADDRB_WIDTH(9),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(0),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("kintex7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(1),
    .C_HAS_ENB(0),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(1),
    .C_HAS_MEM_OUTPUT_REGS_B(0),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE_NAME("bmg_72_2f2b227d5258d685.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(3),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(512),
    .C_READ_DEPTH_B(512),
    .C_READ_WIDTH_A(44),
    .C_READ_WIDTH_B(44),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(512),
    .C_WRITE_DEPTH_B(512),
    .C_WRITE_MODE_A("WRITE_FIRST"),
    .C_WRITE_MODE_B("WRITE_FIRST"),
    .C_WRITE_WIDTH_A(44),
    .C_WRITE_WIDTH_B(44),
    .C_XDEVICEFAMILY("kintex7")
  )
  inst (
    .CLKA(clka),
    .ENA(ena),
    .ADDRA(addra),
    .DOUTA(douta),
    .RSTA(),
    .REGCEA(),
    .WEA(),
    .DINA(),
    .CLKB(),
    .RSTB(),
    .ENB(),
    .REGCEB(),
    .WEB(),
    .ADDRB(),
    .DINB(),
    .DOUTB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file bmg_72_5fc6d969158b1ced.v when simulating
// the core, bmg_72_5fc6d969158b1ced. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module bmg_72_5fc6d969158b1ced(
  clka,
  ena,
  wea,
  addra,
  dina,
  douta,
  clkb,
  enb,
  web,
  addrb,
  dinb,
  doutb
);

input clka;
input ena;
input [0 : 0] wea;
input [9 : 0] addra;
input [17 : 0] dina;
output [17 : 0] douta;
input clkb;
input enb;
input [0 : 0] web;
input [9 : 0] addrb;
input [17 : 0] dinb;
output [17 : 0] doutb;

// synthesis translate_off

  BLK_MEM_GEN_V7_2 #(
    .C_ADDRA_WIDTH(10),
    .C_ADDRB_WIDTH(10),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(1),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("kintex7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(1),
    .C_HAS_ENB(1),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(1),
    .C_HAS_MEM_OUTPUT_REGS_B(1),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE_NAME("bmg_72_5fc6d969158b1ced.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(2),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(1024),
    .C_READ_DEPTH_B(1024),
    .C_READ_WIDTH_A(18),
    .C_READ_WIDTH_B(18),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(1024),
    .C_WRITE_DEPTH_B(1024),
    .C_WRITE_MODE_A("NO_CHANGE"),
    .C_WRITE_MODE_B("NO_CHANGE"),
    .C_WRITE_WIDTH_A(18),
    .C_WRITE_WIDTH_B(18),
    .C_XDEVICEFAMILY("kintex7")
  )
  inst (
    .CLKA(clka),
    .ENA(ena),
    .WEA(wea),
    .ADDRA(addra),
    .DINA(dina),
    .DOUTA(douta),
    .CLKB(clkb),
    .ENB(enb),
    .WEB(web),
    .ADDRB(addrb),
    .DINB(dinb),
    .DOUTB(doutb),
    .RSTA(),
    .REGCEA(),
    .RSTB(),
    .REGCEB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file bmg_72_88bd69a7e506f2a2.v when simulating
// the core, bmg_72_88bd69a7e506f2a2. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module bmg_72_88bd69a7e506f2a2(
  clka,
  ena,
  addra,
  douta
);

input clka;
input ena;
input [9 : 0] addra;
output [26 : 0] douta;

// synthesis translate_off

  BLK_MEM_GEN_V7_2 #(
    .C_ADDRA_WIDTH(10),
    .C_ADDRB_WIDTH(10),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(0),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("kintex7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(1),
    .C_HAS_ENB(0),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(1),
    .C_HAS_MEM_OUTPUT_REGS_B(0),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE_NAME("bmg_72_88bd69a7e506f2a2.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(3),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(1024),
    .C_READ_DEPTH_B(1024),
    .C_READ_WIDTH_A(27),
    .C_READ_WIDTH_B(27),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(1024),
    .C_WRITE_DEPTH_B(1024),
    .C_WRITE_MODE_A("WRITE_FIRST"),
    .C_WRITE_MODE_B("WRITE_FIRST"),
    .C_WRITE_WIDTH_A(27),
    .C_WRITE_WIDTH_B(27),
    .C_XDEVICEFAMILY("kintex7")
  )
  inst (
    .CLKA(clka),
    .ENA(ena),
    .ADDRA(addra),
    .DOUTA(douta),
    .RSTA(),
    .REGCEA(),
    .WEA(),
    .DINA(),
    .CLKB(),
    .RSTB(),
    .ENB(),
    .REGCEB(),
    .WEB(),
    .ADDRB(),
    .DINB(),
    .DOUTB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file bmg_72_9cba7eb6526fc26f.v when simulating
// the core, bmg_72_9cba7eb6526fc26f. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module bmg_72_9cba7eb6526fc26f(
  clka,
  ena,
  addra,
  douta
);

input clka;
input ena;
input [8 : 0] addra;
output [38 : 0] douta;

// synthesis translate_off

  BLK_MEM_GEN_V7_2 #(
    .C_ADDRA_WIDTH(9),
    .C_ADDRB_WIDTH(9),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(0),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("kintex7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(1),
    .C_HAS_ENB(0),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(1),
    .C_HAS_MEM_OUTPUT_REGS_B(0),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE_NAME("bmg_72_9cba7eb6526fc26f.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(3),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(512),
    .C_READ_DEPTH_B(512),
    .C_READ_WIDTH_A(39),
    .C_READ_WIDTH_B(39),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(512),
    .C_WRITE_DEPTH_B(512),
    .C_WRITE_MODE_A("WRITE_FIRST"),
    .C_WRITE_MODE_B("WRITE_FIRST"),
    .C_WRITE_WIDTH_A(39),
    .C_WRITE_WIDTH_B(39),
    .C_XDEVICEFAMILY("kintex7")
  )
  inst (
    .CLKA(clka),
    .ENA(ena),
    .ADDRA(addra),
    .DOUTA(douta),
    .RSTA(),
    .REGCEA(),
    .WEA(),
    .DINA(),
    .CLKB(),
    .RSTB(),
    .ENB(),
    .REGCEB(),
    .WEB(),
    .ADDRB(),
    .DINB(),
    .DOUTB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file bmg_72_a3b5d83d934b45b5.v when simulating
// the core, bmg_72_a3b5d83d934b45b5. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module bmg_72_a3b5d83d934b45b5(
  clka,
  ena,
  addra,
  douta
);

input clka;
input ena;
input [8 : 0] addra;
output [55 : 0] douta;

// synthesis translate_off

  BLK_MEM_GEN_V7_2 #(
    .C_ADDRA_WIDTH(9),
    .C_ADDRB_WIDTH(9),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(0),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("kintex7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(1),
    .C_HAS_ENB(0),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(1),
    .C_HAS_MEM_OUTPUT_REGS_B(0),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE_NAME("bmg_72_a3b5d83d934b45b5.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(3),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(512),
    .C_READ_DEPTH_B(512),
    .C_READ_WIDTH_A(56),
    .C_READ_WIDTH_B(56),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(512),
    .C_WRITE_DEPTH_B(512),
    .C_WRITE_MODE_A("WRITE_FIRST"),
    .C_WRITE_MODE_B("WRITE_FIRST"),
    .C_WRITE_WIDTH_A(56),
    .C_WRITE_WIDTH_B(56),
    .C_XDEVICEFAMILY("kintex7")
  )
  inst (
    .CLKA(clka),
    .ENA(ena),
    .ADDRA(addra),
    .DOUTA(douta),
    .RSTA(),
    .REGCEA(),
    .WEA(),
    .DINA(),
    .CLKB(),
    .RSTB(),
    .ENB(),
    .REGCEB(),
    .WEB(),
    .ADDRB(),
    .DINB(),
    .DOUTB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file bmg_72_b297e10d233cb875.v when simulating
// the core, bmg_72_b297e10d233cb875. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module bmg_72_b297e10d233cb875(
  clka,
  ena,
  addra,
  douta
);

input clka;
input ena;
input [8 : 0] addra;
output [49 : 0] douta;

// synthesis translate_off

  BLK_MEM_GEN_V7_2 #(
    .C_ADDRA_WIDTH(9),
    .C_ADDRB_WIDTH(9),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(0),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("kintex7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(1),
    .C_HAS_ENB(0),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(1),
    .C_HAS_MEM_OUTPUT_REGS_B(0),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE_NAME("bmg_72_b297e10d233cb875.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(3),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(512),
    .C_READ_DEPTH_B(512),
    .C_READ_WIDTH_A(50),
    .C_READ_WIDTH_B(50),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(512),
    .C_WRITE_DEPTH_B(512),
    .C_WRITE_MODE_A("WRITE_FIRST"),
    .C_WRITE_MODE_B("WRITE_FIRST"),
    .C_WRITE_WIDTH_A(50),
    .C_WRITE_WIDTH_B(50),
    .C_XDEVICEFAMILY("kintex7")
  )
  inst (
    .CLKA(clka),
    .ENA(ena),
    .ADDRA(addra),
    .DOUTA(douta),
    .RSTA(),
    .REGCEA(),
    .WEA(),
    .DINA(),
    .CLKB(),
    .RSTB(),
    .ENB(),
    .REGCEB(),
    .WEB(),
    .ADDRB(),
    .DINB(),
    .DOUTB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file bmg_72_c0e7027c8d56f068.v when simulating
// the core, bmg_72_c0e7027c8d56f068. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module bmg_72_c0e7027c8d56f068(
  clka,
  ena,
  addra,
  douta
);

input clka;
input ena;
input [9 : 0] addra;
output [17 : 0] douta;

// synthesis translate_off

  BLK_MEM_GEN_V7_2 #(
    .C_ADDRA_WIDTH(10),
    .C_ADDRB_WIDTH(10),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(0),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("kintex7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(1),
    .C_HAS_ENB(0),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(1),
    .C_HAS_MEM_OUTPUT_REGS_B(0),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE_NAME("bmg_72_c0e7027c8d56f068.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(3),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(1024),
    .C_READ_DEPTH_B(1024),
    .C_READ_WIDTH_A(18),
    .C_READ_WIDTH_B(18),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(1024),
    .C_WRITE_DEPTH_B(1024),
    .C_WRITE_MODE_A("WRITE_FIRST"),
    .C_WRITE_MODE_B("WRITE_FIRST"),
    .C_WRITE_WIDTH_A(18),
    .C_WRITE_WIDTH_B(18),
    .C_XDEVICEFAMILY("kintex7")
  )
  inst (
    .CLKA(clka),
    .ENA(ena),
    .ADDRA(addra),
    .DOUTA(douta),
    .RSTA(),
    .REGCEA(),
    .WEA(),
    .DINA(),
    .CLKB(),
    .RSTB(),
    .ENB(),
    .REGCEB(),
    .WEB(),
    .ADDRB(),
    .DINB(),
    .DOUTB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file bmg_72_e18a8bcda58a41cd.v when simulating
// the core, bmg_72_e18a8bcda58a41cd. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module bmg_72_e18a8bcda58a41cd(
  clka,
  ena,
  addra,
  douta
);

input clka;
input ena;
input [8 : 0] addra;
output [51 : 0] douta;

// synthesis translate_off

  BLK_MEM_GEN_V7_2 #(
    .C_ADDRA_WIDTH(9),
    .C_ADDRB_WIDTH(9),
    .C_ALGORITHM(1),
    .C_AXI_ID_WIDTH(4),
    .C_AXI_SLAVE_TYPE(0),
    .C_AXI_TYPE(1),
    .C_BYTE_SIZE(9),
    .C_COMMON_CLK(0),
    .C_DEFAULT_DATA("0"),
    .C_DISABLE_WARN_BHV_COLL(0),
    .C_DISABLE_WARN_BHV_RANGE(0),
    .C_ENABLE_32BIT_ADDRESS(0),
    .C_FAMILY("kintex7"),
    .C_HAS_AXI_ID(0),
    .C_HAS_ENA(1),
    .C_HAS_ENB(0),
    .C_HAS_INJECTERR(0),
    .C_HAS_MEM_OUTPUT_REGS_A(1),
    .C_HAS_MEM_OUTPUT_REGS_B(0),
    .C_HAS_MUX_OUTPUT_REGS_A(0),
    .C_HAS_MUX_OUTPUT_REGS_B(0),
    .C_HAS_REGCEA(0),
    .C_HAS_REGCEB(0),
    .C_HAS_RSTA(0),
    .C_HAS_RSTB(0),
    .C_HAS_SOFTECC_INPUT_REGS_A(0),
    .C_HAS_SOFTECC_OUTPUT_REGS_B(0),
    .C_INIT_FILE_NAME("bmg_72_e18a8bcda58a41cd.mif"),
    .C_INITA_VAL("0"),
    .C_INITB_VAL("0"),
    .C_INTERFACE_TYPE(0),
    .C_LOAD_INIT_FILE(1),
    .C_MEM_TYPE(3),
    .C_MUX_PIPELINE_STAGES(0),
    .C_PRIM_TYPE(1),
    .C_READ_DEPTH_A(512),
    .C_READ_DEPTH_B(512),
    .C_READ_WIDTH_A(52),
    .C_READ_WIDTH_B(52),
    .C_RST_PRIORITY_A("CE"),
    .C_RST_PRIORITY_B("CE"),
    .C_RST_TYPE("SYNC"),
    .C_RSTRAM_A(0),
    .C_RSTRAM_B(0),
    .C_SIM_COLLISION_CHECK("ALL"),
    .C_USE_BYTE_WEA(0),
    .C_USE_BYTE_WEB(0),
    .C_USE_DEFAULT_DATA(0),
    .C_USE_ECC(0),
    .C_USE_SOFTECC(0),
    .C_WEA_WIDTH(1),
    .C_WEB_WIDTH(1),
    .C_WRITE_DEPTH_A(512),
    .C_WRITE_DEPTH_B(512),
    .C_WRITE_MODE_A("WRITE_FIRST"),
    .C_WRITE_MODE_B("WRITE_FIRST"),
    .C_WRITE_WIDTH_A(52),
    .C_WRITE_WIDTH_B(52),
    .C_XDEVICEFAMILY("kintex7")
  )
  inst (
    .CLKA(clka),
    .ENA(ena),
    .ADDRA(addra),
    .DOUTA(douta),
    .RSTA(),
    .REGCEA(),
    .WEA(),
    .DINA(),
    .CLKB(),
    .RSTB(),
    .ENB(),
    .REGCEB(),
    .WEB(),
    .ADDRB(),
    .DINB(),
    .DOUTB(),
    .INJECTSBITERR(),
    .INJECTDBITERR(),
    .SBITERR(),
    .DBITERR(),
    .RDADDRECC(),
    .S_ACLK(),
    .S_ARESETN(),
    .S_AXI_AWID(),
    .S_AXI_AWADDR(),
    .S_AXI_AWLEN(),
    .S_AXI_AWSIZE(),
    .S_AXI_AWBURST(),
    .S_AXI_AWVALID(),
    .S_AXI_AWREADY(),
    .S_AXI_WDATA(),
    .S_AXI_WSTRB(),
    .S_AXI_WLAST(),
    .S_AXI_WVALID(),
    .S_AXI_WREADY(),
    .S_AXI_BID(),
    .S_AXI_BRESP(),
    .S_AXI_BVALID(),
    .S_AXI_BREADY(),
    .S_AXI_ARID(),
    .S_AXI_ARADDR(),
    .S_AXI_ARLEN(),
    .S_AXI_ARSIZE(),
    .S_AXI_ARBURST(),
    .S_AXI_ARVALID(),
    .S_AXI_ARREADY(),
    .S_AXI_RID(),
    .S_AXI_RDATA(),
    .S_AXI_RRESP(),
    .S_AXI_RLAST(),
    .S_AXI_RVALID(),
    .S_AXI_RREADY(),
    .S_AXI_INJECTSBITERR(),
    .S_AXI_INJECTDBITERR(),
    .S_AXI_SBITERR(),
    .S_AXI_DBITERR(),
    .S_AXI_RDADDRECC()
  );

// synthesis translate_on

endmodule
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: cntr_11_0_6da79292a37693ee.v
// /___/   /\     Timestamp: Wed Apr 24 13:56:33 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_6da79292a37693ee.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_6da79292a37693ee.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_6da79292a37693ee.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_6da79292a37693ee.v
// # of Modules	: 1
// Design Name	: cntr_11_0_6da79292a37693ee
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module cntr_11_0_6da79292a37693ee (
  clk, ce, sinit, q
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input sinit;
  output [2 : 0] q;
  
  // synthesis translate_off
  
  wire \blk00000001/sig0000000f ;
  wire \blk00000001/sig0000000e ;
  wire \blk00000001/sig0000000d ;
  wire \blk00000001/sig0000000c ;
  wire \blk00000001/sig0000000b ;
  wire \blk00000001/sig0000000a ;
  wire \blk00000001/sig00000009 ;
  wire \blk00000001/sig00000008 ;
  wire \blk00000001/sig00000007 ;
  wire [2 : 0] NlwRenamedSig_OI_q;
  assign
    q[2] = NlwRenamedSig_OI_q[2],
    q[1] = NlwRenamedSig_OI_q[1],
    q[0] = NlwRenamedSig_OI_q[0];
  INV   \blk00000001/blk0000000d  (
    .I(NlwRenamedSig_OI_q[0]),
    .O(\blk00000001/sig0000000e )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \blk00000001/blk0000000c  (
    .I0(NlwRenamedSig_OI_q[1]),
    .O(\blk00000001/sig0000000f )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000000b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000009 ),
    .R(sinit),
    .Q(NlwRenamedSig_OI_q[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000000a  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000000a ),
    .R(sinit),
    .Q(NlwRenamedSig_OI_q[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000009  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000000b ),
    .R(sinit),
    .Q(NlwRenamedSig_OI_q[2])
  );
  MUXCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig00000008 ),
    .DI(\blk00000001/sig00000007 ),
    .S(\blk00000001/sig0000000e ),
    .O(\blk00000001/sig0000000d )
  );
  XORCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000008 ),
    .LI(\blk00000001/sig0000000e ),
    .O(\blk00000001/sig00000009 )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig0000000c ),
    .LI(NlwRenamedSig_OI_q[2]),
    .O(\blk00000001/sig0000000b )
  );
  MUXCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000000d ),
    .DI(\blk00000001/sig00000008 ),
    .S(\blk00000001/sig0000000f ),
    .O(\blk00000001/sig0000000c )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000000d ),
    .LI(\blk00000001/sig0000000f ),
    .O(\blk00000001/sig0000000a )
  );
  GND   \blk00000001/blk00000003  (
    .G(\blk00000001/sig00000008 )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig00000007 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: cntr_11_0_76451075d188e63f.v
// /___/   /\     Timestamp: Wed Apr 24 13:57:30 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_76451075d188e63f.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_76451075d188e63f.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_76451075d188e63f.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_76451075d188e63f.v
// # of Modules	: 1
// Design Name	: cntr_11_0_76451075d188e63f
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module cntr_11_0_76451075d188e63f (
  clk, ce, sinit, q
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input sinit;
  output [1 : 0] q;
  
  // synthesis translate_off
  
  wire \blk00000001/sig0000000b ;
  wire \blk00000001/sig0000000a ;
  wire \blk00000001/sig00000009 ;
  wire \blk00000001/sig00000008 ;
  wire \blk00000001/sig00000007 ;
  wire \blk00000001/sig00000006 ;
  wire [1 : 0] NlwRenamedSig_OI_q;
  assign
    q[1] = NlwRenamedSig_OI_q[1],
    q[0] = NlwRenamedSig_OI_q[0];
  INV   \blk00000001/blk00000009  (
    .I(NlwRenamedSig_OI_q[0]),
    .O(\blk00000001/sig0000000b )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000008  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000008 ),
    .R(sinit),
    .Q(NlwRenamedSig_OI_q[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk00000007  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig00000009 ),
    .R(sinit),
    .Q(NlwRenamedSig_OI_q[1])
  );
  MUXCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000007 ),
    .DI(\blk00000001/sig00000006 ),
    .S(\blk00000001/sig0000000b ),
    .O(\blk00000001/sig0000000a )
  );
  XORCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig00000007 ),
    .LI(\blk00000001/sig0000000b ),
    .O(\blk00000001/sig00000008 )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000000a ),
    .LI(NlwRenamedSig_OI_q[1]),
    .O(\blk00000001/sig00000009 )
  );
  GND   \blk00000001/blk00000003  (
    .G(\blk00000001/sig00000007 )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig00000006 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.58f
//  \   \         Application: netgen
//  /   /         Filename: cntr_11_0_7a9f00e1c86c8fba.v
// /___/   /\     Timestamp: Wed Apr 24 13:58:25 2013
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -w -sim -ofmt verilog C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_7a9f00e1c86c8fba.ngc C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_7a9f00e1c86c8fba.v 
// Device	: 7k160tffg676-2
// Input file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_7a9f00e1c86c8fba.ngc
// Output file	: C:/Users/laurengao.COMTECH/AppData/Local/Temp/sysgentmp-laurengao/cg_wk/cac8229c4e901867a/tmp/_cg/cntr_11_0_7a9f00e1c86c8fba.v
// # of Modules	: 1
// Design Name	: cntr_11_0_7a9f00e1c86c8fba
// Xilinx        : d:\xilinx\14.5\ise_ds\ise\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module cntr_11_0_7a9f00e1c86c8fba (
  clk, ce, sinit, q
)/* synthesis syn_black_box syn_noprune=1 */;
  input clk;
  input ce;
  input sinit;
  output [3 : 0] q;
  
  // synthesis translate_off
  
  wire \blk00000001/sig00000013 ;
  wire \blk00000001/sig00000012 ;
  wire \blk00000001/sig00000011 ;
  wire \blk00000001/sig00000010 ;
  wire \blk00000001/sig0000000f ;
  wire \blk00000001/sig0000000e ;
  wire \blk00000001/sig0000000d ;
  wire \blk00000001/sig0000000c ;
  wire \blk00000001/sig0000000b ;
  wire \blk00000001/sig0000000a ;
  wire \blk00000001/sig00000009 ;
  wire \blk00000001/sig00000008 ;
  wire [3 : 0] NlwRenamedSig_OI_q;
  assign
    q[3] = NlwRenamedSig_OI_q[3],
    q[2] = NlwRenamedSig_OI_q[2],
    q[1] = NlwRenamedSig_OI_q[1],
    q[0] = NlwRenamedSig_OI_q[0];
  INV   \blk00000001/blk00000011  (
    .I(NlwRenamedSig_OI_q[0]),
    .O(\blk00000001/sig00000011 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \blk00000001/blk00000010  (
    .I0(NlwRenamedSig_OI_q[1]),
    .O(\blk00000001/sig00000013 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \blk00000001/blk0000000f  (
    .I0(NlwRenamedSig_OI_q[2]),
    .O(\blk00000001/sig00000012 )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000000e  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000000a ),
    .R(sinit),
    .Q(NlwRenamedSig_OI_q[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000000d  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000000b ),
    .R(sinit),
    .Q(NlwRenamedSig_OI_q[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000000c  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000000c ),
    .R(sinit),
    .Q(NlwRenamedSig_OI_q[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \blk00000001/blk0000000b  (
    .C(clk),
    .CE(ce),
    .D(\blk00000001/sig0000000d ),
    .R(sinit),
    .Q(NlwRenamedSig_OI_q[3])
  );
  MUXCY   \blk00000001/blk0000000a  (
    .CI(\blk00000001/sig00000009 ),
    .DI(\blk00000001/sig00000008 ),
    .S(\blk00000001/sig00000011 ),
    .O(\blk00000001/sig00000010 )
  );
  XORCY   \blk00000001/blk00000009  (
    .CI(\blk00000001/sig00000009 ),
    .LI(\blk00000001/sig00000011 ),
    .O(\blk00000001/sig0000000a )
  );
  XORCY   \blk00000001/blk00000008  (
    .CI(\blk00000001/sig0000000e ),
    .LI(NlwRenamedSig_OI_q[3]),
    .O(\blk00000001/sig0000000d )
  );
  MUXCY   \blk00000001/blk00000007  (
    .CI(\blk00000001/sig00000010 ),
    .DI(\blk00000001/sig00000009 ),
    .S(\blk00000001/sig00000013 ),
    .O(\blk00000001/sig0000000f )
  );
  XORCY   \blk00000001/blk00000006  (
    .CI(\blk00000001/sig00000010 ),
    .LI(\blk00000001/sig00000013 ),
    .O(\blk00000001/sig0000000b )
  );
  MUXCY   \blk00000001/blk00000005  (
    .CI(\blk00000001/sig0000000f ),
    .DI(\blk00000001/sig00000009 ),
    .S(\blk00000001/sig00000012 ),
    .O(\blk00000001/sig0000000e )
  );
  XORCY   \blk00000001/blk00000004  (
    .CI(\blk00000001/sig0000000f ),
    .LI(\blk00000001/sig00000012 ),
    .O(\blk00000001/sig0000000c )
  );
  GND   \blk00000001/blk00000003  (
    .G(\blk00000001/sig00000009 )
  );
  VCC   \blk00000001/blk00000002  (
    .P(\blk00000001/sig00000008 )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

// synthesis translate_on
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_1c9994abe91d1da0.v when simulating
// the core, dmg_72_1c9994abe91d1da0. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_1c9994abe91d1da0(
  a,
  d,
  dpra,
  clk,
  we,
  spo,
  dpo
);

input [3 : 0] a;
input [31 : 0] d;
input [3 : 0] dpra;
input clk;
input we;
output [31 : 0] spo;
output [31 : 0] dpo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(4),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(16),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(1),
    .C_HAS_DPO(1),
    .C_HAS_DPRA(1),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(0),
    .C_HAS_QSPO_CE(0),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(1),
    .C_HAS_SPRA(0),
    .C_HAS_WE(1),
    .C_MEM_INIT_FILE("dmg_72_1c9994abe91d1da0.mif"),
    .C_MEM_TYPE(2),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(32)
  )
  inst (
    .A(a),
    .D(d),
    .DPRA(dpra),
    .CLK(clk),
    .WE(we),
    .SPO(spo),
    .DPO(dpo),
    .SPRA(),
    .I_CE(),
    .QSPO_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .QSPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_2828f053f6c73e1f.v when simulating
// the core, dmg_72_2828f053f6c73e1f. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_2828f053f6c73e1f(
  a,
  clk,
  qspo_ce,
  qspo
);

input [6 : 0] a;
input clk;
input qspo_ce;
output [16 : 0] qspo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(7),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(128),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(0),
    .C_HAS_DPO(0),
    .C_HAS_DPRA(0),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(1),
    .C_HAS_QSPO_CE(1),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(0),
    .C_HAS_SPRA(0),
    .C_HAS_WE(0),
    .C_MEM_INIT_FILE("dmg_72_2828f053f6c73e1f.mif"),
    .C_MEM_TYPE(0),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(17)
  )
  inst (
    .A(a),
    .CLK(clk),
    .QSPO_CE(qspo_ce),
    .QSPO(qspo),
    .D(),
    .DPRA(),
    .SPRA(),
    .WE(),
    .I_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .SPO(),
    .DPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_53c8fda674a6c63d.v when simulating
// the core, dmg_72_53c8fda674a6c63d. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_53c8fda674a6c63d(
  a,
  clk,
  qspo_ce,
  qspo
);

input [6 : 0] a;
input clk;
input qspo_ce;
output [22 : 0] qspo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(7),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(128),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(0),
    .C_HAS_DPO(0),
    .C_HAS_DPRA(0),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(1),
    .C_HAS_QSPO_CE(1),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(0),
    .C_HAS_SPRA(0),
    .C_HAS_WE(0),
    .C_MEM_INIT_FILE("dmg_72_53c8fda674a6c63d.mif"),
    .C_MEM_TYPE(0),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(23)
  )
  inst (
    .A(a),
    .CLK(clk),
    .QSPO_CE(qspo_ce),
    .QSPO(qspo),
    .D(),
    .DPRA(),
    .SPRA(),
    .WE(),
    .I_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .SPO(),
    .DPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_85ef246b9b71061d.v when simulating
// the core, dmg_72_85ef246b9b71061d. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_85ef246b9b71061d(
  a,
  clk,
  qspo_ce,
  qspo
);

input [3 : 0] a;
input clk;
input qspo_ce;
output [3 : 0] qspo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(4),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(16),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(0),
    .C_HAS_DPO(0),
    .C_HAS_DPRA(0),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(1),
    .C_HAS_QSPO_CE(1),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(0),
    .C_HAS_SPRA(0),
    .C_HAS_WE(0),
    .C_MEM_INIT_FILE("dmg_72_85ef246b9b71061d.mif"),
    .C_MEM_TYPE(0),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(4)
  )
  inst (
    .A(a),
    .CLK(clk),
    .QSPO_CE(qspo_ce),
    .QSPO(qspo),
    .D(),
    .DPRA(),
    .SPRA(),
    .WE(),
    .I_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .SPO(),
    .DPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_903d17a1900ee539.v when simulating
// the core, dmg_72_903d17a1900ee539. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_903d17a1900ee539(
  a,
  d,
  dpra,
  clk,
  we,
  spo,
  dpo
);

input [3 : 0] a;
input [31 : 0] d;
input [3 : 0] dpra;
input clk;
input we;
output [31 : 0] spo;
output [31 : 0] dpo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(4),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(16),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(1),
    .C_HAS_DPO(1),
    .C_HAS_DPRA(1),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(0),
    .C_HAS_QSPO_CE(0),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(1),
    .C_HAS_SPRA(0),
    .C_HAS_WE(1),
    .C_MEM_INIT_FILE("dmg_72_903d17a1900ee539.mif"),
    .C_MEM_TYPE(2),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(32)
  )
  inst (
    .A(a),
    .D(d),
    .DPRA(dpra),
    .CLK(clk),
    .WE(we),
    .SPO(spo),
    .DPO(dpo),
    .SPRA(),
    .I_CE(),
    .QSPO_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .QSPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_9651f078ad2c9f1b.v when simulating
// the core, dmg_72_9651f078ad2c9f1b. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_9651f078ad2c9f1b(
  a,
  clk,
  qspo_ce,
  qspo
);

input [6 : 0] a;
input clk;
input qspo_ce;
output [28 : 0] qspo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(7),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(128),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(0),
    .C_HAS_DPO(0),
    .C_HAS_DPRA(0),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(1),
    .C_HAS_QSPO_CE(1),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(0),
    .C_HAS_SPRA(0),
    .C_HAS_WE(0),
    .C_MEM_INIT_FILE("dmg_72_9651f078ad2c9f1b.mif"),
    .C_MEM_TYPE(0),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(29)
  )
  inst (
    .A(a),
    .CLK(clk),
    .QSPO_CE(qspo_ce),
    .QSPO(qspo),
    .D(),
    .DPRA(),
    .SPRA(),
    .WE(),
    .I_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .SPO(),
    .DPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_9ec52875c6eb4958.v when simulating
// the core, dmg_72_9ec52875c6eb4958. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_9ec52875c6eb4958(
  a,
  clk,
  qspo_ce,
  qspo
);

input [3 : 0] a;
input clk;
input qspo_ce;
output [2 : 0] qspo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(4),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(16),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(0),
    .C_HAS_DPO(0),
    .C_HAS_DPRA(0),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(1),
    .C_HAS_QSPO_CE(1),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(0),
    .C_HAS_SPRA(0),
    .C_HAS_WE(0),
    .C_MEM_INIT_FILE("dmg_72_9ec52875c6eb4958.mif"),
    .C_MEM_TYPE(0),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(3)
  )
  inst (
    .A(a),
    .CLK(clk),
    .QSPO_CE(qspo_ce),
    .QSPO(qspo),
    .D(),
    .DPRA(),
    .SPRA(),
    .WE(),
    .I_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .SPO(),
    .DPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_b01799b9bf71bdc0.v when simulating
// the core, dmg_72_b01799b9bf71bdc0. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_b01799b9bf71bdc0(
  a,
  clk,
  qspo_ce,
  qspo
);

input [5 : 0] a;
input clk;
input qspo_ce;
output [11 : 0] qspo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(6),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(64),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(0),
    .C_HAS_DPO(0),
    .C_HAS_DPRA(0),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(1),
    .C_HAS_QSPO_CE(1),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(0),
    .C_HAS_SPRA(0),
    .C_HAS_WE(0),
    .C_MEM_INIT_FILE("dmg_72_b01799b9bf71bdc0.mif"),
    .C_MEM_TYPE(0),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(12)
  )
  inst (
    .A(a),
    .CLK(clk),
    .QSPO_CE(qspo_ce),
    .QSPO(qspo),
    .D(),
    .DPRA(),
    .SPRA(),
    .WE(),
    .I_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .SPO(),
    .DPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_e9661fc0e9eb3e90.v when simulating
// the core, dmg_72_e9661fc0e9eb3e90. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_e9661fc0e9eb3e90(
  a,
  clk,
  qspo_ce,
  qspo
);

input [6 : 0] a;
input clk;
input qspo_ce;
output [24 : 0] qspo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(7),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(128),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(0),
    .C_HAS_DPO(0),
    .C_HAS_DPRA(0),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(1),
    .C_HAS_QSPO_CE(1),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(0),
    .C_HAS_SPRA(0),
    .C_HAS_WE(0),
    .C_MEM_INIT_FILE("dmg_72_e9661fc0e9eb3e90.mif"),
    .C_MEM_TYPE(0),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(25)
  )
  inst (
    .A(a),
    .CLK(clk),
    .QSPO_CE(qspo_ce),
    .QSPO(qspo),
    .D(),
    .DPRA(),
    .SPRA(),
    .WE(),
    .I_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .SPO(),
    .DPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule
/*******************************************************************************
*     This file is owned and controlled by Xilinx and must be used solely      *
*     for design, simulation, implementation and creation of design files      *
*     limited to Xilinx devices or technologies. Use with non-Xilinx           *
*     devices or technologies is expressly prohibited and immediately          *
*     terminates your license.                                                 *
*                                                                              *
*     XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" SOLELY     *
*     FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR XILINX DEVICES.  BY     *
*     PROVIDING THIS DESIGN, CODE, OR INFORMATION AS ONE POSSIBLE              *
*     IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD, XILINX IS       *
*     MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE FROM ANY       *
*     CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR OBTAINING ANY        *
*     RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.  XILINX EXPRESSLY        *
*     DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE    *
*     IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR           *
*     REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF          *
*     INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A    *
*     PARTICULAR PURPOSE.                                                      *
*                                                                              *
*     Xilinx products are not intended for use in life support appliances,     *
*     devices, or systems.  Use in such applications are expressly             *
*     prohibited.                                                              *
*                                                                              *
*     (c) Copyright 1995-2013 Xilinx, Inc.                                     *
*     All rights reserved.                                                     *
*******************************************************************************/
// You must compile the wrapper file dmg_72_f25cd80cb6ee82df.v when simulating
// the core, dmg_72_f25cd80cb6ee82df. When compiling the wrapper file, be sure to
// reference the XilinxCoreLib Verilog simulation library. For detailed
// instructions, please refer to the "CORE Generator Help".

// The synthesis directives "translate_off/translate_on" specified below are
// supported by Xilinx, Mentor Graphics and Synplicity synthesis
// tools. Ensure they are correct for your synthesis tool(s).

`timescale 1ns/1ps

module dmg_72_f25cd80cb6ee82df(
  a,
  clk,
  qspo_ce,
  qspo
);

input [6 : 0] a;
input clk;
input qspo_ce;
output [11 : 0] qspo;

// synthesis translate_off

  DIST_MEM_GEN_V7_2 #(
    .C_ADDR_WIDTH(7),
    .C_DEFAULT_DATA("0"),
    .C_DEPTH(128),
    .C_FAMILY("kintex7"),
    .C_HAS_CLK(1),
    .C_HAS_D(0),
    .C_HAS_DPO(0),
    .C_HAS_DPRA(0),
    .C_HAS_I_CE(0),
    .C_HAS_QDPO(0),
    .C_HAS_QDPO_CE(0),
    .C_HAS_QDPO_CLK(0),
    .C_HAS_QDPO_RST(0),
    .C_HAS_QDPO_SRST(0),
    .C_HAS_QSPO(1),
    .C_HAS_QSPO_CE(1),
    .C_HAS_QSPO_RST(0),
    .C_HAS_QSPO_SRST(0),
    .C_HAS_SPO(0),
    .C_HAS_SPRA(0),
    .C_HAS_WE(0),
    .C_MEM_INIT_FILE("dmg_72_f25cd80cb6ee82df.mif"),
    .C_MEM_TYPE(0),
    .C_PARSER_TYPE(1),
    .C_PIPELINE_STAGES(0),
    .C_QCE_JOINED(0),
    .C_QUALIFY_WE(0),
    .C_READ_MIF(1),
    .C_REG_A_D_INPUTS(0),
    .C_REG_DPRA_INPUT(0),
    .C_SYNC_ENABLE(1),
    .C_WIDTH(12)
  )
  inst (
    .A(a),
    .CLK(clk),
    .QSPO_CE(qspo_ce),
    .QSPO(qspo),
    .D(),
    .DPRA(),
    .SPRA(),
    .WE(),
    .I_CE(),
    .QDPO_CE(),
    .QDPO_CLK(),
    .QSPO_RST(),
    .QDPO_RST(),
    .QSPO_SRST(),
    .QDPO_SRST(),
    .SPO(),
    .DPO(),
    .QDPO()
  );

// synthesis translate_on

endmodule

//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
// synopsys translate_off
`ifndef simulating
  `define simulating 1
`endif
// synopsys translate_on
`ifndef simulating
  `define simulating 0
`endif
`ifndef xlUnsigned
 `define xlUnsigned 1
`endif
`ifndef xlSigned
 `define xlSigned 2
`endif
`ifndef xlFloat
 `define xlFloat 3
`endif
`ifndef xlWrap
 `define xlWrap 1
`endif
`ifndef xlSaturate
 `define xlSaturate 2
`endif
`ifndef xlTruncate
 `define xlTruncate 1
`endif
`ifndef xlRound
 `define xlRound 2
`endif
`ifndef xlRoundBanker
 `define xlRoundBanker 3
`endif
`ifndef xlAddMode
 `define xlAddMode 1
`endif
`ifndef xlSubMode
 `define xlSubMode 2
`endif
`ifndef xlConvPkgIncluded
 `define xlConvPkgIncluded 1
`endif

//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
`timescale 1 ns / 10 ps
module srl17e (clk, ce, d, q);
    parameter width = 16;
    parameter latency = 8;
    input clk, ce;
    input [width-1:0] d;
    output [width-1:0] q;
    parameter signed [5:0] a = latency - 2;
    wire[width - 1:0] #0.2 d_delayed;
    wire[width - 1:0] srl16_out;
    genvar i;
    assign d_delayed = d ;
    generate
      for(i=0; i<width; i=i+1)
      begin:reg_array
            if (latency > 1)
                begin: has_2_latency
                 SRL16E u1 (.CLK(clk), .D(d_delayed[i]), .Q(srl16_out[i]), .CE(ce), .A0(a[0]), .A1(a[1]), .A2(a[2]), .A3(a[3]));
                end
            if (latency <= 1)
                begin: has_1_latency
                 assign srl16_out[i] = d_delayed[i];
                end
            if (latency != 0)
                begin: has_latency
                 FDE u2 (.C(clk), .D(srl16_out[i]), .Q(q[i]), .CE(ce));
                end
            if (latency == 0)
                begin:has_0_latency
                 assign q[i] = srl16_out[i];
                end
        end
    endgenerate
endmodule
module synth_reg (i, ce, clr, clk, o);
   parameter width  = 8;
   parameter latency  = 1;
   input[width - 1:0] i;
   input ce,clr,clk;
   output[width - 1:0] o;
   parameter complete_num_srl17es = latency/17;
   parameter remaining_latency = latency%17;
   parameter temp_num_srl17es = (latency/17) + ((latency%17)?1:0);
   parameter num_srl17es = temp_num_srl17es ? temp_num_srl17es : 1;
   wire [width - 1:0] z [0:num_srl17es-1];
   genvar t;
    generate
      if (latency <= 17)
          begin:has_only_1
              srl17e #(width, latency) srl17e_array0(.clk(clk), .ce(ce), .d(i), .q(o));
          end
     endgenerate
    generate
     if (latency > 17)
        begin:has_1
             assign o = z[num_srl17es-1];
             srl17e #(width, 17) srl17e_array0(.clk(clk), .ce(ce), .d(i), .q(z[0]));
        end
   endgenerate
   generate
      if (latency > 17)
          begin:more_than_1
              for (t=1; t < complete_num_srl17es; t=t+1)
                begin:left_complete_ones
                   srl17e #(width, 17) srl17e_array(.clk(clk), .ce(ce), .d(z[t-1]), .q(z[t]));
                end
          end
   endgenerate
   generate
     if ((remaining_latency > 0) && (latency>17))
          begin:remaining_ones
             srl17e #(width, (latency%17)) last_srl17e (.clk(clk), .ce(ce), .d(z[num_srl17es-2]), .q(z[num_srl17es-1]));
          end
   endgenerate
endmodule
module synth_reg_reg (i, ce, clr, clk, o);
   parameter width  = 8;
   parameter latency  = 1;
   input[width - 1:0] i;
   input ce, clr, clk;
   output[width - 1:0] o;
   wire[width - 1:0] o;
   genvar idx;
   reg[width - 1:0] reg_bank [latency:0];
   integer j;
   initial
     begin
        for (j=0; j < latency+1; j=j+1)
          begin
             reg_bank[j] = {width{1'b0}};
          end
     end

   generate
     if (latency == 0)
        begin:has_0_latency
         assign o = i;
       end
   endgenerate

   always @(i)
        begin
             reg_bank[0] = i;
         end
   generate
     if (latency > 0)
        begin:more_than_1
            assign o = reg_bank[latency];
         for (idx=0; idx < latency; idx=idx+1) begin:sync_loop
            always @(posedge clk)
                begin
                 if(clr)
                    begin
                      for (j=0; j < latency+1; j=j+1)
                        begin
                          reg_bank[j] = {width{1'b0}};
                       end
                    end
                 else if (ce)
                    begin
                        reg_bank[idx+1] <= reg_bank[idx] ;
                    end
               end
        end
      end
   endgenerate
endmodule

//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
`timescale 1 ns / 10 ps
module synth_reg_w_init (i, ce, clr, clk, o);
   parameter width  = 8;
   parameter init_index  = 0;
   parameter [width-1 : 0] init_value  = 'b0000;
   parameter latency  = 1;

   input[width - 1:0] i;
   input ce, clr, clk;
   output[width - 1:0] o;
   wire[(latency + 1) * width - 1:0] dly_i;
   wire #0.2 dly_clr;
   genvar index;

   generate
     if (latency == 0)
        begin:has_0_latency
         assign o = i;
        end
     else
        begin:has_latency
         assign dly_i[(latency + 1) * width - 1:latency * width] = i ;
         assign dly_clr = clr ;
         for (index=1; index<=latency; index=index+1)
           begin:fd_array
// synopsys translate_off
             defparam reg_comp_1.width = width;
             defparam reg_comp_1.init_index = init_index;
             defparam reg_comp_1.init_value = init_value;
// synopsys translate_on
             single_reg_w_init #(width, init_index, init_value)
               reg_comp_1(.clk(clk),
                          .i(dly_i[(index + 1)*width-1:index*width]),
                          .o(dly_i[index * width - 1:(index - 1) * width]),
                          .ce(ce),
                          .clr(dly_clr));
             end
        assign o = dly_i[width-1:0];
       end
   endgenerate
endmodule
module single_reg_w_init (i, ce, clr, clk, o);
   parameter width  = 8;
   parameter init_index  = 0;
   parameter [width-1 : 0] init_value  = 8'b00000000;
   input[width - 1:0] i;
   input ce;
   input clr;
   input clk;
   output[width - 1:0] o;
   parameter [0:0] init_index_val = (init_index ==  1) ? 1'b1 : 1'b0;
   parameter [width-1:0] result = (width > 1) ? { {(width-1){1'b0}}, init_index_val } : init_index_val;
   parameter [width-1:0] init_const = (init_index > 1) ? init_value : result;
   wire[width - 1:0] o;
   genvar index;

   generate
     for (index=0;index < width; index=index+1) begin:fd_prim_array
          if (init_const[index] == 0)
            begin:rst_comp
              FDRE fdre_comp(.C(clk),
                             .D(i[index]),
                             .Q(o[index]),
                             .CE(ce),
                             .R(clr));
            end
          else
            begin:set_comp
             FDSE fdse_comp(.C(clk),
                            .D(i[index]),
                            .Q(o[index]),
                            .CE(ce),
                            .S(clr));
            end
    end
   endgenerate
endmodule

//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
`ifndef xlConvPkgIncluded
`include "conv_pkg.v"
`endif
`ifndef xlConvertType
 `define xlConvertType
 `timescale 1 ns / 10 ps
module cast (inp, res);
    parameter signed [31:0] old_width = 4;
    parameter signed [31:0] old_bin_pt = 1;
    parameter signed [31:0] new_width = 4;
    parameter signed [31:0] new_bin_pt = 1;
    parameter signed [31:0] new_arith = `xlSigned;
    input [old_width - 1 : 0] inp;
    output [new_width - 1 : 0] res;

   parameter signed [31:0] right_of_dp = new_bin_pt - old_bin_pt;
    wire [new_width-1:0] result;
   genvar i;
   assign res = result;
   generate
      for (i = 0; i<new_width;  i = i+1)
        begin:cast_loop
           if ((i-right_of_dp) > old_width - 1)
             begin:u0
                if (new_arith == `xlUnsigned)
                  begin:u1
                     assign result[i] = 1'b0;
                  end
                if (new_arith == `xlSigned)
                  begin:u2
                     assign result[i] = inp[old_width-1];
                  end
             end
           else if ((i-right_of_dp) >= 0)
             begin:u3
                assign result[i] = inp[i-right_of_dp];
             end
           else
             begin:u4
                assign result[i] = 1'b0;
             end
        end
      endgenerate

endmodule
module shift_division_result (quotient, fraction, res);
    parameter signed [31:0] q_width = 16;
    parameter signed [31:0] f_width = 16;
    parameter signed [31:0] fraction_width = 8;
    parameter signed [31:0] shift_value = 8;
    parameter signed [31:0] shift_dir = 0;
    parameter signed [31:0] vec_MSB = q_width + f_width - 1;
    parameter signed [31:0] result_MSB = q_width + fraction_width - 1;
    parameter signed [31:0] result_LSB = vec_MSB - result_MSB;
    input [q_width - 1 : 0] quotient;
    input [f_width - 1 : 0] fraction;
    output [result_MSB : 0] res;

    wire [vec_MSB:0] vec;
    wire [vec_MSB:0] temp;
   genvar i;
   assign res = vec[vec_MSB:result_LSB];
   assign temp = { quotient, fraction };
   generate
      if (shift_dir == 1)
      begin:left_shift_loop
         for (i = vec_MSB; i>=0;  i = i-1)
         begin:u0
            if (i < shift_value)
            begin:u1
               assign vec[i] = 1'b0;
            end
            else
            begin:u2
               assign vec[i] = temp[i-shift_value];
             end
         end
      end
      else
      begin:right_shift_loop
         for (i = 0; i <= vec_MSB; i = i+1)
         begin:u3
            if (i > vec_MSB - shift_value)
            begin:u4
               assign vec[i] = temp[vec_MSB];
            end
            else
            begin:u5
               assign vec[i] = temp[i+shift_value];
            end
         end
      end
   endgenerate

endmodule
module shift_op (inp, res);
    parameter signed [31:0] inp_width = 16;
    parameter signed [31:0] result_width = 16;
    parameter signed [31:0] shift_value = 8;
    parameter signed [31:0] shift_dir = 0;
    parameter signed [31:0] vec_MSB = inp_width - 1;
    parameter signed [31:0] result_MSB = result_width - 1;
    parameter signed [31:0] result_LSB = vec_MSB - result_MSB;
    input [vec_MSB : 0] inp;
    output [result_MSB : 0] res;

    wire [vec_MSB:0] vec;
   genvar i;
   assign res = vec[vec_MSB:result_LSB];
   generate
      if (shift_dir == 1)
      begin:left_shift_loop
         for (i = vec_MSB; i>=0;  i = i-1)
         begin:u0
            if (i < shift_value)
            begin:u1
               assign vec[i] = 1'b0;
            end
            else
            begin:u2
               assign vec[i] = inp[i-shift_value];
             end
         end
      end
      else
      begin:right_shift_loop
         for (i = 0; i <= vec_MSB; i = i+1)
         begin:u3
            if (i > vec_MSB - shift_value)
            begin:u4
               assign vec[i] = inp[vec_MSB];
            end
            else
            begin:u5
               assign vec[i] = inp[i+shift_value];
            end
         end
      end
   endgenerate

endmodule
module pad_lsb (inp, res);
   parameter signed [31:0] orig_width = 4;
   parameter signed [31:0] new_width = 2;
   input [orig_width - 1 : 0] inp;
   output [new_width - 1 : 0] res;
   parameter signed [31:0] pad_pos = new_width - orig_width -1;
   wire [new_width-1:0] result;
   genvar i;
   assign  res = result;
   generate
      if (new_width >= orig_width)
        begin:u0
           assign result[new_width-1:new_width-orig_width] = inp[orig_width-1:0];
        end
   endgenerate

   generate
      if (pad_pos >= 0)
        begin:u1
           assign result[pad_pos:0] = {pad_pos{1'b0}};
        end
   endgenerate
endmodule
module zero_ext (inp, res);
   parameter signed [31:0]  old_width = 4;
   parameter signed [31:0]  new_width = 2;
   input [old_width - 1 : 0] inp;
   output [new_width - 1 : 0] res;
   wire [new_width-1:0] result;
   genvar i;
   assign res = result;
   generate
     if (new_width > old_width)
       begin:u0
          assign result = { {(new_width-old_width){1'b0}}, inp};
       end
     else
       begin:u1
          assign result[new_width-1:0] = inp[new_width-1:0];
       end
    endgenerate
endmodule
module sign_ext (inp, res);
   parameter signed [31:0]  old_width = 4;
   parameter signed [31:0]  new_width = 2;
   input [old_width - 1 : 0] inp;
   output [new_width - 1 : 0] res;
   wire [new_width-1:0] result;
   assign res = result;
   generate
     if (new_width > old_width)
       begin:u0
          assign result = { {(new_width-old_width){inp[old_width-1]}}, inp};
       end
     else
       begin:u1
          assign result[new_width-1:0] = inp[new_width-1:0];
       end
   endgenerate

endmodule
module extend_msb (inp, res);
    parameter signed [31:0]  old_width = 4;
    parameter signed [31:0]  new_width = 4;
    parameter signed [31:0]  new_arith = `xlSigned;
    input [old_width - 1 : 0] inp;
    output [new_width - 1 : 0] res;
    wire [new_width-1:0] result;
   assign res = result;
   generate
      if (new_arith ==`xlUnsigned)
        begin:u0
           zero_ext # (old_width, new_width)
             em_zero_ext (.inp(inp), .res(result));
        end
      else
        begin:u1
           sign_ext # (old_width, new_width)
             em_sign_ext (.inp(inp), .res(result));
        end
    endgenerate
endmodule
module align_input (inp, res);
    parameter signed [31:0]  old_width = 4;
    parameter signed [31:0]  delta = 1;
    parameter signed [31:0]  new_arith = `xlSigned;
    parameter signed [31:0]  new_width = 4;
    input [old_width - 1 : 0] inp;
    output [new_width - 1 : 0] res;
    parameter signed [31:0]  abs_delta = (delta >= 0) ? (delta) : (-delta);
    wire [new_width-1:0] result;
    wire [(old_width+abs_delta)-1:0] padded_inp;
   assign res = result;
   generate
      if (delta > 0)
        begin:u0
           pad_lsb # (old_width, old_width+delta)
             ai_pad_lsb (.inp(inp), .res(padded_inp));
           extend_msb # (old_width+delta, new_width, new_arith)
             ai_extend_msb (.inp(padded_inp), .res(result));
        end
      else
        begin:u1
           extend_msb # (old_width, new_width, new_arith)
             ai_extend_msb (.inp(inp), .res(result));
        end
   endgenerate
endmodule
module round_towards_inf (inp, res);
    parameter signed [31:0]  old_width = 4;
    parameter signed [31:0]  old_bin_pt = 2;
    parameter signed [31:0]  old_arith = `xlSigned;
    parameter signed [31:0]  new_width = 4;
    parameter signed [31:0]  new_bin_pt = 1;
    parameter signed [31:0]  new_arith = `xlSigned;
    input [old_width - 1 : 0] inp;
    output [new_width - 1 : 0] res;

   parameter signed [31:0]  right_of_dp = old_bin_pt - new_bin_pt;
   parameter signed [31:0]  abs_right_of_dp = (new_bin_pt > old_bin_pt) ? (new_bin_pt-old_bin_pt) : (old_bin_pt - new_bin_pt);
   parameter signed [31:0]  right_of_dp_2 = (right_of_dp >=2) ? right_of_dp-2 : 0;
   parameter signed [31:0]  right_of_dp_1 = (right_of_dp >=1) ? right_of_dp-1 : 0;
   reg [new_width-1:0] one_or_zero;
   wire [new_width-1:0] truncated_val;
   wire signed [new_width-1:0] result_signed;
   wire [abs_right_of_dp+old_width-1 : 0] padded_val;
   initial
     begin
        one_or_zero = {new_width{1'b0}};
     end
   generate
      if (right_of_dp >= 0)
        begin:u0
           if (new_arith ==`xlUnsigned)
             begin:u1
                zero_ext # (old_width-right_of_dp, new_width)
                  rti_zero_ext (.inp(inp[old_width-1:right_of_dp]), .res(truncated_val));
             end
           else
             begin:u2
                sign_ext # (old_width-right_of_dp, new_width)
                  rti_sign_ext (.inp(inp[old_width-1:right_of_dp]), .res(truncated_val));
             end
        end
      else
        begin:u3
           pad_lsb # (old_width, abs_right_of_dp+old_width)
             rti_pad_lsb (.inp(inp), .res(padded_val));
           if (new_arith ==`xlUnsigned)
             begin:u4
                zero_ext # (abs_right_of_dp+old_width, new_width)
                  rti_zero_ext1 (.inp(padded_val), .res(truncated_val));
             end
           else
             begin:u5
                sign_ext # (abs_right_of_dp+old_width, new_width)
                  rti_sign_ext1 (.inp(padded_val), .res(truncated_val));
             end
        end
   endgenerate
   generate
      if (new_arith == `xlSigned)
        begin:u6
           always @(inp)
             begin
                one_or_zero = {new_width{1'b0}};
               if (inp[old_width-1] == 1'b0)
                 begin
                    one_or_zero[0] = 1'b1;
                 end
               if ((right_of_dp >=2) && (right_of_dp <= old_width))
                 begin
                    if(|inp[right_of_dp_2:0] == 1'b1)
                       begin
                          one_or_zero[0] = 1'b1;
                       end
                 end
               if ((right_of_dp >=1) && (right_of_dp <= old_width))
                 begin
                    if(inp[right_of_dp_1] == 1'b0)
                      begin
                         one_or_zero[0] = 1'b0;
                      end
                 end
               else
                 begin
                    one_or_zero[0] = 1'b0;
                 end
             end
             assign result_signed = truncated_val + one_or_zero;
             assign res = result_signed;
        end

      else
        begin:u7
           always @(inp)
             begin
                one_or_zero = {new_width{1'b0}};
               if ((right_of_dp >=1) && (right_of_dp <= old_width))
                 begin
                    one_or_zero[0] = inp[right_of_dp_1];
                 end
             end
             assign res = truncated_val + one_or_zero;
        end
   endgenerate

endmodule
module round_towards_even (inp, res);
    parameter signed [31:0]  old_width = 4;
    parameter signed [31:0]  old_bin_pt = 2;
    parameter signed [31:0]  old_arith = `xlSigned;
    parameter signed [31:0]  new_width = 4;
    parameter signed [31:0]  new_bin_pt = 1;
    parameter signed [31:0]  new_arith = `xlSigned;
    input [old_width - 1 : 0] inp;
    output [new_width - 1 : 0] res;
   parameter signed [31:0]  right_of_dp = old_bin_pt - new_bin_pt;
   parameter signed [31:0]  abs_right_of_dp = (new_bin_pt > old_bin_pt) ? (new_bin_pt-old_bin_pt) : (old_bin_pt - new_bin_pt);
   parameter signed [31:0]  expected_new_width = old_width - right_of_dp + 1;
   reg [new_width-1:0] one_or_zero;
   wire signed [new_width-1:0] result_signed;
   wire [new_width-1:0] truncated_val;
   wire [abs_right_of_dp+old_width-1 : 0] padded_val;
   initial
     begin
      one_or_zero = { new_width{1'b0}};
     end

   generate
      if (right_of_dp >= 0)
        begin:u0
           if (new_arith == `xlUnsigned)
             begin:u1
                zero_ext # (old_width-right_of_dp, new_width)
                            rte_zero_ext (.inp(inp[old_width-1:right_of_dp]), .res(truncated_val));
             end
           else
             begin:u2
                sign_ext # (old_width-right_of_dp, new_width)
                            rte_sign_ext (.inp(inp[old_width-1:right_of_dp]), .res(truncated_val));
             end
        end

      else
        begin:u3
           pad_lsb # (old_width, abs_right_of_dp+old_width)
                            rte_pad_lsb (.inp(inp), .res(padded_val));
           if (new_arith == `xlUnsigned)
             begin:u4
                zero_ext # (abs_right_of_dp+old_width, new_width)
                            rte_zero_ext1 (.inp(padded_val), .res(truncated_val));
             end
           else
             begin:u5
                sign_ext # (abs_right_of_dp+old_width, new_width)
                            rte_sign_ext1 (.inp(padded_val), .res(truncated_val));
             end
        end
   endgenerate

   generate
      if ((right_of_dp ==1) && (right_of_dp <= old_width))
        begin:u6a
           always @(inp)
             begin
                one_or_zero = { new_width{1'b0}};
                if(inp[right_of_dp-1] == 1'b1)
                  begin
                     one_or_zero[0] = inp[right_of_dp];
                  end
                else
                  begin
                     one_or_zero[0] = inp[right_of_dp-1];
                  end
             end
       end
      else if ((right_of_dp >=2) && (right_of_dp <= old_width))
        begin:u6b
           always @(inp)
             begin
                one_or_zero = { new_width{1'b0}};
                if( (inp[right_of_dp-1] == 'b1) && !(|inp[right_of_dp-2:0]) )
                  begin
                     one_or_zero[0] = inp[right_of_dp];
                  end
                else
                  begin
                     one_or_zero[0] = inp[right_of_dp-1];
                  end
             end
       end
      else
        begin:u7
            always @(inp)
             begin
                one_or_zero = { new_width{1'b0}};
             end
        end
   endgenerate

   generate
      if (new_arith == `xlSigned)
        begin:u8
           assign result_signed = truncated_val + one_or_zero;
           assign res = result_signed;
        end
      else
        begin:u9
           assign res = truncated_val + one_or_zero;
        end
   endgenerate

endmodule
module trunc (inp, res);
    parameter signed [31:0]  old_width = 4;
    parameter signed [31:0]  old_bin_pt = 2;
    parameter signed [31:0]  old_arith = `xlSigned;
    parameter signed [31:0]  new_width = 4;
    parameter signed [31:0]  new_bin_pt = 1;
    parameter signed [31:0]  new_arith = `xlSigned;
    input [old_width - 1 : 0] inp;
    output [new_width - 1 : 0] res;

   parameter signed [31:0]  right_of_dp = old_bin_pt - new_bin_pt;
   parameter signed [31:0]  abs_right_of_dp = (new_bin_pt > old_bin_pt) ? (new_bin_pt-old_bin_pt) : (old_bin_pt - new_bin_pt);
   wire [new_width-1:0] result;
   wire [abs_right_of_dp+old_width-1 : 0] padded_val;
   assign res = result;
   generate
      if (new_bin_pt > old_bin_pt)
        begin:tr_u2
           pad_lsb # (old_width, abs_right_of_dp+old_width)
             tr_pad_lsb (.inp(inp), .res(padded_val));
           extend_msb # (old_width+abs_right_of_dp, new_width, new_arith)
             tr_extend_msb (.inp(padded_val), .res(result));
        end
      else
        begin:tr_u1
           extend_msb # (old_width-right_of_dp, new_width, new_arith)
             tr_extend_msb (.inp(inp[old_width-1:right_of_dp]), .res(result));
        end
   endgenerate

endmodule
module saturation_arith (inp, res);
    parameter signed [31:0]  old_width = 4;
    parameter signed [31:0]  old_bin_pt = 2;
    parameter signed [31:0]  old_arith = `xlSigned;
    parameter signed [31:0]  new_width = 4;
    parameter signed [31:0]  new_bin_pt = 1;
    parameter signed [31:0]  new_arith = `xlSigned;
    input [old_width - 1 : 0] inp;
    output [new_width - 1 : 0] res;
   parameter signed [31:0]  abs_right_of_dp = (new_bin_pt > old_bin_pt) ? (new_bin_pt-old_bin_pt) : (old_bin_pt - new_bin_pt);
   parameter signed [31:0]  abs_width = (new_width > old_width) ? (new_width-old_width) : 1;
   parameter signed [31:0]  abs_new_width = (old_width > new_width) ? new_width : 1;
   reg overflow;
   reg [old_width-1:0] vec;
   reg [new_width-1:0] result;
   assign res = result;
   generate
      if (old_width > new_width)
        begin:sa_u0
           always @ (inp)
             begin
                vec = inp;
                overflow = 1;
                if ( (old_arith == `xlSigned) && (new_arith == `xlSigned) )
                  begin
                    if (~|inp[old_width-1:abs_new_width-1] || &inp[old_width-1:abs_new_width-1])
                     begin
                       overflow = 0;
                     end
                 end

                if ( (old_arith == `xlSigned) && (new_arith == `xlUnsigned))
                   begin
                    if (~|inp[old_width-1 : abs_new_width])
                    begin
                       overflow = 0;
                    end
                end

                if ((old_arith == `xlUnsigned) &&  (new_arith == `xlUnsigned))
                  begin
                    if (~|inp[old_width-1 : abs_new_width])
                     begin
                       overflow = 0;
                     end
                  end

               if ( (old_arith == `xlUnsigned) && (new_arith == `xlSigned))
                 begin
                  if (~|inp[old_width-1:abs_new_width-1] || &inp[old_width-1:abs_new_width-1])
                    begin
                      overflow = 0;
                    end
                 end
               if (overflow == 1)
                 begin
                   if (new_arith == `xlSigned)
                     begin
                       if (inp[old_width-1] == 'b0)
                         begin
                           result = (new_width ==1) ? 1'b0 : {1'b0, {(new_width-1){1'b1}} };
                         end
                      else
                        begin
                          result = (new_width ==1) ? 1'b1 : {1'b1, {(new_width-1){1'b0}} };
                       end
                     end
                   else
                     begin
                       if ((old_arith == `xlSigned) && (inp[old_width-1] == 'b1))
                         begin
                           result = {new_width{1'b0}};
                         end
                       else
                         begin
                           result = {new_width{1'b1}};
                         end
                     end
                 end
               else
                 begin
                    if ( (old_arith == `xlSigned) && (new_arith == `xlUnsigned) && (inp[old_width-1] == 'b1) )
                    begin
                      vec = {old_width{1'b0}};
                    end
                    result = vec[new_width-1:0];
                 end
             end
        end
   endgenerate
   generate
      if (new_width > old_width)
        begin:sa_u1
         always @ (inp)
           begin
            vec = inp;
            if ( (old_arith == `xlSigned) && (new_arith == `xlUnsigned) && (inp[old_width-1] == 1'b1) )
              begin
                vec = {old_width{1'b0}};
              end
              if (new_arith == `xlUnsigned)
                begin
                  result = { {abs_width{1'b0}}, vec};
                end
              else
                begin
                  result = { {abs_width{inp[old_width-1]}}, vec};
                end
           end
       end
   endgenerate

   generate
      if (new_width == old_width)
        begin:sa_u2
         always @ (inp)
           begin
             if ( (old_arith == `xlSigned) && (new_arith == `xlUnsigned) && (inp[old_width-1] == 'b1) )
               begin
                 result = {old_width{1'b0}};
               end
             else
               begin
                 result = inp;
               end
           end
        end
   endgenerate

endmodule
module wrap_arith (inp, res);
    parameter signed [31:0]  old_width = 4;
    parameter signed [31:0]  old_bin_pt = 2;
    parameter signed [31:0]  old_arith = `xlSigned;
    parameter signed [31:0]  new_width = 4;
    parameter signed [31:0]  new_bin_pt = 1;
    parameter signed [31:0]  new_arith = `xlSigned;
    parameter signed [31:0]  result_arith = ((old_arith==`xlSigned)&&(new_arith==`xlUnsigned))? `xlSigned : new_arith;
    input [old_width - 1 : 0] inp;
    output [new_width - 1 : 0] res;
   wire [new_width-1:0] result;
   cast # (old_width, old_bin_pt, new_width, new_bin_pt, result_arith)
     wrap_cast (.inp(inp), .res(result));
   assign res = result;

endmodule
module convert_type (inp, res);
    parameter signed [31:0]  old_width = 4;
    parameter signed [31:0]  old_bin_pt = 2;
    parameter signed [31:0]  old_arith = `xlSigned;
    parameter signed [31:0]  new_width = 4;
    parameter signed [31:0]  new_bin_pt = 1;
    parameter signed [31:0]  new_arith = `xlSigned;
    parameter signed [31:0]  quantization = `xlTruncate;
    parameter signed [31:0]  overflow = `xlWrap;
    input [old_width - 1 : 0] inp;
    output [new_width - 1 : 0] res;

   parameter signed [31:0]  fp_width = old_width + 2;
   parameter signed [31:0]  fp_bin_pt = old_bin_pt;
   parameter signed [31:0]  fp_arith = old_arith;
   parameter signed [31:0]  q_width = fp_width + new_bin_pt - old_bin_pt;
   parameter signed [31:0]  q_bin_pt = new_bin_pt;
   parameter signed [31:0]  q_arith = old_arith;
   wire [fp_width-1:0] full_precision_result;
   wire [new_width-1:0] result;
   wire [q_width-1:0] quantized_result;
   assign res = result;
   cast # (old_width, old_bin_pt, fp_width, fp_bin_pt, fp_arith)
     fp_cast (.inp(inp), .res(full_precision_result));
   generate
      if (quantization == `xlRound)
        begin:ct_u0
           round_towards_inf # (fp_width, fp_bin_pt, fp_arith, q_width, q_bin_pt, q_arith)
             quant_rtf (.inp(full_precision_result), .res(quantized_result));
        end
   endgenerate

   generate
      if (quantization == `xlRoundBanker)
        begin:ct_u1
           round_towards_even # (fp_width, fp_bin_pt, fp_arith, q_width, q_bin_pt, q_arith)
             quant_rte (.inp(full_precision_result), .res(quantized_result));
        end
   endgenerate

   generate
      if (quantization == `xlTruncate)
        begin:ct_u2
           trunc # (fp_width, fp_bin_pt, fp_arith, q_width, q_bin_pt, q_arith)
             quant_tr (.inp(full_precision_result), .res(quantized_result));
        end
   endgenerate

   generate
      if (overflow == `xlSaturate)
        begin:ct_u3
           saturation_arith # (q_width, q_bin_pt, q_arith, new_width, new_bin_pt, new_arith)
            ovflo_sat (.inp(quantized_result), .res(result));
        end
   endgenerate

   generate
      if ((overflow == `xlWrap) || (overflow == 3))
        begin:ct_u4
           wrap_arith # (q_width, q_bin_pt, q_arith, new_width, new_bin_pt, new_arith)
             ovflo_wrap (.inp(quantized_result), .res(result));
        end
   endgenerate

endmodule
`endif

//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
 module xladdsub_duc_16ch_341 (a, b, c_in, ce, clr, clk, rst, en, c_out, s);
parameter core_name0= "";
parameter a_width= 16;
parameter signed a_bin_pt= 4;
parameter a_arith= `xlUnsigned;
parameter c_in_width= 16;
parameter c_in_bin_pt= 4;
parameter c_in_arith= `xlUnsigned;
parameter c_out_width= 16;
parameter c_out_bin_pt= 4;
parameter c_out_arith= `xlUnsigned;
parameter b_width= 8;
parameter signed b_bin_pt= 2;
parameter b_arith= `xlUnsigned;
parameter s_width= 17;
parameter s_bin_pt= 4;
parameter s_arith= `xlUnsigned;
parameter rst_width= 1;
parameter rst_bin_pt= 0;
parameter rst_arith= `xlUnsigned;
parameter en_width= 1;
parameter en_bin_pt= 0;
parameter en_arith= `xlUnsigned;
parameter full_s_width= 17;
parameter full_s_arith= `xlUnsigned;
parameter mode= `xlAddMode;
parameter extra_registers= 0;
parameter latency= 0;
parameter quantization= `xlTruncate;
parameter overflow= `xlWrap;
parameter c_a_width= 16;
parameter c_b_width= 8;
parameter c_a_type= 1;
parameter c_b_type= 1;
parameter c_has_sclr= 0;
parameter c_has_ce= 0;
parameter c_latency= 0;
parameter c_output_width= 17;
parameter c_enable_rlocs= 1;
parameter c_has_c_in= 0;
parameter c_has_c_out= 0;
input [a_width-1:0] a;
input [b_width-1:0] b;
input c_in, ce, clr, clk, rst, en;
output c_out;
output [s_width-1:0] s;
parameter full_a_width = full_s_width;
parameter full_b_width = full_s_width;
parameter full_s_bin_pt = (a_bin_pt > b_bin_pt) ? a_bin_pt : b_bin_pt;
wire [full_a_width-1:0] full_a;
wire [full_b_width-1:0] full_b;
wire [full_s_width-1:0] full_s;
wire [full_s_width-1:0] core_s;
wire [s_width-1:0] conv_s;
wire  temp_cout;
wire  real_a,real_b,real_s;
wire  internal_clr;
wire  internal_ce;
wire  extra_reg_ce;
wire  override;
wire  logic1;
wire  temp_cin;
assign internal_clr = (clr | rst) & ce;
assign internal_ce = ce & en;
assign logic1 = 1'b1;
assign temp_cin = (c_has_c_in) ? c_in : 1'b0;
align_input # (a_width, b_bin_pt - a_bin_pt, a_arith, full_a_width)
align_inp_a(.inp(a),.res(full_a));
align_input # (b_width, a_bin_pt - b_bin_pt, b_arith, full_b_width)
align_inp_b(.inp(b),.res(full_b));
convert_type # (full_s_width, full_s_bin_pt, full_s_arith, s_width,
                s_bin_pt, s_arith, quantization, overflow)
conv_typ_s(.inp(core_s),.res(conv_s));
generate
  if (core_name0 == "addsb_11_0_cfbd5258ba626a7a")
    begin:comp0
    addsb_11_0_cfbd5258ba626a7a core_instance0 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_315e1457f99dae5e")
    begin:comp1
    addsb_11_0_315e1457f99dae5e core_instance1 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_ccf4ef11a52a233f")
    begin:comp2
    addsb_11_0_ccf4ef11a52a233f core_instance2 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_f1b619e12671c199")
    begin:comp3
    addsb_11_0_f1b619e12671c199 core_instance3 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_c70c61eff7bb7aeb")
    begin:comp4
    addsb_11_0_c70c61eff7bb7aeb core_instance4 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_750c6c8a22bc78ba")
    begin:comp5
    addsb_11_0_750c6c8a22bc78ba core_instance5 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_45f8b994267d2451")
    begin:comp6
    addsb_11_0_45f8b994267d2451 core_instance6 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_d0318fcf26b3c272")
    begin:comp7
    addsb_11_0_d0318fcf26b3c272 core_instance7 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_82f1c5fd59d21ea0")
    begin:comp8
    addsb_11_0_82f1c5fd59d21ea0 core_instance8 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_27308e86a0ce55d1")
    begin:comp9
    addsb_11_0_27308e86a0ce55d1 core_instance9 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_3cbd55626510ca57")
    begin:comp10
    addsb_11_0_3cbd55626510ca57 core_instance10 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_fc66294023431638")
    begin:comp12
    addsb_11_0_fc66294023431638 core_instance12 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_3b5cfe2278dc7df8")
    begin:comp13
    addsb_11_0_3b5cfe2278dc7df8 core_instance13 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_1ae7fcb63c340449")
    begin:comp14
    addsb_11_0_1ae7fcb63c340449 core_instance14 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_49467494b87e75c7")
    begin:comp17
    addsb_11_0_49467494b87e75c7 core_instance17 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_0e0e0a285ef7a16d")
    begin:comp20
    addsb_11_0_0e0e0a285ef7a16d core_instance20 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_490e4beeb7992ef4")
    begin:comp21
    addsb_11_0_490e4beeb7992ef4 core_instance21 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_6623adedd12a938a")
    begin:comp23
    addsb_11_0_6623adedd12a938a core_instance23 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_8747e77bb511337e")
    begin:comp24
    addsb_11_0_8747e77bb511337e core_instance24 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_3abe85fcf1017fed")
    begin:comp25
    addsb_11_0_3abe85fcf1017fed core_instance25 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_f392a1f2f071bf23")
    begin:comp26
    addsb_11_0_f392a1f2f071bf23 core_instance26 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

  if (core_name0 == "addsb_11_0_a5337ca1a964fead")
    begin:comp28
    addsb_11_0_a5337ca1a964fead core_instance28 (
         .a(full_a),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

endgenerate
generate
  if (extra_registers > 0)
  begin:latency_test

    if (c_latency > 1)
    begin:override_test
      synth_reg # (1, c_latency)
        override_pipe (
          .i(logic1),
          .ce(internal_ce),
          .clr(internal_clr),
          .clk(clk),
          .o(override));
      assign extra_reg_ce = ce & en & override;
    end
    if ((c_latency == 0) || (c_latency == 1))
    begin:no_override
      assign extra_reg_ce = ce & en;
    end
    synth_reg # (s_width, extra_registers)
      extra_reg (
        .i(conv_s),
        .ce(extra_reg_ce),
        .clr(internal_clr),
        .clk(clk),
        .o(s));
    if (c_has_c_out == 1)
    begin:cout_test
      synth_reg # (1, extra_registers)
        c_out_extra_reg (
          .i(temp_cout),
          .ce(extra_reg_ce),
          .clr(internal_clr),
          .clk(clk),
          .o(c_out));
    end

  end
endgenerate
generate
  if ((latency == 0) || (extra_registers == 0))
  begin:latency_s
    assign s = conv_s;
  end
endgenerate
generate
  if (((latency == 0) || (extra_registers == 0)) &&
      (c_has_c_out == 1))
  begin:latency0
    assign c_out = temp_cout;
  end
endgenerate
generate
  if (c_has_c_out == 0)
  begin:tie_dangling_cout
    assign c_out = 0;
  end
endgenerate
endmodule

//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xlconvert(din, clk, ce, clr, en, dout);
   parameter din_width= 16;
   parameter din_bin_pt= 4;
   parameter din_arith= `xlUnsigned;
   parameter dout_width= 8;
   parameter dout_bin_pt= 2;
   parameter dout_arith= `xlUnsigned;
   parameter en_width = 1;
   parameter en_bin_pt = 0;
   parameter en_arith = `xlUnsigned;
   parameter bool_conversion = 0;
   parameter latency = 0;
   parameter quantization= `xlTruncate;
   parameter overflow= `xlWrap;
   input [din_width-1:0] din;
   input clk, ce, clr;
   input [en_width-1:0] en;
   output [dout_width-1:0] dout;
   wire [dout_width-1:0]   result;
   wire internal_ce;
   assign internal_ce = ce & en[0];

generate
 if (bool_conversion == 1)
    begin:bool_converion_generate
       assign result = din;
    end
 else
    begin:std_conversion
       convert_type #(din_width,
                      din_bin_pt,
                      din_arith,
                              dout_width,
                      dout_bin_pt,
                      dout_arith,
                      quantization,
                      overflow)
        conv_udp (.inp(din), .res(result));
    end
endgenerate
generate
if (latency > 0)
     begin:latency_test
        synth_reg # (dout_width, latency)
          reg1 (
               .i(result),
               .ce(internal_ce),
               .clr(clr),
               .clk(clk),
               .o(dout));
     end
else
     begin:latency0
        assign dout = result;
     end
endgenerate
endmodule

//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xldelay #(parameter width = -1, latency = -1, reg_retiming = 0, reset = 0)
  (input [width-1:0] d,
   input ce, clk, en, rst,
   output [width-1:0] q);
generate
  if ((latency == 0) || ((reg_retiming == 0) && (reset == 0)))
  begin:srl_delay
    synth_reg # (width, latency)
      reg1 (
        .i(d),
        .ce(ce & en),
        .clr(1'b0),
        .clk(clk),
        .o(q));
  end

  if ((latency>=1) && ((reg_retiming) || (reset)))
  begin:reg_delay
    synth_reg_reg # (width, latency)
      reg2 (
        .i(d),
        .ce(ce & en),
        .clr(rst),
        .clk(clk),
        .o(q));
  end
endgenerate
endmodule


module shift_3fa2663220 (
  input [(19 - 1):0] ip,
  output [(19 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(19 - 1):0] ip_1_23;
  localparam signed [(19 - 1):0] const_value = 19'sb0000000000000000000;
  reg signed [(19 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 19'b0000000000000000000;
    end
  wire signed [(19 - 1):0] op_mem_46_20_front_din;
  wire signed [(19 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(19 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_36_3_convert = {{2{ip_1_23[18]}}, ip_1_23[18:2]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_d13a4b790a (
  input [(32 - 1):0] ip,
  output [(32 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(32 - 1):0] ip_1_23;
  localparam signed [(32 - 1):0] const_value = 32'sb00000000000000000000000000000000;
  reg signed [(32 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 32'b00000000000000000000000000000000;
    end
  wire signed [(32 - 1):0] op_mem_46_20_front_din;
  wire signed [(32 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(32 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_36_3_convert = {{2{ip_1_23[31]}}, ip_1_23[31:2]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_091db5281e (
  input [(19 - 1):0] ip,
  output [(19 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(19 - 1):0] ip_1_23;
  localparam signed [(19 - 1):0] const_value = 19'sb0000000000000000000;
  reg signed [(19 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 19'b0000000000000000000;
    end
  wire signed [(19 - 1):0] op_mem_46_20_front_din;
  wire signed [(19 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(19 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_36_3_convert = {{1{ip_1_23[18]}}, ip_1_23[18:1]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_6a42af8a02 (
  input [(22 - 1):0] ip,
  output [(22 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(22 - 1):0] ip_1_23;
  localparam signed [(22 - 1):0] const_value = 22'sb0000000000000000000000;
  reg signed [(22 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 22'b0000000000000000000000;
    end
  wire signed [(22 - 1):0] op_mem_46_20_front_din;
  wire signed [(22 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(25 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(22 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{3{ip_1_23[21]}}, ip_1_23[21:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[24]}}, cast_internal_ip_27_3_rsh[24:5]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_860703fe20 (
  input [(26 - 1):0] ip,
  output [(26 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(26 - 1):0] ip_1_23;
  localparam signed [(26 - 1):0] const_value = 26'sb00000000000000000000000000;
  reg signed [(26 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 26'b00000000000000000000000000;
    end
  wire signed [(26 - 1):0] op_mem_46_20_front_din;
  wire signed [(26 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(28 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(26 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{2{ip_1_23[25]}}, ip_1_23[25:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[27]}}, cast_internal_ip_27_3_rsh[27:4]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_773079a115 (
  input [(22 - 1):0] ip,
  output [(22 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(22 - 1):0] ip_1_23;
  localparam signed [(22 - 1):0] const_value = 22'sb0000000000000000000000;
  reg signed [(22 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 22'b0000000000000000000000;
    end
  wire signed [(22 - 1):0] op_mem_46_20_front_din;
  wire signed [(22 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(22 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_36_3_convert = {{1{ip_1_23[21]}}, ip_1_23[21:1]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_2b728df15b (
  input [(30 - 1):0] ip,
  output [(30 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(30 - 1):0] ip_1_23;
  localparam signed [(30 - 1):0] const_value = 30'sb000000000000000000000000000000;
  reg signed [(30 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 30'b000000000000000000000000000000;
    end
  wire signed [(30 - 1):0] op_mem_46_20_front_din;
  wire signed [(30 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(32 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(30 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{2{ip_1_23[29]}}, ip_1_23[29:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[31]}}, cast_internal_ip_27_3_rsh[31:4]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module mux_1f6c522247 (
  input [(1 - 1):0] sel,
  input [(16 - 1):0] d0,
  input [(16 - 1):0] d1,
  output [(16 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(1 - 1):0] sel_1_20;
  wire [(16 - 1):0] d0_1_24;
  wire [(16 - 1):0] d1_1_27;
  localparam [(16 - 1):0] const_value = 16'b0000000000000000;
  reg [(16 - 1):0] pipe_16_22[0:(1 - 1)];
  initial
    begin
      pipe_16_22[0] = 16'b0000000000000000;
    end
  wire [(16 - 1):0] pipe_16_22_front_din;
  wire [(16 - 1):0] pipe_16_22_back;
  wire pipe_16_22_push_front_pop_back_en;
  reg [(16 - 1):0] unregy_join_6_1;
  assign sel_1_20 = sel;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign pipe_16_22_back = pipe_16_22[0];
  always @(posedge clk)
    begin:proc_pipe_16_22
      integer i;
      if (((ce == 1'b1) && (pipe_16_22_push_front_pop_back_en == 1'b1)))
        begin
          pipe_16_22[0] <= pipe_16_22_front_din;
        end
    end
  always @(d0_1_24 or d1_1_27 or sel_1_20)
    begin:proc_switch_6_1
      case (sel_1_20)
        1'b0 :
          begin
            unregy_join_6_1 = d0_1_24;
          end
        default:
          begin
            unregy_join_6_1 = d1_1_27;
          end
      endcase
    end
  assign pipe_16_22_front_din = unregy_join_6_1;
  assign pipe_16_22_push_front_pop_back_en = 1'b1;
  assign y = pipe_16_22_back;
endmodule
 



module constant_93b414a047 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b111111110101000001;
endmodule
 



module constant_d1c6dff675 (
  output [(48 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 48'b000000000000000000000000000000000000111111111111;
endmodule
 


//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module  xldsp48e1  (acout, bcout, carrycascout, carryout, multsignout, overflow, underflow, patterndetect, patternbdetect, p, pcout, a, acin, alumode, b, bcin, c, carrycascin, carryin, carryinsel, cea1, cea2, cead, cealumode, ceb1, ceb2, cec, cecarryin, cectrl, ced, ceinmode, cem, cemultcarryin, cep, multsignin, op, opmode, pcin, rsta, rstcarryin, rstalumode, rstb, rstc, rstctrl, rstd, rstinmode, rstm, rstp, clk, d, inmode, en, rst, ce);
parameter integer areg= 1;
parameter a_input = "DIRECT";
parameter legacy_mode = "NONE";
parameter integer carryout_width = 4;
parameter integer breg = 1;
parameter integer acascreg = 1;
parameter integer adreg = 1;
parameter integer bcascreg = 1;
parameter integer carryinreg = 1;
parameter integer carryinselreg = 1;
parameter integer creg = 1;
parameter integer dreg = 1;
parameter integer inmodereg = 1;
parameter integer mreg = 1;
parameter integer opmodereg= 1;
parameter integer preg = 1;
parameter use_op = 0;
parameter use_c_port = 1;
parameter c_use_cea1 = 0;
parameter c_use_cea2 = 0;
parameter c_use_cead = 0;
parameter c_use_ced  = 0;
parameter c_use_ceinmode = 0;
parameter c_use_rstd = 0;
parameter c_use_rstinmode = 0;
parameter c_use_ceb1 = 0;
parameter c_use_ceb2 = 0;
parameter c_use_cemultcarryin = 0;
parameter c_use_cem = 0;
parameter c_use_cep = 0;
parameter c_use_cec = 0;
parameter c_use_cecarryin = 0;
parameter c_use_cectrl = 0;
parameter c_use_bcin = 0;
parameter c_use_a = 1;
parameter c_use_acin = 0;
parameter c_use_en = 0;
parameter c_use_rst = 0;
parameter c_use_rsta = 0;
parameter c_use_rstb = 0;
parameter c_use_rstp = 0;
parameter c_use_rstc = 0;
parameter c_use_rstcarryin = 0;
parameter c_use_rstalumode = 0;
parameter c_use_rstctrl = 0;
parameter c_use_rstm = 0;
parameter c_use_pcin = 0;
parameter c_use_b = 0;
parameter c_use_c = 0;
parameter c_use_cealumode = 0;
parameter alumodereg = 1;
parameter autoreset_pattern_detect = "NO_RESET";
parameter b_input = "DIRECT";
parameter mask = 48'h3FFFFFFFFFFF;
parameter pattern = 48'h000000000000;
parameter sel_mask = "MASK";
parameter sel_pattern = "PATTERN";
parameter use_dport = "FALSE";
parameter use_mult = "MULTIPLY";
parameter use_pattern_detect = "NO_PATDET";
parameter use_simd = "ONE48";
output [29:0] acout;
output [17:0] bcout;
output carrycascout;
output [3:0]carryout;
output multsignout;
output [47:0] p;
output patternbdetect;
output patterndetect;
output [47:0] pcout;
output underflow;
output overflow;
input [29:0] a;
input [29:0] acin;
input [3:0] alumode;
input [17:0] b;
input [17:0] bcin;
input [47:0] c;
input carrycascin;
input carryin;
input [2:0] carryinsel;
input cea1;
input cea2;
input cead;
input ceb1;
input ceb2;
input cealumode;
input cec;
input cecarryin;
input cectrl;
input ced;
input ceinmode;
input cem;
input cemultcarryin;
input cep;
input multsignin;
input [19:0] op;
input [6:0] opmode;
input [47:0] pcin;
input rsta;
input rstcarryin;
input rstalumode;
input rstb;
input rstc;
input rstctrl;
input rstd;
input rstinmode;
input rstm;
input rstp;
input clk;
input [24:0] d;
input [4:0] inmode;
input en;
input rst;
input ce;
wire internal_cea1;
wire internal_cea2;
wire internal_cead;
wire internal_ceb1;
wire internal_ceb2;
wire internal_cec;
wire internal_cep;
wire internal_cem;
wire internal_cemultcarryin;
wire internal_cecarryin;
wire internal_cectrl;
wire internal_ced;
wire internal_ceinmode;
wire internal_cealumode;
wire internal_en;
wire internal_rst;
wire internal_rsta;
wire internal_rstb;
wire internal_rstc;
wire internal_rstd;
wire internal_rstinmode;
wire internal_rstalumode;
wire internal_rstcarryin;
wire internal_rstctrl;
wire internal_rstm;
wire [47:0] internal_pcin;
wire internal_rstp;
wire [6:0] internal_opmode;
wire internal_sub;
wire internal_carryin;
wire [2:0] internal_carryin_sel;
wire [3:0] internal_alumode;
wire [29:0] internal_a;
wire [29:0] internal_acin;
wire [17:0] internal_b;
wire [17:0] internal_bcin;
wire [47:0] internal_c;
wire [3:0] internal_carryout;
wire [24:0] internal_d;
wire [4:0]  internal_inmode;
  assign internal_en = (c_use_en ? en : 1'b1);
  assign internal_cem = (ce & internal_en) & (c_use_cem ? cem : 1'b1);
  assign internal_cemultcarryin = (ce & internal_en) & (c_use_cemultcarryin ? cemultcarryin : 1'b1);
  assign internal_cep = (ce & internal_en) & (c_use_cep ? cep : 1'b1);
  assign internal_cecarryin = (ce & internal_en) & (c_use_cecarryin ? cecarryin : 1'b1);
  assign internal_cectrl = (ce & internal_en) & (c_use_cectrl ? cectrl : 1'b1);
  assign internal_ced = (ce & internal_en) & (dreg ? ced : 1'b1);
  assign internal_ceinmode = (ce & internal_en) & (c_use_ceinmode ? ceinmode :  1'b1);
  assign internal_cealumode = (ce & internal_en) & (c_use_cealumode ? cealumode : 1'b1);
  assign internal_rst = (c_use_rst ? rst : 1'b0);
  assign internal_rsta = (c_use_rsta ? rsta : 1'b0) | internal_rst;
  assign internal_rstb = (c_use_rstb ? rstb : 1'b0) | internal_rst;
  assign internal_rstcarryin = (c_use_rstcarryin ? rstcarryin : 1'b0) | internal_rst;
  assign internal_rstctrl = (c_use_rstctrl ? rstctrl : 1'b0) | internal_rst;
  assign internal_rstd = (use_dport ? rstd : 1'b0) | internal_rst;
  assign internal_rstinmode = (use_dport ? rstinmode : 1'b0) | internal_rst;
  assign internal_rstm = (c_use_rstm ? rstm : 1'b0) | internal_rst;
  assign internal_rstp = (c_use_rstp ? rstp : 1'b0) | internal_rst;
  assign internal_rstalumode = (c_use_rstalumode ? rstalumode : 1'b0) | internal_rst;
  assign internal_acin = (c_use_acin ? acin : 30'b00000000000000000000000000000);
  assign internal_bcin = (c_use_bcin ? bcin : 18'b000000000000000000);
  assign internal_a = (c_use_a ? a : 30'd0);
  assign internal_b = (c_use_b ? b : 18'd0);
  assign internal_c = (c_use_c ? c : 48'd0);
  assign internal_pcin = (c_use_pcin ? pcin : 48'd0);
  assign internal_d = (use_dport ? d : 24'd0);

generate
  if(areg == 0)
  begin: cea_0
        assign internal_cea1 = 1'b1;
        assign internal_cea2 = 1'b1;
  end
  if(areg == 1)
  begin: cea_1
        assign internal_cea1 = 1'b1;
        assign internal_cea2 = (ce & internal_en) & (c_use_cea1 ? cea1 : 1'b1);
  end

  if(areg == 2)
  begin: cea_2
       assign internal_cea1 = (ce & internal_en) & (c_use_cea1 ? cea1 : 1'b1);
       assign internal_cea2 = (ce & internal_en) & (c_use_cea2 ? cea2 : 1'b1);
  end
  if(adreg == 1)
  begin: cead_1
        assign internal_cead = (ce & internal_en) & cead;
  end
  if(adreg == 0)
  begin: cead_0
        assign internal_cead = 0;
  end
  if(breg == 0)
  begin: ceb_0
        assign internal_ceb1 = 1'b1;
        assign internal_ceb2 = 1'b1;
  end
  if(breg == 1)
  begin: ceb_1
        assign internal_ceb1 = 1'b1;
        assign internal_ceb2 = (ce & internal_en) & (c_use_ceb1 ? ceb1 : 1'b1);
  end

  if(breg == 2)
  begin: ceb_2
       assign internal_ceb1 = (ce & internal_en) & (c_use_ceb1 ? ceb1 : 1'b1);
       assign internal_ceb2 = (ce & internal_en) & (c_use_ceb2 ? ceb2 : 1'b1);
  end

  if (use_op == 0)
  begin:opmode_0
          assign internal_opmode = opmode;
          assign internal_alumode = alumode;
          assign internal_carryin = carryin;
          assign internal_carryin_sel = carryinsel;
          if(use_dport == "FALSE")
          begin:dport_0
                assign internal_inmode = 0;
          end
          if(use_dport == "TRUE")
          begin:dport_1
                assign internal_inmode = inmode;
          end
  end

  if(use_op == 1)
  begin:opmode_1
        assign internal_opmode = op [6:0];
        assign internal_alumode = op[10:7];
        assign internal_carryin = op[11];
        assign internal_carryin_sel = op[14:12];
        assign internal_inmode = op[19:15];
  end
  if (use_c_port == 1)
  begin:using_cport
    assign internal_cec = (ce & internal_en) & (c_use_cec ? cec : 1'b1);
    assign internal_rstc = (c_use_rstc ? rstc : 1'b0) | internal_rst;
  end

  if (use_c_port == 0)
  begin:not_using_cport
     assign internal_cec = 1'b1;
     assign internal_rstc = 1'b1;
  end
  if (carryout_width == 1)
  begin: carryoutwidth1
     assign carryout = internal_carryout[3];
  end
  if (carryout_width == 2)
  begin: carryoutwidth2
     assign carryout[1] = internal_carryout[3];
     assign carryout[0] = internal_carryout[1];
  end
  if (carryout_width == 4)
  begin: carryoutwidth4
     assign carryout = internal_carryout;
  end
endgenerate
   DSP48E1 dsp48_inst(.ACOUT(acout),
                    .BCOUT(bcout),
                    .CARRYCASCOUT(carrycascout),
                    .CARRYOUT(internal_carryout),
                    .MULTSIGNOUT(multsignout),
                    .OVERFLOW(overflow),
                    .P(p),
                    .PATTERNBDETECT(patternbdetect),
                    .PATTERNDETECT(patterndetect),
                    .PCOUT(pcout),
                    .UNDERFLOW(underflow),
                    .A(internal_a),
                    .ACIN(internal_acin),
                    .ALUMODE(internal_alumode),
                    .B(internal_b),
                    .BCIN(internal_bcin),
                    .C(internal_c),
                    .CARRYCASCIN(carrycascin),
                    .CARRYIN(internal_carryin),
                    .CARRYINSEL(internal_carryin_sel),
                    .CEA1(internal_cea1),
                    .CEA2(internal_cea2),
                        .CEAD(internal_cead),
                    .CEALUMODE(internal_cealumode),
                    .CEB1(internal_ceb1),
                    .CEB2(internal_ceb2),
                    .CEC(internal_cec),
                    .CECARRYIN(internal_cecarryin),
                    .CECTRL(internal_cectrl),
                        .CED(internal_ced),
                        .CEINMODE(internal_ceinmode),
                    .CEM(internal_cem),
                    .CEP(internal_cep),
                    .CLK(clk),
                        .D(internal_d),
                        .INMODE(internal_inmode),
                    .MULTSIGNIN(internal_multsignin),
                    .OPMODE(internal_opmode),
                    .PCIN(internal_pcin),
                    .RSTA(internal_rsta),
                    .RSTALLCARRYIN(internal_rstcarryin),
                    .RSTALUMODE(internal_rstalumode),
                    .RSTB(internal_rstb),
                    .RSTC(internal_rstc),
                    .RSTCTRL(internal_rstctrl),
                        .RSTD(internal_rstd),
                        .RSTINMODE(internal_rstinmode),
                    .RSTM(internal_rstm),
                    .RSTP(internal_rstp)
                        );
defparam
dsp48_inst.ACASCREG = acascreg,
dsp48_inst.ALUMODEREG = alumodereg,
dsp48_inst.AREG = areg,
dsp48_inst.ADREG = adreg,
dsp48_inst.AUTORESET_PATDET = autoreset_pattern_detect,
dsp48_inst.B_INPUT = b_input,
dsp48_inst.BREG = breg,
dsp48_inst.CARRYINREG = carryinreg,
dsp48_inst.CARRYINSELREG = carryinselreg,
dsp48_inst.CREG = creg,
dsp48_inst.DREG = dreg,
dsp48_inst.INMODEREG = inmodereg,
dsp48_inst.MREG = mreg,
dsp48_inst.OPMODEREG = opmodereg,
dsp48_inst.PREG = preg,
dsp48_inst.A_INPUT = a_input,
dsp48_inst.BCASCREG = bcascreg,
dsp48_inst.B_INPUT = b_input,
dsp48_inst.MASK = mask,
dsp48_inst.PATTERN = pattern,
dsp48_inst.SEL_MASK = sel_mask,
dsp48_inst.SEL_PATTERN = sel_pattern,
dsp48_inst.USE_DPORT = use_dport,
dsp48_inst.USE_MULT= use_mult,
dsp48_inst.USE_PATTERN_DETECT = use_pattern_detect,
dsp48_inst.USE_SIMD = use_simd;
endmodule


module opmode_6481474c6d (
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  localparam [(1 - 1):0] const_value = 1'b0;
  localparam [(20 - 1):0] const_value_x_000000 = 20'b00101000000000110101;
  localparam [(5 - 1):0] const_value_x_000001 = 5'b00101;
  localparam [(3 - 1):0] const_value_x_000002 = 3'b000;
  localparam [(11 - 1):0] const_value_x_000003 = 11'b00000110101;
  localparam [(20 - 1):0] const_value_x_000004 = 20'b00101000000000110101;
  assign op = 20'b00101000000000110101;
endmodule
 



module reinterpret_81b71e1f8b (
  input [(16 - 1):0] input_port,
  output [(16 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire signed [(16 - 1):0] input_port_1_40;
  assign input_port_1_40 = input_port;
  assign output_port = input_port_1_40;
endmodule
 



module reinterpret_0e0c011a4e (
  input [(18 - 1):0] input_port,
  output [(18 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire signed [(18 - 1):0] input_port_1_40;
  assign input_port_1_40 = input_port;
  assign output_port = input_port_1_40;
endmodule
 



module reinterpret_5668f8e576 (
  input [(48 - 1):0] input_port,
  output [(48 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire signed [(48 - 1):0] input_port_1_40;
  assign input_port_1_40 = input_port;
  assign output_port = input_port_1_40;
endmodule
 



module constant_4d353c6047 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b000001001000001111;
endmodule
 



module constant_b293d8004e (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b010011011011100111;
endmodule
 



module concat_7e18b92ffa (
  input [(16 - 1):0] in0,
  input [(16 - 1):0] in1,
  output [(32 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(16 - 1):0] in0_1_23;
  wire [(16 - 1):0] in1_1_27;
  wire [(32 - 1):0] y_2_1_concat;
  assign in0_1_23 = in0;
  assign in1_1_27 = in1;
  assign y_2_1_concat = {in0_1_23, in1_1_27};
  assign y = y_2_1_concat;
endmodule
 



module constant_5e90e4a8ec (
  output [(1 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 1'b1;
endmodule
 


//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xldpram_dist_duc_16ch_341 (dina, addra, wea, ena, a_ce, a_clk, douta, addrb, enb, b_ce, b_clk, doutb);
parameter core_name0= "";
parameter addr_width = 12;
parameter c_width= 12;
parameter c_address_width= 4;
parameter latency= 1;
input [c_width-1:0] dina;
input [addr_width-1:0] addra;
input wea, ena, a_ce, a_clk;
output [c_width-1:0] douta;
input [addr_width-1:0] addrb;
input enb, b_ce, b_clk;
output [c_width-1:0] doutb;
wire [c_address_width-1:0] core_addra,core_addrb;
wire [c_width-1:0] core_douta,core_doutb;
wire [c_width-1:0] reg_douta,reg_doutb;
wire core_we, core_cea, core_ceb;

   assign core_addra = addra;
   assign core_addrb = addrb;
   assign douta = reg_douta;
   assign doutb = reg_doutb;
   assign core_cea = a_ce & ena;
   assign core_ceb = b_ce & enb;
   assign core_we = wea & core_cea;

generate
  if (core_name0 == "dmg_72_903d17a1900ee539")
    begin:comp0
    dmg_72_903d17a1900ee539 core_instance0 (
      .a(core_addra),
      .clk(a_clk),
      .d(dina),
      .we(core_we),
      .dpra(core_addrb),
      .spo(core_douta),
      .dpo(core_doutb)

    );
  end
  if (core_name0 == "dmg_72_1c9994abe91d1da0")
    begin:comp1
    dmg_72_1c9994abe91d1da0 core_instance1 (
      .a(core_addra),
      .clk(a_clk),
      .d(dina),
      .we(core_we),
      .dpra(core_addrb),
      .spo(core_douta),
      .dpo(core_doutb)

    );
  end
 if (latency > 0)
   begin:registered_dpram_instA
      synth_reg # (c_width, latency)
        output_regA (.i(core_douta),
                     .ce(core_cea),
                     .clr(1'b0),
                     .clk(a_clk),
                     .o(reg_douta));
   end
 if (latency > 0)
   begin:registered_dpram_instB
      synth_reg # (c_width, latency)
        output_regB (.i(core_doutb),
                     .ce(core_ceb),
                     .clr(1'b0),
                     .clk(b_clk),
                     .o(reg_doutb));
   end

   if (latency == 0)
     begin:nonregistered_ram
        assign reg_douta = core_douta;
        assign reg_doutb = core_doutb;
     end
endgenerate
endmodule

//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xlsprom_dist_duc_16ch_341 (addr, en, ce, clk, data);
   parameter core_name0= "";
   parameter addr_width= 2;
   parameter latency= 0;
   parameter c_width= 12;
   parameter c_address_width= 4;
   input [addr_width-1:0] addr;
   input en;
   input ce;
   input clk;
   output [c_width-1:0] data;
   wire [c_width-1:0] core_data_out;
   wire [c_address_width-1:0] core_addr;
   wire  core_ce;
   assign core_addr = { {(c_address_width - addr_width) {1'b0}}, addr};
   assign core_ce = ce & en;
generate
if (core_name0 == "dmg_72_85ef246b9b71061d")
begin:comp1
dmg_72_85ef246b9b71061d core_instance0 (
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out)
        );
end
if (core_name0 == "dmg_72_9ec52875c6eb4958")
begin:comp3
dmg_72_9ec52875c6eb4958 core_instance1 (
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out)
        );
end
if (core_name0 == "dmg_72_b01799b9bf71bdc0")
begin:comp5
dmg_72_b01799b9bf71bdc0 core_instance2 (
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out)
        );
end
if (core_name0 == "dmg_72_2828f053f6c73e1f")
begin:comp7
dmg_72_2828f053f6c73e1f core_instance3 (
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out)
        );
end
if (core_name0 == "dmg_72_f25cd80cb6ee82df")
begin:comp9
dmg_72_f25cd80cb6ee82df core_instance4 (
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out)
        );
end
if (core_name0 == "dmg_72_e9661fc0e9eb3e90")
begin:comp11
dmg_72_e9661fc0e9eb3e90 core_instance5 (
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out)
        );
end
if (core_name0 == "dmg_72_53c8fda674a6c63d")
begin:comp13
dmg_72_53c8fda674a6c63d core_instance6 (
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out)
        );
end
if (core_name0 == "dmg_72_9651f078ad2c9f1b")
begin:comp15
dmg_72_9651f078ad2c9f1b core_instance7 (
         .a(core_addr),
        .clk(clk),
        .qspo_ce(core_ce),
        .qspo(core_data_out)
        );
end
   if (latency > 1)
     begin:latency_test
        synth_reg # (c_width, latency-1)
          reg1 (
               .i(core_data_out),
               .ce(core_ce),
               .clr(1'b0),
               .clk(clk),
               .o(data));
     end

   if (latency <= 1)
     begin:latency_0_or_1
        assign data = core_data_out;
     end
endgenerate
endmodule


module reinterpret_2824f666f2 (
  input [(16 - 1):0] input_port,
  output [(16 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire signed [(16 - 1):0] input_port_1_40;
  wire [(16 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_dee95c6dbb (
  input [(16 - 1):0] input_port,
  output [(16 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(16 - 1):0] input_port_1_40;
  wire signed [(16 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 


//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module  xlslice  (x, y);
parameter new_msb= 9;
parameter new_lsb= 1;
parameter x_width= 16;
parameter y_width= 8;
input [x_width-1:0] x;
output [y_width-1:0] y;
assign y = x[new_msb:new_lsb];
endmodule


module addsub_f03aa9b11e (
  input [(16 - 1):0] a,
  input [(16 - 1):0] b,
  output [(17 - 1):0] s,
  input clk,
  input ce,
  input clr);
  wire signed [(16 - 1):0] a_17_32;
  wire signed [(16 - 1):0] b_17_35;
  localparam signed [(17 - 1):0] const_value = 17'sb00000000000000000;
  reg signed [(17 - 1):0] op_mem_91_20[0:(1 - 1)];
  initial
    begin
      op_mem_91_20[0] = 17'b00000000000000000;
    end
  wire signed [(17 - 1):0] op_mem_91_20_front_din;
  wire signed [(17 - 1):0] op_mem_91_20_back;
  wire op_mem_91_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b0;
  reg [(1 - 1):0] cout_mem_92_22[0:(1 - 1)];
  initial
    begin
      cout_mem_92_22[0] = 1'b0;
    end
  wire [(1 - 1):0] cout_mem_92_22_front_din;
  wire [(1 - 1):0] cout_mem_92_22_back;
  wire cout_mem_92_22_push_front_pop_back_en;
  wire [(3 - 1):0] prev_mode_93_22_next;
  wire [(3 - 1):0] prev_mode_93_22;
  wire [(3 - 1):0] prev_mode_93_22_reg_i;
  wire [(3 - 1):0] prev_mode_93_22_reg_o;
  localparam [(1 - 1):0] const_value_x_000001 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000002 = 1'b1;
  localparam [(1 - 1):0] const_value_x_000003 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000004 = 1'b0;
  wire signed [(17 - 1):0] cast_69_18;
  wire signed [(17 - 1):0] cast_69_22;
  wire signed [(17 - 1):0] internal_s_69_5_addsub;
  localparam [(1 - 1):0] const_value_x_000005 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000006 = 1'b0;
  localparam [(3 - 1):0] const_value_x_000007 = 3'b000;
  assign a_17_32 = a;
  assign b_17_35 = b;
  assign op_mem_91_20_back = op_mem_91_20[0];
  always @(posedge clk)
    begin:proc_op_mem_91_20
      integer i;
      if (((ce == 1'b1) && (op_mem_91_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_91_20[0] <= op_mem_91_20_front_din;
        end
    end
  assign cout_mem_92_22_back = cout_mem_92_22[0];
  always @(posedge clk)
    begin:proc_cout_mem_92_22
      integer i_x_000000;
      if (((ce == 1'b1) && (cout_mem_92_22_push_front_pop_back_en == 1'b1)))
        begin
          cout_mem_92_22[0] <= cout_mem_92_22_front_din;
        end
    end
  assign prev_mode_93_22_reg_i = prev_mode_93_22_next;
  assign prev_mode_93_22 = prev_mode_93_22_reg_o;
  defparam prev_mode_93_22_reg_inst.init_index = 2;
  defparam prev_mode_93_22_reg_inst.init_value = 3'b010;
  defparam prev_mode_93_22_reg_inst.latency = 1;
  defparam prev_mode_93_22_reg_inst.width = 3;
  synth_reg_w_init prev_mode_93_22_reg_inst(.ce(ce), .clk(clk), .clr(clr), .i(prev_mode_93_22_reg_i), .o(prev_mode_93_22_reg_o));
  assign cast_69_18 = {{1{a_17_32[15]}}, a_17_32[15:0]};
  assign cast_69_22 = {{1{b_17_35[15]}}, b_17_35[15:0]};
  assign internal_s_69_5_addsub = cast_69_18 + cast_69_22;
  assign op_mem_91_20_front_din = internal_s_69_5_addsub;
  assign op_mem_91_20_push_front_pop_back_en = 1'b1;
  assign cout_mem_92_22_front_din = const_value_x_000006;
  assign cout_mem_92_22_push_front_pop_back_en = 1'b1;
  assign prev_mode_93_22_next = const_value_x_000007;
  assign s = op_mem_91_20_back;
endmodule
 


//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xlcounter_limit_duc_16ch_341 (ce, clr, clk, op, up, en, rst);
parameter core_name0= "";
parameter op_width= 5;
parameter op_arith= `xlSigned;
parameter cnt_63_48 = 0;
parameter cnt_47_32 = 0;
parameter cnt_31_16 = 0;
parameter cnt_15_0  = 0;
parameter count_limited= 0;

   input  ce, clr, clk;
   input rst, en;
   input up;
   output [op_width-1:0] op;
parameter [63:0] cnt_to = { cnt_63_48[15:0], cnt_47_32[15:0], cnt_31_16[15:0], cnt_15_0[15:0]};
parameter [(8*op_width)-1:0] oneStr = { op_width{"1"}};

reg op_thresh0;
wire core_sinit, core_ce;
wire rst_overrides_en;
wire [op_width-1:0] op_net;
   assign op = op_net;
   assign core_ce = ce & en;
   assign rst_overrides_en = rst | en;

generate
   if (count_limited == 1)
     begin :limit
        always @(op_net)
          begin:eq_cnt_to
             op_thresh0 = (op_net == cnt_to[op_width-1:0])? 1'b1 : 1'b0;
          end
        assign core_sinit = (op_thresh0 | clr | rst) & ce & rst_overrides_en;
     end
   if (count_limited == 0)
     begin :no_limit
        assign core_sinit = (clr | rst) & ce & rst_overrides_en;
     end
  if (core_name0 == "cntr_11_0_7a9f00e1c86c8fba")
    begin:comp0
    cntr_11_0_7a9f00e1c86c8fba core_instance0 (
        .clk(clk),
        .ce(core_ce),
        .sinit(core_sinit),
        .q(op_net)
      );
  end
  if (core_name0 == "cntr_11_0_6da79292a37693ee")
    begin:comp1
    cntr_11_0_6da79292a37693ee core_instance1 (
        .clk(clk),
        .ce(core_ce),
        .sinit(core_sinit),
        .q(op_net)
      );
  end
endgenerate
endmodule


module counter_5c8ee48e8f (
  input [(1 - 1):0] rst,
  output [(1 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire rst_1_40;
  reg [(1 - 1):0] count_reg_20_23 = 1'b0;
  wire count_reg_20_23_rst;
  localparam [(1 - 1):0] const_value = 1'b1;
  localparam [(2 - 1):0] const_value_x_000000 = 2'b10;
  localparam [(1 - 1):0] const_value_x_000001 = 1'b1;
  localparam [(1 - 1):0] const_value_x_000002 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000003 = 1'b0;
  localparam [(1 - 1):0] const_value_x_000004 = 1'b1;
  wire bool_44_4;
  reg rst_limit_join_44_1;
  reg [(2 - 1):0] count_reg_join_44_1;
  reg count_reg_join_44_1_rst;
  assign rst_1_40 = rst;
  always @(posedge clk)
    begin:proc_count_reg_20_23
      if (((ce == 1'b1) && (count_reg_20_23_rst == 1'b1)))
        begin
          count_reg_20_23 <= 1'b0;
        end
      else if ((ce == 1'b1))
        begin
          count_reg_20_23 <= count_reg_20_23 + const_value_x_000004;
        end
    end
  assign bool_44_4 = rst_1_40 || 1'b0;
  always @(bool_44_4 or count_reg_20_23)
    begin:proc_if_44_1
      if (bool_44_4)
        begin
          count_reg_join_44_1_rst = 1'b1;
        end
      else 
        begin
          count_reg_join_44_1_rst = 1'b0;
        end
      if (bool_44_4)
        begin
          rst_limit_join_44_1 = 1'b0;
        end
      else 
        begin
          rst_limit_join_44_1 = 1'b0;
        end
    end
  assign count_reg_20_23_rst = count_reg_join_44_1_rst;
  assign op = count_reg_20_23;
endmodule
 



module shift_a0dd291710 (
  input [(21 - 1):0] ip,
  output [(21 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(21 - 1):0] ip_1_23;
  localparam signed [(21 - 1):0] const_value = 21'sb000000000000000000000;
  reg signed [(21 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 21'b000000000000000000000;
    end
  wire signed [(21 - 1):0] op_mem_46_20_front_din;
  wire signed [(21 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(21 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_36_3_convert = {{1{ip_1_23[20]}}, ip_1_23[20:1]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_92fa79e61c (
  input [(21 - 1):0] ip,
  output [(21 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(21 - 1):0] ip_1_23;
  localparam signed [(21 - 1):0] const_value = 21'sb000000000000000000000;
  reg signed [(21 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 21'b000000000000000000000;
    end
  wire signed [(21 - 1):0] op_mem_46_20_front_din;
  wire signed [(21 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(23 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(21 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{2{ip_1_23[20]}}, ip_1_23[20:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[22]}}, cast_internal_ip_27_3_rsh[22:4]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_be765386ae (
  input [(28 - 1):0] ip,
  output [(28 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(28 - 1):0] ip_1_23;
  localparam signed [(28 - 1):0] const_value = 28'sb0000000000000000000000000000;
  reg signed [(28 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 28'b0000000000000000000000000000;
    end
  wire signed [(28 - 1):0] op_mem_46_20_front_din;
  wire signed [(28 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(33 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(28 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{5{ip_1_23[27]}}, ip_1_23[27:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[32]}}, cast_internal_ip_27_3_rsh[32:7]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_58794f53f4 (
  input [(32 - 1):0] ip,
  output [(32 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(32 - 1):0] ip_1_23;
  localparam signed [(32 - 1):0] const_value = 32'sb00000000000000000000000000000000;
  reg signed [(32 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 32'b00000000000000000000000000000000;
    end
  wire signed [(32 - 1):0] op_mem_46_20_front_din;
  wire signed [(32 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(34 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(32 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{2{ip_1_23[31]}}, ip_1_23[31:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[33]}}, cast_internal_ip_27_3_rsh[33:4]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_940a0f4802 (
  input [(24 - 1):0] ip,
  output [(24 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(24 - 1):0] ip_1_23;
  localparam signed [(24 - 1):0] const_value = 24'sb000000000000000000000000;
  reg signed [(24 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 24'b000000000000000000000000;
    end
  wire signed [(24 - 1):0] op_mem_46_20_front_din;
  wire signed [(24 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(25 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(24 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{1{ip_1_23[23]}}, ip_1_23[23:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[24]}}, cast_internal_ip_27_3_rsh[24:3]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_cecea44c7e (
  input [(27 - 1):0] ip,
  output [(27 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(27 - 1):0] ip_1_23;
  localparam signed [(27 - 1):0] const_value = 27'sb000000000000000000000000000;
  reg signed [(27 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 27'b000000000000000000000000000;
    end
  wire signed [(27 - 1):0] op_mem_46_20_front_din;
  wire signed [(27 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(28 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(27 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{1{ip_1_23[26]}}, ip_1_23[26:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[27]}}, cast_internal_ip_27_3_rsh[27:3]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_7d97a52cb7 (
  input [(20 - 1):0] ip,
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(20 - 1):0] ip_1_23;
  localparam signed [(20 - 1):0] const_value = 20'sb00000000000000000000;
  reg signed [(20 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 20'b00000000000000000000;
    end
  wire signed [(20 - 1):0] op_mem_46_20_front_din;
  wire signed [(20 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(20 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_36_3_convert = {{1{ip_1_23[19]}}, ip_1_23[19:1]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_c3b3a63c34 (
  input [(24 - 1):0] ip,
  output [(24 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(24 - 1):0] ip_1_23;
  localparam signed [(24 - 1):0] const_value = 24'sb000000000000000000000000;
  reg signed [(24 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 24'b000000000000000000000000;
    end
  wire signed [(24 - 1):0] op_mem_46_20_front_din;
  wire signed [(24 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(27 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(24 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{3{ip_1_23[23]}}, ip_1_23[23:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[26]}}, cast_internal_ip_27_3_rsh[26:5]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_0f7277fd89 (
  input [(25 - 1):0] ip,
  output [(25 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(25 - 1):0] ip_1_23;
  localparam signed [(25 - 1):0] const_value = 25'sb0000000000000000000000000;
  reg signed [(25 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 25'b0000000000000000000000000;
    end
  wire signed [(25 - 1):0] op_mem_46_20_front_din;
  wire signed [(25 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(27 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(25 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{2{ip_1_23[24]}}, ip_1_23[24:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[26]}}, cast_internal_ip_27_3_rsh[26:4]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_a47dc9adee (
  input [(32 - 1):0] ip,
  output [(32 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(32 - 1):0] ip_1_23;
  localparam signed [(32 - 1):0] const_value = 32'sb00000000000000000000000000000000;
  reg signed [(32 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 32'b00000000000000000000000000000000;
    end
  wire signed [(32 - 1):0] op_mem_46_20_front_din;
  wire signed [(32 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(37 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(32 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{5{ip_1_23[31]}}, ip_1_23[31:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[36]}}, cast_internal_ip_27_3_rsh[36:7]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module constant_d02c6ca527 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b010100001101100011;
endmodule
 



module constant_ccb8aa4d51 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b000000000100100010;
endmodule
 



module constant_bc660b1e56 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b111111110100111111;
endmodule
 



module constant_78b68b2393 (
  output [(48 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 48'b000000000000000000000000000001111111111111111111;
endmodule
 



module constant_9ed9b075a6 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b111111111110100011;
endmodule
 



module constant_a3a888533e (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b000000010110110010;
endmodule
 



module constant_cb858d1f75 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b111111010101011111;
endmodule
 



module constant_bd1e327723 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b000001001010001101;
endmodule
 



module constant_2544d97e53 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b111110000010110001;
endmodule
 



module constant_9f55c36ec5 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b000011010101100010;
endmodule
 



module constant_1807e2a2f1 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b111001101011010100;
endmodule
 



module opmode_de16be0052 (
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  localparam [(1 - 1):0] const_value = 1'b0;
  localparam [(20 - 1):0] const_value_x_000000 = 20'b10100000000000110101;
  localparam [(5 - 1):0] const_value_x_000001 = 5'b10100;
  localparam [(3 - 1):0] const_value_x_000002 = 3'b000;
  localparam [(11 - 1):0] const_value_x_000003 = 11'b00000110101;
  localparam [(20 - 1):0] const_value_x_000004 = 20'b10100000000000110101;
  assign op = 20'b10100000000000110101;
endmodule
 



module opmode_96dace4a09 (
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  localparam [(1 - 1):0] const_value = 1'b0;
  localparam [(20 - 1):0] const_value_x_000000 = 20'b00100000000000010101;
  localparam [(5 - 1):0] const_value_x_000001 = 5'b00100;
  localparam [(3 - 1):0] const_value_x_000002 = 3'b000;
  localparam [(11 - 1):0] const_value_x_000003 = 11'b00000010101;
  localparam [(20 - 1):0] const_value_x_000004 = 20'b00100000000000010101;
  assign op = 20'b00100000000000010101;
endmodule
 



module reinterpret_f67f49dab9 (
  input [(19 - 1):0] input_port,
  output [(19 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire signed [(19 - 1):0] input_port_1_40;
  assign input_port_1_40 = input_port;
  assign output_port = input_port_1_40;
endmodule
 



module constant_998c05c36c (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b000000100110011101;
endmodule
 



module constant_ca7488d888 (
  output [(48 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 48'b000000000000000000000000000000001111111111111111;
endmodule
 



module constant_23baa7aa71 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b111100010100100101;
endmodule
 



module opmode_77dfa9804f (
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  localparam [(1 - 1):0] const_value = 1'b0;
  localparam [(20 - 1):0] const_value_x_000000 = 20'b00101000000000010101;
  localparam [(5 - 1):0] const_value_x_000001 = 5'b00101;
  localparam [(3 - 1):0] const_value_x_000002 = 3'b000;
  localparam [(11 - 1):0] const_value_x_000003 = 11'b00000010101;
  localparam [(20 - 1):0] const_value_x_000004 = 20'b00101000000000010101;
  assign op = 20'b00101000000000010101;
endmodule
 



module constant_41c9a265eb (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b010011000101100101;
endmodule
 


//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xladdsubmode_duc_16ch_341 (a, b, c_in, mode, ce, clr, clk, rst, en, c_out, s);
parameter core_name0= "";
parameter a_width= 16;
parameter signed a_bin_pt= 4;
parameter a_arith= `xlUnsigned;
parameter b_width= 8;
parameter signed b_bin_pt= 2;
parameter b_arith= `xlUnsigned;
parameter c_in_width= 16;
parameter c_in_bin_pt= 4;
parameter c_in_arith= `xlUnsigned;
parameter c_out_width= 16;
parameter c_out_bin_pt= 4;
parameter c_out_arith= `xlUnsigned;
parameter s_width= 17;
parameter s_bin_pt= 4;
parameter s_arith= `xlUnsigned;
parameter rst_width= 1;
parameter rst_bin_pt= 0;
parameter rst_arith= `xlUnsigned;
parameter en_width= 1;
parameter en_bin_pt= 0;
parameter en_arith= `xlUnsigned;
parameter padded_width= 16;
parameter full_s_width= 17;
parameter full_s_arith= `xlUnsigned;
parameter mode_width= 1;
parameter mode_bin_pt= 0;
parameter mode_arith= `xlUnsigned;
parameter extra_registers= 0;
parameter latency= 0;
parameter quantization= `xlTruncate;
parameter overflow= `xlWrap;
parameter c_a_width= 16;
parameter c_b_width= 8;
parameter c_a_type= 1;
parameter c_b_type= 1;
parameter c_has_sclr= 0;
parameter c_has_ce= 0;
parameter c_latency= 0;
parameter c_output_width= 17;
parameter c_enable_rlocs= 1;
parameter c_has_c_in= 0;
parameter c_has_c_out= 0;
input [a_width-1:0] a;
input [b_width-1:0] b;
input c_in;
input [mode_width-1:0] mode;
input ce, clr, clk, rst, en;
output c_out;
output [s_width-1:0] s;
parameter full_a_width = full_s_width;
parameter full_b_width = full_s_width;
parameter full_s_bin_pt = (a_bin_pt > b_bin_pt) ? a_bin_pt : b_bin_pt;
wire [full_a_width-1:0] full_a;
wire [full_b_width-1:0] full_b;
wire [full_s_width-1:0] full_s;
wire [full_s_width-1:0] core_s;
wire [s_width-1:0] conv_s;
wire  add;
wire  real_a,real_b,real_s;
wire  internal_clr;
wire  internal_ce;
wire  extra_reg_ce;
wire  override;
wire  logic1;
wire  temp_cout;
wire  temp_cin;
assign internal_clr = clr | rst & ce;
assign internal_ce = ce & en;
assign logic1 = 1'b1;
assign add = ~mode[0];
assign temp_cin = (c_has_c_in) ? c_in : 1'b0;
align_input # (a_width, b_bin_pt - a_bin_pt, a_arith, full_a_width)
align_inp_a (.inp(a),.res(full_a));
align_input # (b_width, a_bin_pt - b_bin_pt, b_arith, full_b_width)
align_inp_b (.inp(b),.res(full_b));
convert_type # (full_s_width, full_s_bin_pt, full_s_arith, s_width,
                s_bin_pt, s_arith, quantization, overflow)
conv_typ_s (.inp(core_s),.res(conv_s));
generate
  if (core_name0 == "addsb_11_0_9196f8ffd2db8ce4")
    begin:comp0
    addsb_11_0_9196f8ffd2db8ce4 core_instance0 (
         .a(full_a),
         .add(add),
         .clk(clk),
         .ce(internal_ce),
         .s(core_s),
         .b(full_b)
      );
  end

endgenerate
generate
  if (extra_registers > 0)
  begin:latency_test

    if (c_latency > 1)
    begin:override_test
      synth_reg # (1, c_latency)
        override_pipe (
          .i(logic1),
          .ce(internal_ce),
          .clr(internal_clr),
          .clk(clk),
          .o(override));
      assign extra_reg_ce = ce & en & override;
    end
    if ((c_latency == 0) || (c_latency == 1))
    begin:no_override
      assign extra_reg_ce = ce & en;
    end
    synth_reg # (s_width, extra_registers)
      extra_reg (
        .i(conv_s),
        .ce(extra_reg_ce),
        .clr(internal_clr),
        .clk(clk),
        .o(s));
    if (c_has_c_out == 1)
    begin:cout_test
      synth_reg # (1, extra_registers)
        c_out_extra_reg (
          .i(temp_cout),
          .ce(extra_reg_ce),
          .clr(internal_clr),
          .clk(clk),
          .o(c_out));
    end

  end
  if ((latency == 0) || (extra_registers == 0))
  begin:latency_s
    assign s = conv_s;
  end
  if (((latency == 0) || (extra_registers == 0)) &&
       (c_has_c_out == 1))
  begin:latency0
    assign c_out = temp_cout;
  end
  if (c_has_c_out == 0)
  begin:tie_dangling_cout
    assign c_out = 0;
  end
endgenerate
endmodule


module constant_281c9dad53 (
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 16'b0000000000000000;
endmodule
 



module mux_a6eee4b271 (
  input [(2 - 1):0] sel,
  input [(16 - 1):0] d0,
  input [(16 - 1):0] d1,
  input [(16 - 1):0] d2,
  input [(16 - 1):0] d3,
  output [(16 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire [(2 - 1):0] sel_1_20;
  wire [(16 - 1):0] d0_1_24;
  wire [(16 - 1):0] d1_1_27;
  wire [(16 - 1):0] d2_1_30;
  wire [(16 - 1):0] d3_1_33;
  localparam [(16 - 1):0] const_value = 16'b0000000000000000;
  reg [(16 - 1):0] pipe_20_22[0:(1 - 1)];
  initial
    begin
      pipe_20_22[0] = 16'b0000000000000000;
    end
  wire [(16 - 1):0] pipe_20_22_front_din;
  wire [(16 - 1):0] pipe_20_22_back;
  wire pipe_20_22_push_front_pop_back_en;
  reg [(16 - 1):0] unregy_join_6_1;
  assign sel_1_20 = sel;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign d2_1_30 = d2;
  assign d3_1_33 = d3;
  assign pipe_20_22_back = pipe_20_22[0];
  always @(posedge clk)
    begin:proc_pipe_20_22
      integer i;
      if (((ce == 1'b1) && (pipe_20_22_push_front_pop_back_en == 1'b1)))
        begin
          pipe_20_22[0] <= pipe_20_22_front_din;
        end
    end
  always @(d0_1_24 or d1_1_27 or d2_1_30 or d3_1_33 or sel_1_20)
    begin:proc_switch_6_1
      case (sel_1_20)
        2'b00 :
          begin
            unregy_join_6_1 = d0_1_24;
          end
        2'b01 :
          begin
            unregy_join_6_1 = d1_1_27;
          end
        2'b10 :
          begin
            unregy_join_6_1 = d2_1_30;
          end
        default:
          begin
            unregy_join_6_1 = d3_1_33;
          end
      endcase
    end
  assign pipe_20_22_front_din = unregy_join_6_1;
  assign pipe_20_22_push_front_pop_back_en = 1'b1;
  assign y = pipe_20_22_back;
endmodule
 



module shift_12819d6cbe (
  input [(16 - 1):0] ip,
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(16 - 1):0] ip_1_23;
  localparam signed [(16 - 1):0] const_value = 16'sb0000000000000000;
  reg signed [(16 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 16'b0000000000000000;
    end
  wire signed [(16 - 1):0] op_mem_46_20_front_din;
  wire signed [(16 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(17 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(16 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{1{ip_1_23[15]}}, ip_1_23[15:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[16]}}, cast_internal_ip_27_3_rsh[16:2]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_4108be98c5 (
  input [(16 - 1):0] ip,
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(16 - 1):0] ip_1_23;
  localparam signed [(16 - 1):0] const_value = 16'sb0000000000000000;
  reg signed [(16 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 16'b0000000000000000;
    end
  wire signed [(16 - 1):0] op_mem_46_20_front_din;
  wire signed [(16 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(16 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_36_3_convert = {{1{ip_1_23[15]}}, ip_1_23[15:1]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_5447e0aa7e (
  input [(16 - 1):0] ip,
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(16 - 1):0] ip_1_23;
  localparam signed [(16 - 1):0] const_value = 16'sb0000000000000000;
  reg signed [(16 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 16'b0000000000000000;
    end
  wire signed [(16 - 1):0] op_mem_46_20_front_din;
  wire signed [(16 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(19 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(16 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{3{ip_1_23[15]}}, ip_1_23[15:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[18]}}, cast_internal_ip_27_3_rsh[18:4]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_a05534ab8e (
  input [(16 - 1):0] ip,
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(16 - 1):0] ip_1_23;
  localparam signed [(16 - 1):0] const_value = 16'sb0000000000000000;
  reg signed [(16 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 16'b0000000000000000;
    end
  wire signed [(16 - 1):0] op_mem_46_20_front_din;
  wire signed [(16 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(21 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(16 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{5{ip_1_23[15]}}, ip_1_23[15:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[20]}}, cast_internal_ip_27_3_rsh[20:6]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_1aa26d2e4f (
  input [(16 - 1):0] ip,
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(16 - 1):0] ip_1_23;
  localparam signed [(16 - 1):0] const_value = 16'sb0000000000000000;
  reg signed [(16 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 16'b0000000000000000;
    end
  wire signed [(16 - 1):0] op_mem_46_20_front_din;
  wire signed [(16 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(18 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(16 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{2{ip_1_23[15]}}, ip_1_23[15:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[17]}}, cast_internal_ip_27_3_rsh[17:3]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_997986a690 (
  input [(20 - 1):0] ip,
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(20 - 1):0] ip_1_23;
  localparam signed [(20 - 1):0] const_value = 20'sb00000000000000000000;
  reg signed [(20 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 20'b00000000000000000000;
    end
  wire signed [(20 - 1):0] op_mem_46_20_front_din;
  wire signed [(20 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(21 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(20 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{1{ip_1_23[19]}}, ip_1_23[19:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[20]}}, cast_internal_ip_27_3_rsh[20:2]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_9f4e80fae7 (
  input [(20 - 1):0] ip,
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(20 - 1):0] ip_1_23;
  localparam signed [(20 - 1):0] const_value = 20'sb00000000000000000000;
  reg signed [(20 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 20'b00000000000000000000;
    end
  wire signed [(20 - 1):0] op_mem_46_20_front_din;
  wire signed [(20 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(26 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(20 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{6{ip_1_23[19]}}, ip_1_23[19:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[25]}}, cast_internal_ip_27_3_rsh[25:7]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_c6a2804ac2 (
  input [(20 - 1):0] ip,
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(20 - 1):0] ip_1_23;
  localparam signed [(20 - 1):0] const_value = 20'sb00000000000000000000;
  reg signed [(20 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 20'b00000000000000000000;
    end
  wire signed [(20 - 1):0] op_mem_46_20_front_din;
  wire signed [(20 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(25 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(20 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{5{ip_1_23[19]}}, ip_1_23[19:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[24]}}, cast_internal_ip_27_3_rsh[24:6]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module inverter_48d1f6b088 (
  input [(1 - 1):0] ip,
  output [(1 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire ip_1_26;
  reg op_mem_22_20[0:(4 - 1)];
  initial
    begin
      op_mem_22_20[0] = 1'b0;
      op_mem_22_20[1] = 1'b0;
      op_mem_22_20[2] = 1'b0;
      op_mem_22_20[3] = 1'b0;
    end
  wire op_mem_22_20_front_din;
  wire op_mem_22_20_back;
  wire op_mem_22_20_push_front_pop_back_en;
  localparam [(3 - 1):0] const_value = 3'b100;
  wire internal_ip_12_1_bitnot;
  assign ip_1_26 = ip;
  assign op_mem_22_20_back = op_mem_22_20[3];
  always @(posedge clk)
    begin:proc_op_mem_22_20
      integer i;
      if (((ce == 1'b1) && (op_mem_22_20_push_front_pop_back_en == 1'b1)))
        begin
          for (i=3; i>=1; i=i-1)
            begin
              op_mem_22_20[i] <= op_mem_22_20[i-1];
            end
          op_mem_22_20[0] <= op_mem_22_20_front_din;
        end
    end
  assign internal_ip_12_1_bitnot = ~ip_1_26;
  assign op_mem_22_20_front_din = internal_ip_12_1_bitnot;
  assign op_mem_22_20_push_front_pop_back_en = 1'b1;
  assign op = op_mem_22_20_back;
endmodule
 



module mux_f3921567cd (
  input [(1 - 1):0] sel,
  input [(16 - 1):0] d0,
  input [(16 - 1):0] d1,
  output [(16 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire sel_1_20;
  wire [(16 - 1):0] d0_1_24;
  wire [(16 - 1):0] d1_1_27;
  localparam [(16 - 1):0] const_value = 16'b0000000000000000;
  reg [(16 - 1):0] pipe_16_22[0:(1 - 1)];
  initial
    begin
      pipe_16_22[0] = 16'b0000000000000000;
    end
  wire [(16 - 1):0] pipe_16_22_front_din;
  wire [(16 - 1):0] pipe_16_22_back;
  wire pipe_16_22_push_front_pop_back_en;
  wire [(1 - 1):0] sel_internal_2_1_convert;
  reg [(16 - 1):0] unregy_join_6_1;
  assign sel_1_20 = sel;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign pipe_16_22_back = pipe_16_22[0];
  always @(posedge clk)
    begin:proc_pipe_16_22
      integer i;
      if (((ce == 1'b1) && (pipe_16_22_push_front_pop_back_en == 1'b1)))
        begin
          pipe_16_22[0] <= pipe_16_22_front_din;
        end
    end
  assign sel_internal_2_1_convert = {sel_1_20};
  always @(d0_1_24 or d1_1_27 or sel_internal_2_1_convert)
    begin:proc_switch_6_1
      case (sel_internal_2_1_convert)
        1'b0 :
          begin
            unregy_join_6_1 = d0_1_24;
          end
        default:
          begin
            unregy_join_6_1 = d1_1_27;
          end
      endcase
    end
  assign pipe_16_22_front_din = unregy_join_6_1;
  assign pipe_16_22_push_front_pop_back_en = 1'b1;
  assign y = pipe_16_22_back;
endmodule
 



module shift_0b767c7711 (
  input [(20 - 1):0] ip,
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(20 - 1):0] ip_1_23;
  localparam signed [(20 - 1):0] const_value = 20'sb00000000000000000000;
  reg signed [(20 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 20'b00000000000000000000;
    end
  wire signed [(20 - 1):0] op_mem_46_20_front_din;
  wire signed [(20 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(21 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(20 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{1{ip_1_23[19]}}, ip_1_23[19:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[20]}}, cast_internal_ip_27_3_rsh[20:3]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_18b87c12cf (
  input [(20 - 1):0] ip,
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(20 - 1):0] ip_1_23;
  localparam signed [(20 - 1):0] const_value = 20'sb00000000000000000000;
  reg signed [(20 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 20'b00000000000000000000;
    end
  wire signed [(20 - 1):0] op_mem_46_20_front_din;
  wire signed [(20 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(25 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(20 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{5{ip_1_23[19]}}, ip_1_23[19:0]};
  assign cast_internal_ip_36_3_convert = {{2{cast_internal_ip_27_3_rsh[24]}}, cast_internal_ip_27_3_rsh[24:7]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_2422c3ab70 (
  input [(20 - 1):0] ip,
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(20 - 1):0] ip_1_23;
  localparam signed [(20 - 1):0] const_value = 20'sb00000000000000000000;
  reg signed [(20 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 20'b00000000000000000000;
    end
  wire signed [(20 - 1):0] op_mem_46_20_front_din;
  wire signed [(20 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(23 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(20 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{3{ip_1_23[19]}}, ip_1_23[19:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[22]}}, cast_internal_ip_27_3_rsh[22:4]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_69971e276f (
  input [(20 - 1):0] ip,
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(20 - 1):0] ip_1_23;
  localparam signed [(20 - 1):0] const_value = 20'sb00000000000000000000;
  reg signed [(20 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 20'b00000000000000000000;
    end
  wire signed [(20 - 1):0] op_mem_46_20_front_din;
  wire signed [(20 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(22 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(20 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{2{ip_1_23[19]}}, ip_1_23[19:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[21]}}, cast_internal_ip_27_3_rsh[21:3]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module logical_06844c65fb (
  input [(1 - 1):0] d0,
  input [(1 - 1):0] d1,
  output [(1 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire d0_1_24;
  wire d1_1_27;
  reg latency_pipe_5_26[0:(5 - 1)];
  initial
    begin
      latency_pipe_5_26[0] = 1'b0;
      latency_pipe_5_26[1] = 1'b0;
      latency_pipe_5_26[2] = 1'b0;
      latency_pipe_5_26[3] = 1'b0;
      latency_pipe_5_26[4] = 1'b0;
    end
  wire latency_pipe_5_26_front_din;
  wire latency_pipe_5_26_back;
  wire latency_pipe_5_26_push_front_pop_back_en;
  wire bit_2_27;
  wire fully_2_1_bitnot;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign latency_pipe_5_26_back = latency_pipe_5_26[4];
  always @(posedge clk)
    begin:proc_latency_pipe_5_26
      integer i;
      if (((ce == 1'b1) && (latency_pipe_5_26_push_front_pop_back_en == 1'b1)))
        begin
          for (i=4; i>=1; i=i-1)
            begin
              latency_pipe_5_26[i] <= latency_pipe_5_26[i-1];
            end
          latency_pipe_5_26[0] <= latency_pipe_5_26_front_din;
        end
    end
  assign bit_2_27 = d0_1_24 ^ d1_1_27;
  assign fully_2_1_bitnot = ~bit_2_27;
  assign latency_pipe_5_26_front_din = fully_2_1_bitnot;
  assign latency_pipe_5_26_push_front_pop_back_en = 1'b1;
  assign y = latency_pipe_5_26_back;
endmodule
 



module inverter_66c3795ede (
  input [(1 - 1):0] ip,
  output [(1 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire ip_1_26;
  reg op_mem_22_20[0:(5 - 1)];
  initial
    begin
      op_mem_22_20[0] = 1'b0;
      op_mem_22_20[1] = 1'b0;
      op_mem_22_20[2] = 1'b0;
      op_mem_22_20[3] = 1'b0;
      op_mem_22_20[4] = 1'b0;
    end
  wire op_mem_22_20_front_din;
  wire op_mem_22_20_back;
  wire op_mem_22_20_push_front_pop_back_en;
  localparam [(3 - 1):0] const_value = 3'b101;
  wire internal_ip_12_1_bitnot;
  assign ip_1_26 = ip;
  assign op_mem_22_20_back = op_mem_22_20[4];
  always @(posedge clk)
    begin:proc_op_mem_22_20
      integer i;
      if (((ce == 1'b1) && (op_mem_22_20_push_front_pop_back_en == 1'b1)))
        begin
          for (i=4; i>=1; i=i-1)
            begin
              op_mem_22_20[i] <= op_mem_22_20[i-1];
            end
          op_mem_22_20[0] <= op_mem_22_20_front_din;
        end
    end
  assign internal_ip_12_1_bitnot = ~ip_1_26;
  assign op_mem_22_20_front_din = internal_ip_12_1_bitnot;
  assign op_mem_22_20_push_front_pop_back_en = 1'b1;
  assign op = op_mem_22_20_back;
endmodule
 



module logical_8641388092 (
  input [(1 - 1):0] d0,
  input [(1 - 1):0] d1,
  output [(1 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire d0_1_24;
  wire d1_1_27;
  reg latency_pipe_5_26[0:(1 - 1)];
  initial
    begin
      latency_pipe_5_26[0] = 1'b0;
    end
  wire latency_pipe_5_26_front_din;
  wire latency_pipe_5_26_back;
  wire latency_pipe_5_26_push_front_pop_back_en;
  wire fully_2_1_bit;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign latency_pipe_5_26_back = latency_pipe_5_26[0];
  always @(posedge clk)
    begin:proc_latency_pipe_5_26
      integer i;
      if (((ce == 1'b1) && (latency_pipe_5_26_push_front_pop_back_en == 1'b1)))
        begin
          latency_pipe_5_26[0] <= latency_pipe_5_26_front_din;
        end
    end
  assign fully_2_1_bit = d0_1_24 ^ d1_1_27;
  assign latency_pipe_5_26_front_din = fully_2_1_bit;
  assign latency_pipe_5_26_push_front_pop_back_en = 1'b1;
  assign y = latency_pipe_5_26_back;
endmodule
 



module inverter_33a63b558a (
  input [(1 - 1):0] ip,
  output [(1 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire ip_1_26;
  reg op_mem_22_20[0:(1 - 1)];
  initial
    begin
      op_mem_22_20[0] = 1'b0;
    end
  wire op_mem_22_20_front_din;
  wire op_mem_22_20_back;
  wire op_mem_22_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value = 1'b1;
  wire internal_ip_12_1_bitnot;
  assign ip_1_26 = ip;
  assign op_mem_22_20_back = op_mem_22_20[0];
  always @(posedge clk)
    begin:proc_op_mem_22_20
      integer i;
      if (((ce == 1'b1) && (op_mem_22_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_22_20[0] <= op_mem_22_20_front_din;
        end
    end
  assign internal_ip_12_1_bitnot = ~ip_1_26;
  assign op_mem_22_20_push_front_pop_back_en = 1'b0;
  assign op = internal_ip_12_1_bitnot;
endmodule
 


//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xlcounter_free_duc_16ch_341 (ce, clr, clk, op, up, load, din, en, rst);
parameter core_name0= "";
parameter op_width= 5;
parameter op_arith= `xlSigned;
input ce, clr, clk;
input up, load;
input [op_width-1:0] din;
input en, rst;
output [op_width-1:0] op;
parameter [(8*op_width)-1:0] oneStr = { op_width{"1"}};
wire  core_sinit;
wire  core_ce;
wire [op_width-1:0] op_net;
   assign core_ce = ce & en;
   assign core_sinit = (clr | rst) & ce;
   assign op = op_net;
generate
  if (core_name0 == "cntr_11_0_76451075d188e63f")
    begin:comp0
    cntr_11_0_76451075d188e63f core_instance0 (
        .clk(clk),
        .ce(core_ce),
        .sinit(core_sinit),
        .q(op_net)
      );
  end
endgenerate
endmodule


module logical_d5c14b9908 (
  input [(1 - 1):0] d0,
  input [(1 - 1):0] d1,
  output [(1 - 1):0] y,
  input clk,
  input ce,
  input clr);
  wire d0_1_24;
  wire d1_1_27;
  reg latency_pipe_5_26[0:(5 - 1)];
  initial
    begin
      latency_pipe_5_26[0] = 1'b0;
      latency_pipe_5_26[1] = 1'b0;
      latency_pipe_5_26[2] = 1'b0;
      latency_pipe_5_26[3] = 1'b0;
      latency_pipe_5_26[4] = 1'b0;
    end
  wire latency_pipe_5_26_front_din;
  wire latency_pipe_5_26_back;
  wire latency_pipe_5_26_push_front_pop_back_en;
  wire fully_2_1_bit;
  assign d0_1_24 = d0;
  assign d1_1_27 = d1;
  assign latency_pipe_5_26_back = latency_pipe_5_26[4];
  always @(posedge clk)
    begin:proc_latency_pipe_5_26
      integer i;
      if (((ce == 1'b1) && (latency_pipe_5_26_push_front_pop_back_en == 1'b1)))
        begin
          for (i=4; i>=1; i=i-1)
            begin
              latency_pipe_5_26[i] <= latency_pipe_5_26[i-1];
            end
          latency_pipe_5_26[0] <= latency_pipe_5_26_front_din;
        end
    end
  assign fully_2_1_bit = d0_1_24 ^ d1_1_27;
  assign latency_pipe_5_26_front_din = fully_2_1_bit;
  assign latency_pipe_5_26_push_front_pop_back_en = 1'b1;
  assign y = latency_pipe_5_26_back;
endmodule
 



module accum_8dccba219b (
  input [(10 - 1):0] b,
  output [(10 - 1):0] q,
  input clk,
  input ce,
  input clr);
  wire [(10 - 1):0] b_17_24;
  reg [(10 - 1):0] accum_reg_41_23 = 10'b0000000000;
  localparam [(1 - 1):0] const_value = 1'b0;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  localparam [(1 - 1):0] const_value_x_000001 = 1'b1;
  assign b_17_24 = b;
  always @(posedge clk)
    begin:proc_accum_reg_41_23
      if ((ce == 1'b1))
        begin
          accum_reg_41_23 <= accum_reg_41_23 + b_17_24;
        end
    end
  assign q = accum_reg_41_23;
endmodule
 



module constant_ae323e07fc (
  output [(1 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 1'b0;
endmodule
 



module constant_66f4f3b646 (
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 18'b000000000000000000;
endmodule
 



module constant_b0803b3578 (
  output [(10 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 10'b0100000000;
endmodule
 


//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xldpram_duc_16ch_341 (dina, addra, wea, a_ce, a_clk, rsta, ena, douta, dinb, addrb, web, b_ce, b_clk, rstb, enb, doutb);
parameter core_name0= "";
parameter c_width_a= 13;
parameter c_address_width_a= 4;
parameter c_width_b= 13;
parameter c_address_width_b= 4;
parameter latency= 1;

input [c_width_a-1:0] dina;
input [c_address_width_a-1:0] addra;
input wea, a_ce, a_clk, rsta, ena;
input [c_width_b-1:0] dinb;
input [c_address_width_b-1:0] addrb;
input web, b_ce, b_clk, rstb, enb;
output [c_width_a-1:0] douta;
output [c_width_b-1:0] doutb;
wire [c_address_width_a-1:0] core_addra;
wire [c_address_width_b-1:0] core_addrb;
wire [c_width_a-1:0] core_dina,core_douta,dly_douta;
wire [c_width_b-1:0] core_dinb,core_doutb,dly_doutb;
wire  core_wea,core_web;
wire  core_a_ce,core_b_ce;
wire  sinita,sinitb;
assign core_addra = addra;
assign core_dina = dina;
assign douta = dly_douta;
assign core_wea = wea;
assign core_a_ce = a_ce & ena;
assign sinita = rsta & a_ce;
assign core_addrb = addrb;
assign core_dinb = dinb;
assign doutb = dly_doutb;
assign core_web = web;
assign core_b_ce = b_ce & enb;
assign sinitb = rstb  & b_ce;
generate
  if (core_name0 == "bmg_72_5fc6d969158b1ced")
    begin:comp0
    bmg_72_5fc6d969158b1ced core_instance0 (
                              .addra(core_addra),
      .clka(a_clk),
      .addrb(core_addrb),
      .clkb(b_clk),
      .dina(core_dina),
      .wea(core_wea),
      .dinb(core_dinb),
      .web(core_web),
      .ena(core_a_ce),
      .enb(core_b_ce),
      .douta(core_douta),
      .doutb(core_doutb)
                );
  end
if (latency > 2)
  begin:latency_test_instA
   synth_reg # (c_width_a, latency-2)
   regA(
     .i(core_douta),
     .ce(core_a_ce),
     .clr(1'b0),
     .clk(a_clk),
     .o(dly_douta));
  end
if (latency > 2)
  begin:latency_test_instB
   synth_reg # (c_width_b, latency-2)
   regB(
     .i(core_doutb),
     .ce(core_b_ce),
     .clr(1'b0),
     .clk(b_clk),
     .o(dly_doutb));
  end

if (latency <= 2)
   begin:latency1
     assign dly_douta = core_douta;
     assign dly_doutb = core_doutb;
   end
endgenerate
endmodule


module constant_3660c43b3c (
  output [(25 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 25'b0000000000000000000000000;
endmodule
 



module opmode_2a00e03ade (
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  localparam [(1 - 1):0] const_value = 1'b0;
  localparam [(20 - 1):0] const_value_x_000000 = 20'b00100000000000110101;
  localparam [(5 - 1):0] const_value_x_000001 = 5'b00100;
  localparam [(3 - 1):0] const_value_x_000002 = 3'b000;
  localparam [(11 - 1):0] const_value_x_000003 = 11'b00000110101;
  localparam [(20 - 1):0] const_value_x_000004 = 20'b00100000000000110101;
  assign op = 20'b00100000000000110101;
endmodule
 



module opmode_6aca2f0a6e (
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  localparam [(1 - 1):0] const_value = 1'b0;
  localparam [(20 - 1):0] const_value_x_000000 = 20'b01100000000000010101;
  localparam [(5 - 1):0] const_value_x_000001 = 5'b01100;
  localparam [(3 - 1):0] const_value_x_000002 = 3'b000;
  localparam [(11 - 1):0] const_value_x_000003 = 11'b00000010101;
  localparam [(20 - 1):0] const_value_x_000004 = 20'b01100000000000010101;
  assign op = 20'b01100000000000010101;
endmodule
 



module opmode_bddb7c5c56 (
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  localparam [(1 - 1):0] const_value = 1'b0;
  localparam [(20 - 1):0] const_value_x_000000 = 20'b00000000000000010101;
  localparam [(5 - 1):0] const_value_x_000001 = 5'b00000;
  localparam [(3 - 1):0] const_value_x_000002 = 3'b000;
  localparam [(11 - 1):0] const_value_x_000003 = 11'b00000010101;
  localparam [(20 - 1):0] const_value_x_000004 = 20'b00000000000000010101;
  assign op = 20'b00000000000000010101;
endmodule
 



module constant_34794c595f (
  output [(48 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 48'b000000000000000000000000000011111111111111111111;
endmodule
 


//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
module xlsprom_duc_16ch_341 (addr, en, rst, ce, clk, data);
   parameter core_name0= "";
   parameter latency= 1;
   parameter c_width= 12;
   parameter c_address_width= 4;
   input [c_address_width-1:0] addr;
   input en;
   input rst;
   input ce;
   input clk;
   output [c_width-1:0] data;
   wire [c_address_width-1:0] core_addr;
   wire [c_width-1:0] core_data_out;
   wire  core_ce, sinit;
   assign core_addr = addr;

   assign core_ce = ce & en;
   assign sinit = rst & ce;
generate
if (core_name0 == "bmg_72_c0e7027c8d56f068")
begin:comp1
  bmg_72_c0e7027c8d56f068 core_instance0 (
                    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out)
        );
end
if (core_name0 == "bmg_72_0b6075e08c22268d")
begin:comp3
  bmg_72_0b6075e08c22268d core_instance1 (
                    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out)
        );
end
if (core_name0 == "bmg_72_88bd69a7e506f2a2")
begin:comp5
  bmg_72_88bd69a7e506f2a2 core_instance2 (
                    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out)
        );
end
if (core_name0 == "bmg_72_2f2b227d5258d685")
begin:comp7
  bmg_72_2f2b227d5258d685 core_instance3 (
                    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out)
        );
end
if (core_name0 == "bmg_72_9cba7eb6526fc26f")
begin:comp9
  bmg_72_9cba7eb6526fc26f core_instance4 (
                    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out)
        );
end
if (core_name0 == "bmg_72_e18a8bcda58a41cd")
begin:comp11
  bmg_72_e18a8bcda58a41cd core_instance5 (
                    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out)
        );
end
if (core_name0 == "bmg_72_b297e10d233cb875")
begin:comp13
  bmg_72_b297e10d233cb875 core_instance6 (
                    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out)
        );
end
if (core_name0 == "bmg_72_a3b5d83d934b45b5")
begin:comp15
  bmg_72_a3b5d83d934b45b5 core_instance7 (
                    .addra(core_addr),
    .clka(clk),
    .ena(core_ce),
    .douta(core_data_out)
        );
end
 if (latency > 1)
     begin:latency_test
        synth_reg # (c_width, latency-1)
          reg1 (
               .i(core_data_out),
               .ce(core_ce),
               .clr(1'b0),
               .clk(clk),
               .o(data));
     end

   if (latency <= 1)
     begin:latency_1
        assign data = core_data_out;
     end
endgenerate
endmodule


module constant_dc846bf42d (
  output [(10 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 10'b0000001100;
endmodule
 



module opmode_3711ab4973 (
  output [(20 - 1):0] op,
  input clk,
  input ce,
  input clr);
  localparam [(1 - 1):0] const_value = 1'b0;
  localparam [(20 - 1):0] const_value_x_000000 = 20'b00000000000000000101;
  localparam [(5 - 1):0] const_value_x_000001 = 5'b00000;
  localparam [(3 - 1):0] const_value_x_000002 = 3'b000;
  localparam [(11 - 1):0] const_value_x_000003 = 11'b00000000101;
  localparam [(20 - 1):0] const_value_x_000004 = 20'b00000000000000000101;
  assign op = 20'b00000000000000000101;
endmodule
 



module reinterpret_84fa2b7df8 (
  input [(48 - 1):0] input_port,
  output [(48 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire signed [(48 - 1):0] input_port_1_40;
  wire [(48 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 


//-----------------------------------------------------------------
// System Generator version 14.5 VERILOG source file.
//
// Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
// text/file contains proprietary, confidential information of Xilinx,
// Inc., is distributed under license from Xilinx, Inc., and may be used,
// copied and/or disclosed only pursuant to the terms of a valid license
// agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
// this text/file solely for design, simulation, implementation and
// creation of design files limited to Xilinx devices or technologies.
// Use with non-Xilinx devices or technologies is expressly prohibited
// and immediately terminates your license unless covered by a separate
// agreement.
//
// Xilinx is providing this design, code, or information "as is" solely
// for use in developing programs and solutions for Xilinx devices.  By
// providing this design, code, or information as one possible
// implementation of this feature, application or standard, Xilinx is
// making no representation that this implementation is free from any
// claims of infringement.  You are responsible for obtaining any rights
// you may require for your implementation.  Xilinx expressly disclaims
// any warranty whatsoever with respect to the adequacy of the
// implementation, including but not limited to warranties of
// merchantability or fitness for a particular purpose.
//
// Xilinx products are not intended for use in life support appliances,
// devices, or systems.  Use in such applications is expressly prohibited.
//
// Any modifications that are made to the source code are done at the user's
// sole risk and will be unsupported.
//
// This copyright and support notice must be retained as part of this
// text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
// reserved.
//-----------------------------------------------------------------
`timescale 1 ns / 10 ps
module xlregister (d, rst, en, ce, clk, q);
   parameter d_width = 5;
   parameter init_value = 'b0;

   input [d_width-1:0] d;
   input rst, en, ce, clk;
   output [d_width-1:0] q;
   wire internal_clr, internal_ce;
   assign internal_clr = rst & ce;
   assign internal_ce  = ce & en;

   synth_reg_w_init #(.width(d_width),
                      .init_index(2),
                      .init_value(init_value),
                      .latency(1))
   synth_reg_inst(.i(d),
                  .ce(internal_ce),
                  .clr(internal_clr),
                  .clk(clk),
                  .o(q));
endmodule


module reinterpret_9f3848bc50 (
  input [(5 - 1):0] input_port,
  output [(5 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(5 - 1):0] input_port_1_40;
  wire signed [(5 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_b41d29f193 (
  input [(10 - 1):0] input_port,
  output [(10 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire signed [(10 - 1):0] input_port_1_40;
  wire [(10 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_3f5d978749 (
  input [(6 - 1):0] input_port,
  output [(6 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(6 - 1):0] input_port_1_40;
  assign input_port_1_40 = input_port;
  assign output_port = input_port_1_40;
endmodule
 



module reinterpret_8eee8341d8 (
  input [(7 - 1):0] input_port,
  output [(7 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(7 - 1):0] input_port_1_40;
  wire signed [(7 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_fd8afbe046 (
  input [(10 - 1):0] input_port,
  output [(10 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(10 - 1):0] input_port_1_40;
  wire signed [(10 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_94dfdafd95 (
  input [(12 - 1):0] input_port,
  output [(12 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(12 - 1):0] input_port_1_40;
  wire signed [(12 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module shift_85f5a5ebd0 (
  input [(10 - 1):0] ip,
  output [(10 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(10 - 1):0] ip_1_23;
  localparam signed [(10 - 1):0] const_value = 10'sb0000000000;
  reg signed [(10 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 10'b0000000000;
    end
  wire signed [(10 - 1):0] op_mem_46_20_front_din;
  wire signed [(10 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(14 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(10 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{4{ip_1_23[9]}}, ip_1_23[9:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[13]}}, cast_internal_ip_27_3_rsh[13:5]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_39b9422678 (
  input [(12 - 1):0] ip,
  output [(12 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(12 - 1):0] ip_1_23;
  localparam signed [(12 - 1):0] const_value = 12'sb000000000000;
  reg signed [(12 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 12'b000000000000;
    end
  wire signed [(12 - 1):0] op_mem_46_20_front_din;
  wire signed [(12 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(16 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(12 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{4{ip_1_23[11]}}, ip_1_23[11:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[15]}}, cast_internal_ip_27_3_rsh[15:5]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_af45bff5a0 (
  input [(18 - 1):0] ip,
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(18 - 1):0] ip_1_23;
  localparam signed [(18 - 1):0] const_value = 18'sb000000000000000000;
  reg signed [(18 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 18'b000000000000000000;
    end
  wire signed [(18 - 1):0] op_mem_46_20_front_din;
  wire signed [(18 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(23 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(18 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{5{ip_1_23[17]}}, ip_1_23[17:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[22]}}, cast_internal_ip_27_3_rsh[22:6]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_13f7182392 (
  input [(18 - 1):0] ip,
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(18 - 1):0] ip_1_23;
  localparam signed [(18 - 1):0] const_value = 18'sb000000000000000000;
  reg signed [(18 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 18'b000000000000000000;
    end
  wire signed [(18 - 1):0] op_mem_46_20_front_din;
  wire signed [(18 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(25 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(18 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{7{ip_1_23[17]}}, ip_1_23[17:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[24]}}, cast_internal_ip_27_3_rsh[24:8]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_35e4e03aef (
  input [(18 - 1):0] ip,
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(18 - 1):0] ip_1_23;
  localparam signed [(18 - 1):0] const_value = 18'sb000000000000000000;
  reg signed [(18 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 18'b000000000000000000;
    end
  wire signed [(18 - 1):0] op_mem_46_20_front_din;
  wire signed [(18 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(30 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(18 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{12{ip_1_23[17]}}, ip_1_23[17:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[29]}}, cast_internal_ip_27_3_rsh[29:13]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module reinterpret_feb184a5ad (
  input [(8 - 1):0] input_port,
  output [(8 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(8 - 1):0] input_port_1_40;
  wire signed [(8 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_34f6390c19 (
  input [(9 - 1):0] input_port,
  output [(9 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire signed [(9 - 1):0] input_port_1_40;
  wire [(9 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_016d92ab20 (
  input [(7 - 1):0] input_port,
  output [(7 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(7 - 1):0] input_port_1_40;
  assign input_port_1_40 = input_port;
  assign output_port = input_port_1_40;
endmodule
 



module reinterpret_6200c8761b (
  input [(15 - 1):0] input_port,
  output [(15 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(15 - 1):0] input_port_1_40;
  wire signed [(15 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_55833616ec (
  input [(13 - 1):0] input_port,
  output [(13 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(13 - 1):0] input_port_1_40;
  wire signed [(13 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module shift_447ff429c9 (
  input [(15 - 1):0] ip,
  output [(15 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(15 - 1):0] ip_1_23;
  localparam signed [(15 - 1):0] const_value = 15'sb000000000000000;
  reg signed [(15 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 15'b000000000000000;
    end
  wire signed [(15 - 1):0] op_mem_46_20_front_din;
  wire signed [(15 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(22 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(15 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{7{ip_1_23[14]}}, ip_1_23[14:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[21]}}, cast_internal_ip_27_3_rsh[21:8]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_05a6d83f8c (
  input [(16 - 1):0] ip,
  output [(16 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(16 - 1):0] ip_1_23;
  localparam signed [(16 - 1):0] const_value = 16'sb0000000000000000;
  reg signed [(16 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 16'b0000000000000000;
    end
  wire signed [(16 - 1):0] op_mem_46_20_front_din;
  wire signed [(16 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(23 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(16 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{7{ip_1_23[15]}}, ip_1_23[15:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[22]}}, cast_internal_ip_27_3_rsh[22:8]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_ed17a56c3a (
  input [(13 - 1):0] ip,
  output [(13 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(13 - 1):0] ip_1_23;
  localparam signed [(13 - 1):0] const_value = 13'sb0000000000000;
  reg signed [(13 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 13'b0000000000000;
    end
  wire signed [(13 - 1):0] op_mem_46_20_front_din;
  wire signed [(13 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(20 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(13 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{7{ip_1_23[12]}}, ip_1_23[12:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[19]}}, cast_internal_ip_27_3_rsh[19:8]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_e2f66c8512 (
  input [(18 - 1):0] ip,
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(18 - 1):0] ip_1_23;
  localparam signed [(18 - 1):0] const_value = 18'sb000000000000000000;
  reg signed [(18 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 18'b000000000000000000;
    end
  wire signed [(18 - 1):0] op_mem_46_20_front_din;
  wire signed [(18 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(19 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(18 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{1{ip_1_23[17]}}, ip_1_23[17:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[18]}}, cast_internal_ip_27_3_rsh[18:2]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_e2efd1e2c2 (
  input [(18 - 1):0] ip,
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(18 - 1):0] ip_1_23;
  localparam signed [(18 - 1):0] const_value = 18'sb000000000000000000;
  reg signed [(18 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 18'b000000000000000000;
    end
  wire signed [(18 - 1):0] op_mem_46_20_front_din;
  wire signed [(18 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(22 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(18 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{4{ip_1_23[17]}}, ip_1_23[17:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[21]}}, cast_internal_ip_27_3_rsh[21:5]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_42c206eba8 (
  input [(18 - 1):0] ip,
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(18 - 1):0] ip_1_23;
  localparam signed [(18 - 1):0] const_value = 18'sb000000000000000000;
  reg signed [(18 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 18'b000000000000000000;
    end
  wire signed [(18 - 1):0] op_mem_46_20_front_din;
  wire signed [(18 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(20 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(18 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{2{ip_1_23[17]}}, ip_1_23[17:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[19]}}, cast_internal_ip_27_3_rsh[19:3]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module reinterpret_87da68fdf8 (
  input [(18 - 1):0] input_port,
  output [(18 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(18 - 1):0] input_port_1_40;
  wire signed [(18 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module shift_572bccbff0 (
  input [(18 - 1):0] ip,
  output [(18 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(18 - 1):0] ip_1_23;
  localparam signed [(18 - 1):0] const_value = 18'sb000000000000000000;
  reg signed [(18 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 18'b000000000000000000;
    end
  wire signed [(18 - 1):0] op_mem_46_20_front_din;
  wire signed [(18 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = ip_1_23;
endmodule
 



module shift_5d11edb312 (
  input [(21 - 1):0] ip,
  output [(21 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(21 - 1):0] ip_1_23;
  localparam signed [(21 - 1):0] const_value = 21'sb000000000000000000000;
  reg signed [(21 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 21'b000000000000000000000;
    end
  wire signed [(21 - 1):0] op_mem_46_20_front_din;
  wire signed [(21 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(25 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(21 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{4{ip_1_23[20]}}, ip_1_23[20:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[24]}}, cast_internal_ip_27_3_rsh[24:5]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_e97ef80d67 (
  input [(21 - 1):0] ip,
  output [(21 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(21 - 1):0] ip_1_23;
  localparam signed [(21 - 1):0] const_value = 21'sb000000000000000000000;
  reg signed [(21 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 21'b000000000000000000000;
    end
  wire signed [(21 - 1):0] op_mem_46_20_front_din;
  wire signed [(21 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(27 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(21 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{6{ip_1_23[20]}}, ip_1_23[20:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[26]}}, cast_internal_ip_27_3_rsh[26:7]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module reinterpret_81e883cd82 (
  input [(9 - 1):0] input_port,
  output [(9 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(9 - 1):0] input_port_1_40;
  wire signed [(9 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_79f2a2c095 (
  input [(17 - 1):0] input_port,
  output [(17 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(17 - 1):0] input_port_1_40;
  wire signed [(17 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module shift_0be5f5842d (
  input [(17 - 1):0] ip,
  output [(17 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(17 - 1):0] ip_1_23;
  localparam signed [(17 - 1):0] const_value = 17'sb00000000000000000;
  reg signed [(17 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 17'b00000000000000000;
    end
  wire signed [(17 - 1):0] op_mem_46_20_front_din;
  wire signed [(17 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(24 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(17 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{7{ip_1_23[16]}}, ip_1_23[16:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[23]}}, cast_internal_ip_27_3_rsh[23:8]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_0b3d34a3d5 (
  input [(19 - 1):0] ip,
  output [(19 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(19 - 1):0] ip_1_23;
  localparam signed [(19 - 1):0] const_value = 19'sb0000000000000000000;
  reg signed [(19 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 19'b0000000000000000000;
    end
  wire signed [(19 - 1):0] op_mem_46_20_front_din;
  wire signed [(19 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(20 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(19 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{1{ip_1_23[18]}}, ip_1_23[18:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[19]}}, cast_internal_ip_27_3_rsh[19:2]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_bc177199ac (
  input [(19 - 1):0] ip,
  output [(19 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(19 - 1):0] ip_1_23;
  localparam signed [(19 - 1):0] const_value = 19'sb0000000000000000000;
  reg signed [(19 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 19'b0000000000000000000;
    end
  wire signed [(19 - 1):0] op_mem_46_20_front_din;
  wire signed [(19 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(22 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(19 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{3{ip_1_23[18]}}, ip_1_23[18:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[21]}}, cast_internal_ip_27_3_rsh[21:4]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module reinterpret_7fc77e4dea (
  input [(11 - 1):0] input_port,
  output [(11 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(11 - 1):0] input_port_1_40;
  wire signed [(11 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module reinterpret_888f8372ca (
  input [(19 - 1):0] input_port,
  output [(19 - 1):0] output_port,
  input clk,
  input ce,
  input clr);
  wire [(19 - 1):0] input_port_1_40;
  wire signed [(19 - 1):0] output_port_5_5_force;
  assign input_port_1_40 = input_port;
  assign output_port_5_5_force = input_port_1_40;
  assign output_port = output_port_5_5_force;
endmodule
 



module shift_ca62c0bb60 (
  input [(19 - 1):0] ip,
  output [(19 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(19 - 1):0] ip_1_23;
  localparam signed [(19 - 1):0] const_value = 19'sb0000000000000000000;
  reg signed [(19 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 19'b0000000000000000000;
    end
  wire signed [(19 - 1):0] op_mem_46_20_front_din;
  wire signed [(19 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  wire signed [(26 - 1):0] cast_internal_ip_27_3_rsh;
  wire signed [(19 - 1):0] cast_internal_ip_36_3_convert;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign cast_internal_ip_27_3_rsh = {{7{ip_1_23[18]}}, ip_1_23[18:0]};
  assign cast_internal_ip_36_3_convert = {{1{cast_internal_ip_27_3_rsh[25]}}, cast_internal_ip_27_3_rsh[25:8]};
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = cast_internal_ip_36_3_convert;
endmodule
 



module shift_c01ac94bc0 (
  input [(19 - 1):0] ip,
  output [(19 - 1):0] op,
  input clk,
  input ce,
  input clr);
  wire signed [(19 - 1):0] ip_1_23;
  localparam signed [(19 - 1):0] const_value = 19'sb0000000000000000000;
  reg signed [(19 - 1):0] op_mem_46_20[0:(1 - 1)];
  initial
    begin
      op_mem_46_20[0] = 19'b0000000000000000000;
    end
  wire signed [(19 - 1):0] op_mem_46_20_front_din;
  wire signed [(19 - 1):0] op_mem_46_20_back;
  wire op_mem_46_20_push_front_pop_back_en;
  localparam [(1 - 1):0] const_value_x_000000 = 1'b1;
  assign ip_1_23 = ip;
  assign op_mem_46_20_back = op_mem_46_20[0];
  always @(posedge clk)
    begin:proc_op_mem_46_20
      integer i;
      if (((ce == 1'b1) && (op_mem_46_20_push_front_pop_back_en == 1'b1)))
        begin
          op_mem_46_20[0] <= op_mem_46_20_front_din;
        end
    end
  assign op_mem_46_20_push_front_pop_back_en = 1'b0;
  assign op = ip_1_23;
endmodule
 



module constant_c3c0af03bb (
  output [(19 - 1):0] op,
  input clk,
  input ce,
  input clr);
  assign op = 19'b0000000000000000011;
endmodule
 

// Generated from Simulink block "duc_16ch_341/HBF1 Filter/0.137184776786555_1"

module x0_137184776786555_1_module_b0b8561fd5 (
  ce_1,
  clk_1,
  in_x0,
  out_x0
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [16:0] in_x0;
  output [19:0] out_x0;

  wire [18:0] addsub1_s_net;
  wire [25:0] addsub2_s_net;
  wire [16:0] addsub2_s_net_x1;
  wire [21:0] addsub3_s_net;
  wire [29:0] addsub4_s_net;
  wire [0:0] ce_1_sg_x0;
  wire [0:0] clk_1_sg_x0;
  wire [21:0] convert2_dout_net;
  wire [18:0] convert3_dout_net;
  wire [25:0] convert4_dout_net;
  wire [29:0] convert5_dout_net;
  wire [31:0] convert6_dout_net;
  wire [19:0] convert7_dout_net_x0;
  wire [18:0] delay_q_net;
  wire [18:0] shift1_op_net;
  wire [31:0] shift2_op_net;
  wire [18:0] shift3_op_net;
  wire [18:0] shift4_op_net;
  wire [21:0] shift5_op_net;
  wire [25:0] shift6_op_net;
  wire [21:0] shift7_op_net;
  wire [29:0] shift9_op_net;

  assign ce_1_sg_x0 = ce_1;
  assign clk_1_sg_x0 = clk_1;
  assign addsub2_s_net_x1 = in_x0;
  assign out_x0 = convert7_dout_net_x0;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(19))
  addsub1 (
    .a(shift1_op_net),
    .b(shift4_op_net),
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(24),
    .a_width(26),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(27),
    .core_name0("addsb_11_0_315e1457f99dae5e"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(27),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(24),
    .s_width(26))
  addsub2 (
    .a(shift6_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(20),
    .a_width(22),
    .b_arith(`xlSigned),
    .b_bin_pt(20),
    .b_width(22),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(23),
    .core_name0("addsb_11_0_ccf4ef11a52a233f"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(23),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(20),
    .s_width(22))
  addsub3 (
    .a(shift7_op_net),
    .b(shift5_op_net),
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(28),
    .a_width(30),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(31),
    .core_name0("addsb_11_0_f1b619e12671c199"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(31),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(28),
    .s_width(30))
  addsub4 (
    .a(shift9_op_net),
    .b(delay_q_net),
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(17),
    .dout_arith(2),
    .dout_bin_pt(20),
    .dout_width(22),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .din(addsub2_s_net_x1),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(17),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .din(addsub2_s_net_x1),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(20),
    .din_width(22),
    .dout_arith(2),
    .dout_bin_pt(24),
    .dout_width(26),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(24),
    .din_width(26),
    .dout_arith(2),
    .dout_bin_pt(28),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(28),
    .din_width(30),
    .dout_arith(2),
    .dout_bin_pt(30),
    .dout_width(32),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .din(addsub4_s_net),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(30),
    .din_width(32),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .din(shift2_op_net),
    .en(1'b1),
    .dout(convert7_dout_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .d(shift3_op_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  shift_3fa2663220  shift1 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift1_op_net)
  );

  shift_d13a4b790a  shift2 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift2_op_net)
  );

  shift_091db5281e  shift3 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_091db5281e  shift4 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift4_op_net)
  );

  shift_6a42af8a02  shift5 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift5_op_net)
  );

  shift_860703fe20  shift6 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .ip(convert4_dout_net),
    .op(shift6_op_net)
  );

  shift_773079a115  shift7 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift7_op_net)
  );

  shift_2b728df15b  shift9 (
    .ce(ce_1_sg_x0),
    .clk(clk_1_sg_x0),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift9_op_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF1 Filter/TDM"

module tdm_module_a307bb0ec5 (
  ce_1,
  clk_1,
  in1,
  in2,
  out_x0,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] in1;
  input [15:0] in2;
  input [0:0] sel;
  output [15:0] out_x0;

  wire [0:0] ce_1_sg_x2;
  wire [0:0] clk_1_sg_x2;
  wire [15:0] delay14_q_net_x0;
  wire [15:0] delay6_q_net_x0;
  wire [15:0] mux1_y_net_x0;
  wire [0:0] sel_counter_op_net_x0;

  assign ce_1_sg_x2 = ce_1;
  assign clk_1_sg_x2 = clk_1;
  assign delay14_q_net_x0 = in1;
  assign delay6_q_net_x0 = in2;
  assign out_x0 = mux1_y_net_x0;
  assign sel_counter_op_net_x0 = sel;


  mux_1f6c522247  mux1 (
    .ce(ce_1_sg_x2),
    .clk(clk_1_sg_x2),
    .clr(1'b0),
    .d0(delay14_q_net_x0),
    .d1(delay6_q_net_x0),
    .sel(sel_counter_op_net_x0),
    .y(mux1_y_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF1 Filter/coef1_1"

module coef1_1_module_2a9b771d42 (
  a,
  ce_1,
  clk_1,
  d,
  out_x0
);

  input [15:0] a;
  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] d;
  output [19:0] out_x0;

  wire [0:0] ce_1_sg_x6;
  wire [0:0] clk_1_sg_x6;
  wire [47:0] constant1_op_net;
  wire [17:0] constant_op_net;
  wire [17:0] convert1_dout_net;
  wire [24:0] convert2_dout_net;
  wire [19:0] convert3_dout_net_x0;
  wire [24:0] convert4_dout_net;
  wire [29:0] convert5_dout_net;
  wire [15:0] delay30_q_net_x0;
  wire [15:0] delay7_q_net_x0;
  wire [47:0] dsp48e1_4_p_net;
  wire [19:0] opmode1_op_net;
  wire [17:0] reinterpret1_output_port_net;
  wire [47:0] reinterpret2_output_port_net;
  wire [15:0] reinterpret3_output_port_net;
  wire [15:0] reinterpret_output_port_net;

  assign delay30_q_net_x0 = a;
  assign ce_1_sg_x6 = ce_1;
  assign clk_1_sg_x6 = clk_1;
  assign delay7_q_net_x0 = d;
  assign out_x0 = convert3_dout_net_x0;


  constant_d1c6dff675  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  constant_93b414a047  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x6),
    .clk(clk_1_sg_x6),
    .clr(1'b0),
    .din(reinterpret_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(32),
    .din_width(48),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x6),
    .clk(clk_1_sg_x6),
    .clr(1'b0),
    .din(reinterpret2_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x6),
    .clk(clk_1_sg_x6),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(25),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x6),
    .clk(clk_1_sg_x6),
    .clr(1'b0),
    .din(convert2_dout_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(1),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(0),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(1),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(1),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_4 (
    .a(convert5_dout_net),
    .alumode(4'b0000),
    .b(convert1_dout_net),
    .c(constant1_op_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x6),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x6),
    .d(convert4_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .p(dsp48e1_4_p_net)
  );

  opmode_6481474c6d  opmode1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode1_op_net)
  );

  reinterpret_81b71e1f8b  reinterpret (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay30_q_net_x0),
    .output_port(reinterpret_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant_op_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_5668f8e576  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(dsp48e1_4_p_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay7_q_net_x0),
    .output_port(reinterpret3_output_port_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF1 Filter/coef3_1"

module coef3_1_module_92f65502bd (
  a,
  ce_1,
  clk_1,
  d,
  out_x0
);

  input [15:0] a;
  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] d;
  output [19:0] out_x0;

  wire [0:0] ce_1_sg_x8;
  wire [0:0] clk_1_sg_x8;
  wire [47:0] constant1_op_net;
  wire [17:0] constant_op_net;
  wire [17:0] convert1_dout_net;
  wire [24:0] convert2_dout_net;
  wire [19:0] convert3_dout_net_x0;
  wire [24:0] convert4_dout_net;
  wire [29:0] convert5_dout_net;
  wire [15:0] delay5_q_net_x0;
  wire [15:0] delay_q_net_x0;
  wire [47:0] dsp48e1_4_p_net;
  wire [19:0] opmode1_op_net;
  wire [17:0] reinterpret1_output_port_net;
  wire [47:0] reinterpret2_output_port_net;
  wire [15:0] reinterpret3_output_port_net;
  wire [15:0] reinterpret_output_port_net;

  assign delay5_q_net_x0 = a;
  assign ce_1_sg_x8 = ce_1;
  assign clk_1_sg_x8 = clk_1;
  assign delay_q_net_x0 = d;
  assign out_x0 = convert3_dout_net_x0;


  constant_d1c6dff675  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  constant_4d353c6047  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x8),
    .clk(clk_1_sg_x8),
    .clr(1'b0),
    .din(reinterpret_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(32),
    .din_width(48),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x8),
    .clk(clk_1_sg_x8),
    .clr(1'b0),
    .din(reinterpret2_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x8),
    .clk(clk_1_sg_x8),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(25),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x8),
    .clk(clk_1_sg_x8),
    .clr(1'b0),
    .din(convert2_dout_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(1),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(0),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(1),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(1),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_4 (
    .a(convert5_dout_net),
    .alumode(4'b0000),
    .b(convert1_dout_net),
    .c(constant1_op_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x8),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x8),
    .d(convert4_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .p(dsp48e1_4_p_net)
  );

  opmode_6481474c6d  opmode1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode1_op_net)
  );

  reinterpret_81b71e1f8b  reinterpret (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay5_q_net_x0),
    .output_port(reinterpret_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant_op_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_5668f8e576  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(dsp48e1_4_p_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay_q_net_x0),
    .output_port(reinterpret3_output_port_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF1 Filter/coef3_2"

module coef3_2_module_a7db674f46 (
  a,
  ce_1,
  clk_1,
  d,
  out_x0
);

  input [15:0] a;
  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] d;
  output [19:0] out_x0;

  wire [0:0] ce_1_sg_x9;
  wire [0:0] clk_1_sg_x9;
  wire [47:0] constant1_op_net;
  wire [17:0] constant_op_net;
  wire [17:0] convert1_dout_net;
  wire [24:0] convert2_dout_net;
  wire [19:0] convert3_dout_net_x0;
  wire [24:0] convert4_dout_net;
  wire [29:0] convert5_dout_net;
  wire [15:0] delay2_q_net_x0;
  wire [15:0] delay3_q_net_x0;
  wire [47:0] dsp48e1_4_p_net;
  wire [19:0] opmode1_op_net;
  wire [17:0] reinterpret1_output_port_net;
  wire [47:0] reinterpret2_output_port_net;
  wire [15:0] reinterpret3_output_port_net;
  wire [15:0] reinterpret_output_port_net;

  assign delay3_q_net_x0 = a;
  assign ce_1_sg_x9 = ce_1;
  assign clk_1_sg_x9 = clk_1;
  assign delay2_q_net_x0 = d;
  assign out_x0 = convert3_dout_net_x0;


  constant_d1c6dff675  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  constant_b293d8004e  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x9),
    .clk(clk_1_sg_x9),
    .clr(1'b0),
    .din(reinterpret_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(32),
    .din_width(48),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x9),
    .clk(clk_1_sg_x9),
    .clr(1'b0),
    .din(reinterpret2_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x9),
    .clk(clk_1_sg_x9),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(25),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x9),
    .clk(clk_1_sg_x9),
    .clr(1'b0),
    .din(convert2_dout_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(1),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(0),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(1),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(1),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_4 (
    .a(convert5_dout_net),
    .alumode(4'b0000),
    .b(convert1_dout_net),
    .c(constant1_op_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x9),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x9),
    .d(convert4_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .p(dsp48e1_4_p_net)
  );

  opmode_6481474c6d  opmode1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode1_op_net)
  );

  reinterpret_81b71e1f8b  reinterpret (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay3_q_net_x0),
    .output_port(reinterpret_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant_op_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_5668f8e576  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(dsp48e1_4_p_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay2_q_net_x0),
    .output_port(reinterpret3_output_port_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF1 Filter/reorder1"

module reorder1_module_772391b4f3 (
  addr,
  ce_1,
  clk_1,
  in1,
  in2,
  out1,
  out2
);

  input [3:0] addr;
  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] in1;
  input [15:0] in2;
  output [15:0] out1;
  output [15:0] out2;

  wire [3:0] addr_counter_op_net_x0;
  wire [0:0] ce_1_sg_x12;
  wire [0:0] clk_1_sg_x12;
  wire [31:0] concat_y_net;
  wire [0:0] constant4_op_net;
  wire [15:0] delay1_q_net_x0;
  wire [3:0] delay2_q_net;
  wire [15:0] delay_q_net_x0;
  wire [31:0] dual_port_ram_doutb_net;
  wire [15:0] mux1_y_net_x2;
  wire [15:0] mux1_y_net_x3;
  wire [15:0] reinterpret1_output_port_net;
  wire [15:0] reinterpret8_output_port_net;
  wire [15:0] reinterpret9_output_port_net;
  wire [15:0] reinterpret_output_port_net;
  wire [3:0] rom_data_net;
  wire [15:0] slice4_y_net;
  wire [15:0] slice5_y_net;

  assign addr_counter_op_net_x0 = addr;
  assign ce_1_sg_x12 = ce_1;
  assign clk_1_sg_x12 = clk_1;
  assign mux1_y_net_x2 = in1;
  assign mux1_y_net_x3 = in2;
  assign out1 = delay_q_net_x0;
  assign out2 = delay1_q_net_x0;


  concat_7e18b92ffa  concat (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .in0(reinterpret_output_port_net),
    .in1(reinterpret1_output_port_net),
    .y(concat_y_net)
  );

  constant_5e90e4a8ec  constant4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant4_op_net)
  );

  xldelay #(

    .latency(6),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay (
    .ce(ce_1_sg_x12),
    .clk(clk_1_sg_x12),
    .d(reinterpret8_output_port_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net_x0)
  );

  xldelay #(

    .latency(6),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay1 (
    .ce(ce_1_sg_x12),
    .clk(clk_1_sg_x12),
    .d(reinterpret9_output_port_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(4))
  delay2 (
    .ce(ce_1_sg_x12),
    .clk(clk_1_sg_x12),
    .d(addr_counter_op_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xldpram_dist_duc_16ch_341 #(

    .addr_width(4),
    .c_address_width(4),
    .c_width(32),
    .core_name0("dmg_72_903d17a1900ee539"),
    .latency(1))
  dual_port_ram (
    .a_ce(ce_1_sg_x12),
    .a_clk(clk_1_sg_x12),
    .addra(delay2_q_net),
    .addrb(rom_data_net),
    .b_ce(ce_1_sg_x12),
    .b_clk(clk_1_sg_x12),
    .dina(concat_y_net),
    .ena(1'b1),
    .enb(1'b1),
    .wea(constant4_op_net),
    .doutb(dual_port_ram_doutb_net)
  );

  reinterpret_2824f666f2  reinterpret (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(mux1_y_net_x2),
    .output_port(reinterpret_output_port_net)
  );

  reinterpret_2824f666f2  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(mux1_y_net_x3),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_dee95c6dbb  reinterpret8 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice4_y_net),
    .output_port(reinterpret8_output_port_net)
  );

  reinterpret_dee95c6dbb  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice5_y_net),
    .output_port(reinterpret9_output_port_net)
  );

  xlsprom_dist_duc_16ch_341 #(

    .addr_width(4),
    .c_address_width(4),
    .c_width(4),
    .core_name0("dmg_72_85ef246b9b71061d"),
    .latency(1))
  rom (
    .addr(delay2_q_net),
    .ce(ce_1_sg_x12),
    .clk(clk_1_sg_x12),
    .en(1'b1),
    .data(rom_data_net)
  );

  xlslice #(

    .new_lsb(16),
    .new_msb(31),
    .x_width(32),
    .y_width(16))
  slice4 (
    .x(dual_port_ram_doutb_net),
    .y(slice4_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(15),
    .x_width(32),
    .y_width(16))
  slice5 (
    .x(dual_port_ram_doutb_net),
    .y(slice5_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF1 Filter"

module hbf1_filter_module_9817535529 (
  ce_1,
  clk_1,
  in1,
  in2,
  out1,
  out2,
  out3,
  out4,
  rst,
  valid_out
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] in1;
  input [15:0] in2;
  input [0:0] rst;
  output [15:0] out1;
  output [15:0] out2;
  output [15:0] out3;
  output [15:0] out4;
  output [0:0] valid_out;

  wire [3:0] addr_counter_op_net_x1;
  wire [19:0] addsub10_s_net;
  wire [19:0] addsub11_s_net;
  wire [16:0] addsub2_s_net_x1;
  wire [19:0] addsub4_s_net;
  wire [19:0] addsub5_s_net;
  wire [19:0] addsub6_s_net;
  wire [16:0] addsub8_s_net_x0;
  wire [19:0] addsub9_s_net;
  wire [0:0] ce_1_sg_x14;
  wire [0:0] clk_1_sg_x14;
  wire [15:0] convert1_dout_net;
  wire [15:0] convert3_dout_net_x0;
  wire [19:0] convert3_dout_net_x1;
  wire [19:0] convert3_dout_net_x2;
  wire [19:0] convert3_dout_net_x3;
  wire [19:0] convert3_dout_net_x4;
  wire [19:0] convert3_dout_net_x5;
  wire [19:0] convert3_dout_net_x6;
  wire [15:0] convert4_dout_net_x0;
  wire [19:0] convert7_dout_net_x0;
  wire [19:0] convert7_dout_net_x1;
  wire [15:0] convert_dout_net;
  wire [15:0] delay10_q_net_x0;
  wire [15:0] delay11_q_net_x0;
  wire [15:0] delay12_q_net_x0;
  wire [15:0] delay13_q_net_x0;
  wire [15:0] delay14_q_net_x0;
  wire [15:0] delay15_q_net_x0;
  wire [15:0] delay16_q_net;
  wire [15:0] delay17_q_net_x0;
  wire [15:0] delay18_q_net_x0;
  wire [15:0] delay19_q_net_x0;
  wire [15:0] delay1_q_net;
  wire [15:0] delay1_q_net_x2;
  wire [15:0] delay1_q_net_x3;
  wire [15:0] delay2_q_net_x0;
  wire [15:0] delay30_q_net_x0;
  wire [15:0] delay31_q_net_x0;
  wire [0:0] delay33_q_net;
  wire [0:0] delay34_q_net_x0;
  wire [15:0] delay3_q_net_x0;
  wire [15:0] delay4_q_net;
  wire [15:0] delay5_q_net_x0;
  wire [15:0] delay6_q_net_x0;
  wire [15:0] delay7_q_net_x0;
  wire [15:0] delay8_q_net_x0;
  wire [15:0] delay9_q_net;
  wire [15:0] delay_q_net_x0;
  wire [15:0] delay_q_net_x3;
  wire [15:0] delay_q_net_x4;
  wire [15:0] din1_net_x0;
  wire [15:0] din2_net_x0;
  wire [15:0] mux1_y_net_x2;
  wire [15:0] mux1_y_net_x3;
  wire [15:0] mux1_y_net_x4;
  wire [15:0] mux1_y_net_x5;
  wire [0:0] rst_net_x0;
  wire [0:0] sel_counter1_op_net_x1;
  wire [0:0] sel_counter_op_net_x1;

  assign ce_1_sg_x14 = ce_1;
  assign clk_1_sg_x14 = clk_1;
  assign din1_net_x0 = in1;
  assign din2_net_x0 = in2;
  assign out1 = delay_q_net_x3;
  assign out2 = delay1_q_net_x2;
  assign out3 = delay_q_net_x4;
  assign out4 = delay1_q_net_x3;
  assign rst_net_x0 = rst;
  assign valid_out = delay34_q_net_x0;


  xlcounter_limit_duc_16ch_341 #(

    .cnt_15_0(15),
    .cnt_31_16(0),
    .cnt_47_32(0),
    .cnt_63_48(0),
    .core_name0("cntr_11_0_7a9f00e1c86c8fba"),
    .count_limited(0),
    .op_arith(`xlUnsigned),
    .op_width(4))
  addr_counter (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .en(1'b1),
    .rst(delay33_q_net),
    .op(addr_counter_op_net_x1)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_c70c61eff7bb7aeb"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub10 (
    .a(convert3_dout_net_x6),
    .b(convert7_dout_net_x1),
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub10_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub11 (
    .a(addsub9_s_net),
    .b(addsub10_s_net),
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub11_s_net)
  );

  addsub_f03aa9b11e  addsub2 (
    .a(delay4_q_net),
    .b(delay1_q_net),
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .s(addsub2_s_net_x1)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub4 (
    .a(convert3_dout_net_x3),
    .b(convert3_dout_net_x1),
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_c70c61eff7bb7aeb"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub5 (
    .a(convert3_dout_net_x4),
    .b(convert7_dout_net_x0),
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub6 (
    .a(addsub4_s_net),
    .b(addsub5_s_net),
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );

  addsub_f03aa9b11e  addsub8 (
    .a(delay16_q_net),
    .b(delay9_q_net),
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .s(addsub8_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub9 (
    .a(convert3_dout_net_x5),
    .b(convert3_dout_net_x2),
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub9_s_net)
  );

  coef1_1_module_2a9b771d42  coef1_1_2a9b771d42 (
    .a(delay30_q_net_x0),
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .d(delay7_q_net_x0),
    .out_x0(convert3_dout_net_x1)
  );

  coef1_1_module_2a9b771d42  coef1_2_19226c47f8 (
    .a(delay31_q_net_x0),
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .d(delay19_q_net_x0),
    .out_x0(convert3_dout_net_x2)
  );

  coef3_1_module_92f65502bd  coef3_1_92f65502bd (
    .a(delay5_q_net_x0),
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .d(delay_q_net_x0),
    .out_x0(convert3_dout_net_x3)
  );

  coef3_2_module_a7db674f46  coef3_2_a7db674f46 (
    .a(delay3_q_net_x0),
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .d(delay2_q_net_x0),
    .out_x0(convert3_dout_net_x4)
  );

  coef3_1_module_92f65502bd  coef3_3_2851081f1f (
    .a(delay17_q_net_x0),
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .d(delay8_q_net_x0),
    .out_x0(convert3_dout_net_x5)
  );

  coef3_2_module_a7db674f46  coef3_4_c7be4d4f45 (
    .a(delay13_q_net_x0),
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .d(delay12_q_net_x0),
    .out_x0(convert3_dout_net_x6)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(20),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(1),
    .overflow(`xlWrap),
    .quantization(`xlRound))
  convert (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .din(addsub6_s_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(20),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(1),
    .overflow(`xlWrap),
    .quantization(`xlRound))
  convert1 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .din(addsub11_s_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .din(delay3_q_net_x0),
    .en(1'b1),
    .dout(convert3_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .din(delay13_q_net_x0),
    .en(1'b1),
    .dout(convert4_dout_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay30_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay1 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(9),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay10 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(convert1_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay10_q_net_x0)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay11 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(convert1_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay11_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay12 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay9_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay12_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay13 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay12_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay13_q_net_x0)
  );

  xldelay #(

    .latency(9),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay14 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(convert_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay14_q_net_x0)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay15 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(convert_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay15_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay16 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay13_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay16_q_net)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay17 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay16_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay17_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay18 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(convert4_dout_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay18_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay19 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay17_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay19_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay2 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay1_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay3 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay2_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay3_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay30 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(din1_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay30_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay31 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(din2_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay31_q_net_x0)
  );

  xldelay #(

    .latency(32),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay33 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(rst_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay33_q_net)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay34 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay33_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay34_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay4 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay3_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay4_q_net)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay5 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay4_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay5_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay6 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(convert3_dout_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay6_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay7 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay5_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay7_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay8 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay31_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay8_q_net_x0)
  );

  xldelay #(

    .latency(16),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay9 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .d(delay8_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay9_q_net)
  );

  reorder1_module_772391b4f3  reorder1_772391b4f3 (
    .addr(addr_counter_op_net_x1),
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .in1(mux1_y_net_x2),
    .in2(mux1_y_net_x3),
    .out1(delay_q_net_x3),
    .out2(delay1_q_net_x2)
  );

  reorder1_module_772391b4f3  reorder2_19d70213ea (
    .addr(addr_counter_op_net_x1),
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .in1(mux1_y_net_x4),
    .in2(mux1_y_net_x5),
    .out1(delay_q_net_x4),
    .out2(delay1_q_net_x3)
  );

  counter_5c8ee48e8f  sel_counter (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .rst(delay33_q_net),
    .op(sel_counter_op_net_x1)
  );

  counter_5c8ee48e8f  sel_counter1 (
    .ce(ce_1_sg_x14),
    .clk(clk_1_sg_x14),
    .clr(1'b0),
    .rst(delay33_q_net),
    .op(sel_counter1_op_net_x1)
  );

  tdm_module_a307bb0ec5  tdm1_e0a3577fe6 (
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .in1(delay15_q_net_x0),
    .in2(convert3_dout_net_x0),
    .sel(sel_counter_op_net_x1),
    .out_x0(mux1_y_net_x3)
  );

  tdm_module_a307bb0ec5  tdm2_7e75c2fb58 (
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .in1(delay10_q_net_x0),
    .in2(delay18_q_net_x0),
    .sel(sel_counter1_op_net_x1),
    .out_x0(mux1_y_net_x4)
  );

  tdm_module_a307bb0ec5  tdm3_efaf16cb31 (
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .in1(delay11_q_net_x0),
    .in2(convert4_dout_net_x0),
    .sel(sel_counter1_op_net_x1),
    .out_x0(mux1_y_net_x5)
  );

  tdm_module_a307bb0ec5  tdm_a307bb0ec5 (
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .in1(delay14_q_net_x0),
    .in2(delay6_q_net_x0),
    .sel(sel_counter_op_net_x1),
    .out_x0(mux1_y_net_x2)
  );

  x0_137184776786555_1_module_b0b8561fd5  x0_137184776786555_1_b0b8561fd5 (
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .in_x0(addsub2_s_net_x1),
    .out_x0(convert7_dout_net_x0)
  );

  x0_137184776786555_1_module_b0b8561fd5  x0_137184776786555_2_68bbefbd75 (
    .ce_1(ce_1_sg_x14),
    .clk_1(clk_1_sg_x14),
    .in_x0(addsub8_s_net_x0),
    .out_x0(convert7_dout_net_x1)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF2 Filter/0.013453762122151"

module x0_013453762122151_module_ee73fab64c (
  ce_1,
  clk_1,
  in_x0,
  out_x0
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [16:0] in_x0;
  output [19:0] out_x0;

  wire [27:0] addsub2_s_net;
  wire [20:0] addsub3_s_net;
  wire [16:0] addsub_s_net_x0;
  wire [0:0] ce_1_sg_x15;
  wire [0:0] clk_1_sg_x15;
  wire [19:0] convert1_dout_net_x0;
  wire [27:0] convert2_dout_net;
  wire [20:0] convert3_dout_net;
  wire [21:0] convert4_dout_net;
  wire [31:0] convert5_dout_net;
  wire [20:0] shift3_op_net;
  wire [20:0] shift4_op_net;
  wire [27:0] shift5_op_net;
  wire [21:0] shift6_op_net;
  wire [31:0] shift9_op_net;

  assign ce_1_sg_x15 = ce_1;
  assign clk_1_sg_x15 = clk_1;
  assign addsub_s_net_x0 = in_x0;
  assign out_x0 = convert1_dout_net_x0;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(20),
    .a_width(22),
    .b_arith(`xlSigned),
    .b_bin_pt(26),
    .b_width(28),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(29),
    .core_name0("addsb_11_0_45f8b994267d2451"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(29),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(26),
    .s_width(28))
  addsub2 (
    .a(shift6_op_net),
    .b(shift5_op_net),
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(21),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(21),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(22),
    .core_name0("addsb_11_0_d0318fcf26b3c272"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(22),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(21))
  addsub3 (
    .a(shift3_op_net),
    .b(shift4_op_net),
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(30),
    .din_width(32),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .din(shift9_op_net),
    .en(1'b1),
    .dout(convert1_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(21),
    .dout_arith(2),
    .dout_bin_pt(26),
    .dout_width(28),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(17),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(21),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .din(addsub_s_net_x0),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(21),
    .dout_arith(2),
    .dout_bin_pt(20),
    .dout_width(22),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(26),
    .din_width(28),
    .dout_arith(2),
    .dout_bin_pt(30),
    .dout_width(32),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  shift_a0dd291710  shift3 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_92fa79e61c  shift4 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift4_op_net)
  );

  shift_be765386ae  shift5 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift5_op_net)
  );

  shift_773079a115  shift6 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .ip(convert4_dout_net),
    .op(shift6_op_net)
  );

  shift_58794f53f4  shift9 (
    .ce(ce_1_sg_x15),
    .clk(clk_1_sg_x15),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift9_op_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF2 Filter/0.102575973038173"

module x0_102575973038173_module_0cd5b13937 (
  ce_1,
  clk_1,
  in_x0,
  out_x0
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [16:0] in_x0;
  output [19:0] out_x0;

  wire [20:0] addsub1_s_net;
  wire [16:0] addsub1_s_net_x1;
  wire [23:0] addsub2_s_net;
  wire [18:0] addsub3_s_net;
  wire [0:0] ce_1_sg_x17;
  wire [0:0] clk_1_sg_x17;
  wire [19:0] convert1_dout_net_x0;
  wire [23:0] convert2_dout_net;
  wire [18:0] convert3_dout_net;
  wire [26:0] convert5_dout_net;
  wire [20:0] convert6_dout_net;
  wire [20:0] shift1_op_net;
  wire [20:0] shift2_op_net;
  wire [18:0] shift3_op_net;
  wire [18:0] shift4_op_net;
  wire [23:0] shift5_op_net;
  wire [26:0] shift9_op_net;

  assign ce_1_sg_x17 = ce_1;
  assign clk_1_sg_x17 = clk_1;
  assign addsub1_s_net_x1 = in_x0;
  assign out_x0 = convert1_dout_net_x0;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(21),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(21),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(22),
    .core_name0("addsb_11_0_82f1c5fd59d21ea0"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(22),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(21))
  addsub1 (
    .a(shift2_op_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(22),
    .a_width(24),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(25),
    .core_name0("addsb_11_0_27308e86a0ce55d1"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(25),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(22),
    .s_width(24))
  addsub2 (
    .a(shift5_op_net),
    .b(addsub3_s_net),
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(19))
  addsub3 (
    .a(shift4_op_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(25),
    .din_width(27),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .din(shift9_op_net),
    .en(1'b1),
    .dout(convert1_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(21),
    .dout_arith(2),
    .dout_bin_pt(22),
    .dout_width(24),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .din(addsub1_s_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(17),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .din(addsub1_s_net_x1),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(22),
    .din_width(24),
    .dout_arith(2),
    .dout_bin_pt(25),
    .dout_width(27),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(17),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(21),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .din(addsub1_s_net_x1),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  shift_a0dd291710  shift1 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift1_op_net)
  );

  shift_92fa79e61c  shift2 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift2_op_net)
  );

  shift_091db5281e  shift3 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_3fa2663220  shift4 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift4_op_net)
  );

  shift_940a0f4802  shift5 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift5_op_net)
  );

  shift_cecea44c7e  shift9 (
    .ce(ce_1_sg_x17),
    .clk(clk_1_sg_x17),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift9_op_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF2 Filter/0.589129026142142"

module x0_589129026142142_module_4ad800e375 (
  ce_1,
  clk_1,
  in_x0,
  out_x0
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [16:0] in_x0;
  output [19:0] out_x0;

  wire [20:0] addsub1_s_net;
  wire [24:0] addsub2_s_net;
  wire [16:0] addsub2_s_net_x1;
  wire [18:0] addsub3_s_net;
  wire [23:0] addsub4_s_net;
  wire [31:0] addsub6_s_net;
  wire [0:0] ce_1_sg_x19;
  wire [0:0] clk_1_sg_x19;
  wire [19:0] convert1_dout_net_x0;
  wire [24:0] convert2_dout_net;
  wire [18:0] convert3_dout_net;
  wire [19:0] convert4_dout_net;
  wire [31:0] convert5_dout_net;
  wire [20:0] convert6_dout_net;
  wire [23:0] convert7_dout_net;
  wire [19:0] shift11_op_net;
  wire [23:0] shift12_op_net;
  wire [20:0] shift1_op_net;
  wire [20:0] shift2_op_net;
  wire [18:0] shift3_op_net;
  wire [18:0] shift4_op_net;
  wire [24:0] shift5_op_net;
  wire [31:0] shift6_op_net;

  assign ce_1_sg_x19 = ce_1;
  assign clk_1_sg_x19 = clk_1;
  assign addsub2_s_net_x1 = in_x0;
  assign out_x0 = convert1_dout_net_x0;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(21),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(21),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(22),
    .core_name0("addsb_11_0_82f1c5fd59d21ea0"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(22),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(21))
  addsub1 (
    .a(shift2_op_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(23),
    .a_width(25),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(26),
    .core_name0("addsb_11_0_3cbd55626510ca57"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(26),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(23),
    .s_width(25))
  addsub2 (
    .a(shift5_op_net),
    .b(shift11_op_net),
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(19))
  addsub3 (
    .a(shift4_op_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(22),
    .a_width(24),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(21),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(25),
    .core_name0("addsb_11_0_27308e86a0ce55d1"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(25),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(22),
    .s_width(24))
  addsub4 (
    .a(shift12_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(30),
    .a_width(32),
    .b_arith(`xlSigned),
    .b_bin_pt(22),
    .b_width(24),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(33),
    .core_name0("addsb_11_0_fc66294023431638"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(33),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(30),
    .s_width(32))
  addsub6 (
    .a(shift6_op_net),
    .b(addsub4_s_net),
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(30),
    .din_width(32),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .din(addsub6_s_net),
    .en(1'b1),
    .dout(convert1_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(21),
    .dout_arith(2),
    .dout_bin_pt(23),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .din(addsub1_s_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(17),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .din(addsub2_s_net_x1),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(17),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(23),
    .din_width(25),
    .dout_arith(2),
    .dout_bin_pt(30),
    .dout_width(32),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(17),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(21),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .din(addsub2_s_net_x1),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(17),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(22),
    .dout_width(24),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert7_dout_net)
  );

  shift_a0dd291710  shift1 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift1_op_net)
  );

  shift_7d97a52cb7  shift11 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .ip(convert4_dout_net),
    .op(shift11_op_net)
  );

  shift_c3b3a63c34  shift12 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .ip(convert7_dout_net),
    .op(shift12_op_net)
  );

  shift_92fa79e61c  shift2 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift2_op_net)
  );

  shift_091db5281e  shift3 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_3fa2663220  shift4 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift4_op_net)
  );

  shift_0f7277fd89  shift5 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift5_op_net)
  );

  shift_a47dc9adee  shift6 (
    .ce(ce_1_sg_x19),
    .clk(clk_1_sg_x19),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift6_op_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF2 Filter/TDM"

module tdm_module_d4ee23f649 (
  ce_1,
  clk_1,
  in1,
  in2,
  out1,
  rst
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] in1;
  input [15:0] in2;
  input [0:0] rst;
  output [15:0] out1;

  wire [0:0] ce_1_sg_x21;
  wire [0:0] clk_1_sg_x21;
  wire [0:0] counter1_op_net;
  wire [15:0] delay14_q_net_x0;
  wire [0:0] delay16_q_net_x0;
  wire [15:0] delay6_q_net_x0;
  wire [15:0] mux1_y_net_x0;

  assign ce_1_sg_x21 = ce_1;
  assign clk_1_sg_x21 = clk_1;
  assign delay14_q_net_x0 = in1;
  assign delay6_q_net_x0 = in2;
  assign out1 = mux1_y_net_x0;
  assign delay16_q_net_x0 = rst;


  counter_5c8ee48e8f  counter1 (
    .ce(ce_1_sg_x21),
    .clk(clk_1_sg_x21),
    .clr(1'b0),
    .rst(delay16_q_net_x0),
    .op(counter1_op_net)
  );

  mux_1f6c522247  mux1 (
    .ce(ce_1_sg_x21),
    .clk(clk_1_sg_x21),
    .clr(1'b0),
    .d0(delay14_q_net_x0),
    .d1(delay6_q_net_x0),
    .sel(counter1_op_net),
    .y(mux1_y_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF2 Filter/reorder1"

module reorder1_module_7a6296d7aa (
  addr,
  ce_1,
  clk_1,
  in1,
  in2,
  out1,
  out2
);

  input [2:0] addr;
  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] in1;
  input [15:0] in2;
  output [15:0] out1;
  output [15:0] out2;

  wire [0:0] ce_1_sg_x25;
  wire [0:0] clk_1_sg_x25;
  wire [31:0] concat_y_net;
  wire [0:0] constant4_op_net;
  wire [2:0] counter_op_net_x0;
  wire [15:0] delay1_q_net_x0;
  wire [2:0] delay2_q_net;
  wire [15:0] delay_q_net_x0;
  wire [31:0] dual_port_ram_doutb_net;
  wire [15:0] mux1_y_net_x2;
  wire [15:0] mux1_y_net_x3;
  wire [15:0] reinterpret1_output_port_net;
  wire [15:0] reinterpret8_output_port_net;
  wire [15:0] reinterpret9_output_port_net;
  wire [15:0] reinterpret_output_port_net;
  wire [2:0] rom_data_net;
  wire [15:0] slice4_y_net;
  wire [15:0] slice5_y_net;

  assign counter_op_net_x0 = addr;
  assign ce_1_sg_x25 = ce_1;
  assign clk_1_sg_x25 = clk_1;
  assign mux1_y_net_x2 = in1;
  assign mux1_y_net_x3 = in2;
  assign out1 = delay_q_net_x0;
  assign out2 = delay1_q_net_x0;


  concat_7e18b92ffa  concat (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .in0(reinterpret_output_port_net),
    .in1(reinterpret1_output_port_net),
    .y(concat_y_net)
  );

  constant_5e90e4a8ec  constant4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant4_op_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay (
    .ce(ce_1_sg_x25),
    .clk(clk_1_sg_x25),
    .d(reinterpret8_output_port_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay1 (
    .ce(ce_1_sg_x25),
    .clk(clk_1_sg_x25),
    .d(reinterpret9_output_port_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(3))
  delay2 (
    .ce(ce_1_sg_x25),
    .clk(clk_1_sg_x25),
    .d(counter_op_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xldpram_dist_duc_16ch_341 #(

    .addr_width(3),
    .c_address_width(4),
    .c_width(32),
    .core_name0("dmg_72_1c9994abe91d1da0"),
    .latency(1))
  dual_port_ram (
    .a_ce(ce_1_sg_x25),
    .a_clk(clk_1_sg_x25),
    .addra(delay2_q_net),
    .addrb(rom_data_net),
    .b_ce(ce_1_sg_x25),
    .b_clk(clk_1_sg_x25),
    .dina(concat_y_net),
    .ena(1'b1),
    .enb(1'b1),
    .wea(constant4_op_net),
    .doutb(dual_port_ram_doutb_net)
  );

  reinterpret_2824f666f2  reinterpret (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(mux1_y_net_x2),
    .output_port(reinterpret_output_port_net)
  );

  reinterpret_2824f666f2  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(mux1_y_net_x3),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_dee95c6dbb  reinterpret8 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice4_y_net),
    .output_port(reinterpret8_output_port_net)
  );

  reinterpret_dee95c6dbb  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice5_y_net),
    .output_port(reinterpret9_output_port_net)
  );

  xlsprom_dist_duc_16ch_341 #(

    .addr_width(3),
    .c_address_width(4),
    .c_width(3),
    .core_name0("dmg_72_9ec52875c6eb4958"),
    .latency(1))
  rom (
    .addr(delay2_q_net),
    .ce(ce_1_sg_x25),
    .clk(clk_1_sg_x25),
    .en(1'b1),
    .data(rom_data_net)
  );

  xlslice #(

    .new_lsb(16),
    .new_msb(31),
    .x_width(32),
    .y_width(16))
  slice4 (
    .x(dual_port_ram_doutb_net),
    .y(slice4_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(15),
    .x_width(32),
    .y_width(16))
  slice5 (
    .x(dual_port_ram_doutb_net),
    .y(slice5_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF2 Filter"

module hbf2_filter_module_d8198f572c (
  ce_1,
  clk_1,
  in1,
  in2,
  out1,
  out2,
  out3,
  out4,
  valid_in,
  valid_out
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] in1;
  input [15:0] in2;
  input [0:0] valid_in;
  output [15:0] out1;
  output [15:0] out2;
  output [15:0] out3;
  output [15:0] out4;
  output [0:0] valid_out;

  wire [16:0] addsub1_s_net_x1;
  wire [16:0] addsub2_s_net_x1;
  wire [16:0] addsub3_s_net_x1;
  wire [19:0] addsub4_s_net;
  wire [16:0] addsub5_s_net_x0;
  wire [19:0] addsub6_s_net;
  wire [16:0] addsub7_s_net_x0;
  wire [19:0] addsub8_s_net;
  wire [19:0] addsub9_s_net;
  wire [16:0] addsub_s_net_x0;
  wire [0:0] ce_1_sg_x27;
  wire [0:0] clk_1_sg_x27;
  wire [19:0] convert1_dout_net_x0;
  wire [19:0] convert1_dout_net_x1;
  wire [19:0] convert1_dout_net_x2;
  wire [19:0] convert1_dout_net_x3;
  wire [19:0] convert1_dout_net_x4;
  wire [19:0] convert1_dout_net_x5;
  wire [15:0] convert1_dout_net_x6;
  wire [15:0] convert2_dout_net;
  wire [15:0] convert3_dout_net;
  wire [15:0] convert_dout_net_x0;
  wire [2:0] counter_op_net_x1;
  wire [15:0] delay10_q_net_x0;
  wire [15:0] delay11_q_net_x0;
  wire [15:0] delay12_q_net;
  wire [15:0] delay13_q_net;
  wire [15:0] delay14_q_net_x0;
  wire [15:0] delay15_q_net_x0;
  wire [0:0] delay16_q_net_x3;
  wire [0:0] delay17_q_net_x0;
  wire [15:0] delay1_q_net;
  wire [15:0] delay1_q_net_x3;
  wire [15:0] delay1_q_net_x4;
  wire [15:0] delay1_q_net_x5;
  wire [15:0] delay2_q_net;
  wire [0:0] delay34_q_net_x1;
  wire [15:0] delay3_q_net;
  wire [15:0] delay4_q_net;
  wire [15:0] delay5_q_net;
  wire [15:0] delay6_q_net_x0;
  wire [15:0] delay7_q_net;
  wire [15:0] delay8_q_net;
  wire [15:0] delay9_q_net_x0;
  wire [15:0] delay_q_net;
  wire [15:0] delay_q_net_x5;
  wire [15:0] delay_q_net_x6;
  wire [15:0] delay_q_net_x7;
  wire [15:0] mux1_y_net_x2;
  wire [15:0] mux1_y_net_x3;
  wire [15:0] mux1_y_net_x4;
  wire [15:0] mux1_y_net_x5;

  assign ce_1_sg_x27 = ce_1;
  assign clk_1_sg_x27 = clk_1;
  assign delay_q_net_x5 = in1;
  assign delay1_q_net_x3 = in2;
  assign out1 = delay_q_net_x6;
  assign out2 = delay1_q_net_x4;
  assign out3 = delay_q_net_x7;
  assign out4 = delay1_q_net_x5;
  assign delay34_q_net_x1 = valid_in;
  assign valid_out = delay17_q_net_x0;


  addsub_f03aa9b11e  addsub (
    .a(delay_q_net_x5),
    .b(delay4_q_net),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .s(addsub_s_net_x0)
  );

  addsub_f03aa9b11e  addsub1 (
    .a(delay3_q_net),
    .b(delay_q_net),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .s(addsub1_s_net_x1)
  );

  addsub_f03aa9b11e  addsub2 (
    .a(delay1_q_net),
    .b(delay2_q_net),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .s(addsub2_s_net_x1)
  );

  addsub_f03aa9b11e  addsub3 (
    .a(delay1_q_net_x3),
    .b(delay13_q_net),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .s(addsub3_s_net_x1)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_c70c61eff7bb7aeb"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub4 (
    .a(convert1_dout_net_x0),
    .b(convert1_dout_net_x2),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  addsub_f03aa9b11e  addsub5 (
    .a(delay12_q_net),
    .b(delay5_q_net),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .s(addsub5_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub6 (
    .a(addsub4_s_net),
    .b(convert1_dout_net_x4),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );

  addsub_f03aa9b11e  addsub7 (
    .a(delay7_q_net),
    .b(delay8_q_net),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .s(addsub7_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub8 (
    .a(addsub9_s_net),
    .b(convert1_dout_net_x5),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub8_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_c70c61eff7bb7aeb"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub9 (
    .a(convert1_dout_net_x1),
    .b(convert1_dout_net_x3),
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub9_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .din(delay2_q_net),
    .en(1'b1),
    .dout(convert_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .din(delay8_q_net),
    .en(1'b1),
    .dout(convert1_dout_net_x6)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(20),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(1),
    .overflow(`xlWrap),
    .quantization(`xlRound))
  convert2 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .din(addsub6_s_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(20),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(1),
    .overflow(`xlWrap),
    .quantization(`xlRound))
  convert3 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .din(addsub8_s_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlcounter_limit_duc_16ch_341 #(

    .cnt_15_0(7),
    .cnt_31_16(0),
    .cnt_47_32(0),
    .cnt_63_48(0),
    .core_name0("cntr_11_0_6da79292a37693ee"),
    .count_limited(0),
    .op_arith(`xlUnsigned),
    .op_width(3))
  counter (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .clr(1'b0),
    .en(1'b1),
    .rst(delay16_q_net_x3),
    .op(counter_op_net_x1)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay_q_net_x5),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay1 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay10 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(convert3_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay10_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay11 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(convert1_dout_net_x6),
    .en(1'b1),
    .rst(1'b1),
    .q(delay11_q_net_x0)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay12 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay8_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay12_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay13 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay12_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay13_q_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay14 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(convert2_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay14_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay15 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(convert2_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay15_q_net_x0)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay16 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay34_q_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay16_q_net_x3)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay17 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay16_q_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay17_q_net_x0)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay2 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay1_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay3 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay2_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay3_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay4 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay3_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay4_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay5 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay1_q_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay5_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay6 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(convert_dout_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay6_q_net_x0)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay7 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay5_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay7_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay8 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(delay7_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay8_q_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay9 (
    .ce(ce_1_sg_x27),
    .clk(clk_1_sg_x27),
    .d(convert3_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay9_q_net_x0)
  );

  reorder1_module_7a6296d7aa  reorder1_7a6296d7aa (
    .addr(counter_op_net_x1),
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in1(mux1_y_net_x2),
    .in2(mux1_y_net_x3),
    .out1(delay_q_net_x6),
    .out2(delay1_q_net_x4)
  );

  reorder1_module_7a6296d7aa  reorder2_42361934be (
    .addr(counter_op_net_x1),
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in1(mux1_y_net_x4),
    .in2(mux1_y_net_x5),
    .out1(delay_q_net_x7),
    .out2(delay1_q_net_x5)
  );

  tdm_module_d4ee23f649  tdm1_53364c688e (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in1(delay15_q_net_x0),
    .in2(convert_dout_net_x0),
    .rst(delay16_q_net_x3),
    .out1(mux1_y_net_x3)
  );

  tdm_module_d4ee23f649  tdm2_75d13b88d2 (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in1(delay9_q_net_x0),
    .in2(delay11_q_net_x0),
    .rst(delay16_q_net_x3),
    .out1(mux1_y_net_x4)
  );

  tdm_module_d4ee23f649  tdm3_b5507c25e0 (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in1(delay10_q_net_x0),
    .in2(convert1_dout_net_x6),
    .rst(delay16_q_net_x3),
    .out1(mux1_y_net_x5)
  );

  tdm_module_d4ee23f649  tdm_d4ee23f649 (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in1(delay14_q_net_x0),
    .in2(delay6_q_net_x0),
    .rst(delay16_q_net_x3),
    .out1(mux1_y_net_x2)
  );

  x0_013453762122151_module_ee73fab64c  x0_013453762122151_1_2ec56dd3b2 (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in_x0(addsub3_s_net_x1),
    .out_x0(convert1_dout_net_x1)
  );

  x0_013453762122151_module_ee73fab64c  x0_013453762122151_ee73fab64c (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in_x0(addsub_s_net_x0),
    .out_x0(convert1_dout_net_x0)
  );

  x0_102575973038173_module_0cd5b13937  x0_102575973038173_0cd5b13937 (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in_x0(addsub1_s_net_x1),
    .out_x0(convert1_dout_net_x2)
  );

  x0_102575973038173_module_0cd5b13937  x0_102575973038173_1_dc4eb46459 (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in_x0(addsub5_s_net_x0),
    .out_x0(convert1_dout_net_x3)
  );

  x0_589129026142142_module_4ad800e375  x0_589129026142142_1_bfe5722bfd (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in_x0(addsub7_s_net_x0),
    .out_x0(convert1_dout_net_x5)
  );

  x0_589129026142142_module_4ad800e375  x0_589129026142142_4ad800e375 (
    .ce_1(ce_1_sg_x27),
    .clk_1(clk_1_sg_x27),
    .in_x0(addsub2_s_net_x1),
    .out_x0(convert1_dout_net_x4)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF3 Filter"

module hbf3_filter_module_bbc5cff1b4 (
  ce_1,
  clk_1,
  xn,
  y1,
  y2
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [18:0] xn;
  output [15:0] y1;
  output [15:0] y2;

  wire [0:0] ce_1_sg_x41;
  wire [0:0] clk_1_sg_x41;
  wire [17:0] constant1_op_net;
  wire [17:0] constant2_op_net;
  wire [47:0] constant32_op_net;
  wire [17:0] constant33_op_net;
  wire [17:0] constant3_op_net;
  wire [17:0] constant4_op_net;
  wire [17:0] constant5_op_net;
  wire [17:0] constant6_op_net;
  wire [17:0] constant7_op_net;
  wire [17:0] constant8_op_net;
  wire [17:0] constant9_op_net;
  wire [24:0] convert10_dout_net;
  wire [17:0] convert11_dout_net;
  wire [24:0] convert12_dout_net;
  wire [17:0] convert13_dout_net;
  wire [24:0] convert14_dout_net;
  wire [24:0] convert15_dout_net;
  wire [17:0] convert16_dout_net;
  wire [17:0] convert17_dout_net;
  wire [17:0] convert18_dout_net;
  wire [17:0] convert19_dout_net;
  wire [24:0] convert1_dout_net;
  wire [24:0] convert20_dout_net;
  wire [17:0] convert21_dout_net;
  wire [24:0] convert2_dout_net;
  wire [15:0] convert3_dout_net_x0;
  wire [24:0] convert4_dout_net;
  wire [17:0] convert5_dout_net;
  wire [15:0] convert64_dout_net;
  wire [24:0] convert6_dout_net;
  wire [17:0] convert7_dout_net;
  wire [17:0] convert8_dout_net;
  wire [24:0] convert9_dout_net;
  wire [29:0] convert_dout_net;
  wire [18:0] delay13_q_net;
  wire [15:0] delay1_q_net_x0;
  wire [18:0] delay2_q_net;
  wire [18:0] delay3_q_net;
  wire [18:0] delay4_q_net;
  wire [18:0] delay_q_net;
  wire [29:0] dsp48e1_16_acout_net;
  wire [47:0] dsp48e1_16_pcout_net;
  wire [29:0] dsp48e1_17_acout_net;
  wire [47:0] dsp48e1_17_pcout_net;
  wire [29:0] dsp48e1_18_acout_net;
  wire [47:0] dsp48e1_18_pcout_net;
  wire [29:0] dsp48e1_19_acout_net;
  wire [47:0] dsp48e1_19_pcout_net;
  wire [47:0] dsp48e1_1_p_net;
  wire [29:0] dsp48e1_2_acout_net;
  wire [47:0] dsp48e1_2_pcout_net;
  wire [29:0] dsp48e1_4_acout_net;
  wire [47:0] dsp48e1_4_pcout_net;
  wire [29:0] dsp48e1_5_acout_net;
  wire [47:0] dsp48e1_5_pcout_net;
  wire [29:0] dsp48e1_6_acout_net;
  wire [47:0] dsp48e1_6_pcout_net;
  wire [29:0] dsp48e1_acout_net;
  wire [47:0] dsp48e1_pcout_net;
  wire [19:0] opmode1_op_net;
  wire [19:0] opmode_op_net;
  wire [17:0] reinterpret10_output_port_net;
  wire [18:0] reinterpret12_output_port_net;
  wire [17:0] reinterpret13_output_port_net;
  wire [18:0] reinterpret14_output_port_net;
  wire [17:0] reinterpret15_output_port_net;
  wire [18:0] reinterpret17_output_port_net;
  wire [18:0] reinterpret18_output_port_net;
  wire [18:0] reinterpret1_output_port_net;
  wire [17:0] reinterpret21_output_port_net;
  wire [18:0] reinterpret22_output_port_net;
  wire [17:0] reinterpret23_output_port_net;
  wire [18:0] reinterpret24_output_port_net;
  wire [17:0] reinterpret2_output_port_net;
  wire [17:0] reinterpret3_output_port_net;
  wire [17:0] reinterpret4_output_port_net;
  wire [18:0] reinterpret5_output_port_net;
  wire [18:0] reinterpret5_output_port_net_x1;
  wire [18:0] reinterpret6_output_port_net;
  wire [18:0] reinterpret7_output_port_net;
  wire [18:0] reinterpret8_output_port_net;
  wire [47:0] reinterpret96_output_port_net;
  wire [17:0] reinterpret9_output_port_net;
  wire [17:0] reinterpret_output_port_net;

  assign ce_1_sg_x41 = ce_1;
  assign clk_1_sg_x41 = clk_1;
  assign reinterpret5_output_port_net_x1 = xn;
  assign y1 = delay1_q_net_x0;
  assign y2 = convert3_dout_net_x0;


  constant_d02c6ca527  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  constant_ccb8aa4d51  constant2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant2_op_net)
  );

  constant_bc660b1e56  constant3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant3_op_net)
  );

  constant_78b68b2393  constant32 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant32_op_net)
  );

  constant_9ed9b075a6  constant33 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant33_op_net)
  );

  constant_a3a888533e  constant4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant4_op_net)
  );

  constant_cb858d1f75  constant5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant5_op_net)
  );

  constant_bd1e327723  constant6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant6_op_net)
  );

  constant_2544d97e53  constant7 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant7_op_net)
  );

  constant_9f55c36ec5  constant8 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant8_op_net)
  );

  constant_1807e2a2f1  constant9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant9_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret6_output_port_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret24_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert10 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret5_output_port_net),
    .en(1'b1),
    .dout(convert10_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert11 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert11_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert12 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret8_output_port_net),
    .en(1'b1),
    .dout(convert12_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert13 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret15_output_port_net),
    .en(1'b1),
    .dout(convert13_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert14 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret17_output_port_net),
    .en(1'b1),
    .dout(convert14_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert15 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret18_output_port_net),
    .en(1'b1),
    .dout(convert15_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert16 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret9_output_port_net),
    .en(1'b1),
    .dout(convert16_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert17 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret21_output_port_net),
    .en(1'b1),
    .dout(convert17_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert18 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret23_output_port_net),
    .en(1'b1),
    .dout(convert18_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert19 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret2_output_port_net),
    .en(1'b1),
    .dout(convert19_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert20 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret7_output_port_net),
    .en(1'b1),
    .dout(convert20_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert21 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret10_output_port_net),
    .en(1'b1),
    .dout(convert21_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(18),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(1),
    .overflow(`xlWrap),
    .quantization(`xlRound))
  convert3 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(delay13_q_net),
    .en(1'b1),
    .dout(convert3_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret14_output_port_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret_output_port_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret22_output_port_net),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(35),
    .din_width(48),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert64 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret96_output_port_net),
    .en(1'b1),
    .dout(convert64_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret4_output_port_net),
    .en(1'b1),
    .dout(convert7_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert8 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret13_output_port_net),
    .en(1'b1),
    .dout(convert8_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert9 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .clr(1'b0),
    .din(reinterpret12_output_port_net),
    .en(1'b1),
    .dout(convert9_dout_net)
  );

  xldelay #(

    .latency(17),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .d(reinterpret5_output_port_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay1 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .d(convert64_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net_x0)
  );

  xldelay #(

    .latency(3),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay13 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .d(delay3_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay13_q_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay2 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .d(delay_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay3 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .d(delay_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay3_q_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay4 (
    .ce(ce_1_sg_x41),
    .clk(clk_1_sg_x41),
    .d(delay_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay4_q_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(1),
    .adreg(1),
    .alumodereg(1),
    .areg(1),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(1),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(0),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(1),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(1),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1 (
    .a(convert_dout_net),
    .alumode(4'b0000),
    .b(convert5_dout_net),
    .c(constant32_op_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert1_dout_net),
    .en(1'b1),
    .op(opmode_op_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .acout(dsp48e1_acout_net),
    .pcout(dsp48e1_pcout_net)
  );

  xldsp48e1 #(

    .a_input("CASCADE"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(0),
    .c_use_acin(1),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_1 (
    .acin(dsp48e1_2_acout_net),
    .alumode(4'b0000),
    .b(convert19_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert2_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_2_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .p(dsp48e1_1_p_net)
  );

  xldsp48e1 #(

    .a_input("CASCADE"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(0),
    .c_use_acin(1),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_16 (
    .acin(dsp48e1_6_acout_net),
    .alumode(4'b0000),
    .b(convert13_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert12_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_6_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .acout(dsp48e1_16_acout_net),
    .pcout(dsp48e1_16_pcout_net)
  );

  xldsp48e1 #(

    .a_input("CASCADE"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(0),
    .c_use_acin(1),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_17 (
    .acin(dsp48e1_18_acout_net),
    .alumode(4'b0000),
    .b(convert17_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert14_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_18_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .acout(dsp48e1_17_acout_net),
    .pcout(dsp48e1_17_pcout_net)
  );

  xldsp48e1 #(

    .a_input("CASCADE"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(0),
    .c_use_acin(1),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_18 (
    .acin(dsp48e1_16_acout_net),
    .alumode(4'b0000),
    .b(convert16_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert6_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_16_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .acout(dsp48e1_18_acout_net),
    .pcout(dsp48e1_18_pcout_net)
  );

  xldsp48e1 #(

    .a_input("CASCADE"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(0),
    .c_use_acin(1),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_19 (
    .acin(dsp48e1_17_acout_net),
    .alumode(4'b0000),
    .b(convert18_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert15_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_17_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .acout(dsp48e1_19_acout_net),
    .pcout(dsp48e1_19_pcout_net)
  );

  xldsp48e1 #(

    .a_input("CASCADE"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(0),
    .c_use_acin(1),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_2 (
    .acin(dsp48e1_19_acout_net),
    .alumode(4'b0000),
    .b(convert21_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert20_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_19_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .acout(dsp48e1_2_acout_net),
    .pcout(dsp48e1_2_pcout_net)
  );

  xldsp48e1 #(

    .a_input("CASCADE"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(0),
    .c_use_acin(1),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(1),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_4 (
    .acin(dsp48e1_acout_net),
    .alumode(4'b0000),
    .b(convert7_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert9_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .acout(dsp48e1_4_acout_net),
    .pcout(dsp48e1_4_pcout_net)
  );

  xldsp48e1 #(

    .a_input("CASCADE"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(0),
    .c_use_acin(1),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_5 (
    .acin(dsp48e1_4_acout_net),
    .alumode(4'b0000),
    .b(convert8_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert10_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_4_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .acout(dsp48e1_5_acout_net),
    .pcout(dsp48e1_5_pcout_net)
  );

  xldsp48e1 #(

    .a_input("CASCADE"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(0),
    .c_use_acin(1),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_6 (
    .acin(dsp48e1_5_acout_net),
    .alumode(4'b0000),
    .b(convert11_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x41),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x41),
    .d(convert4_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_5_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .acout(dsp48e1_6_acout_net),
    .pcout(dsp48e1_6_pcout_net)
  );

  opmode_de16be0052  opmode (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode_op_net)
  );

  opmode_96dace4a09  opmode1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode1_op_net)
  );

  reinterpret_0e0c011a4e  reinterpret (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant33_op_net),
    .output_port(reinterpret_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay3_q_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret10 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant9_op_net),
    .output_port(reinterpret10_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret12 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay2_q_net),
    .output_port(reinterpret12_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret13 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant3_op_net),
    .output_port(reinterpret13_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret14 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay4_q_net),
    .output_port(reinterpret14_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret15 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant5_op_net),
    .output_port(reinterpret15_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret17 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay3_q_net),
    .output_port(reinterpret17_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret18 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay3_q_net),
    .output_port(reinterpret18_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant1_op_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret21 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant7_op_net),
    .output_port(reinterpret21_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret22 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay4_q_net),
    .output_port(reinterpret22_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret23 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant8_op_net),
    .output_port(reinterpret23_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret24 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay2_q_net),
    .output_port(reinterpret24_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant4_op_net),
    .output_port(reinterpret3_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant2_op_net),
    .output_port(reinterpret4_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay2_q_net),
    .output_port(reinterpret5_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(reinterpret5_output_port_net_x1),
    .output_port(reinterpret6_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret7 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay3_q_net),
    .output_port(reinterpret7_output_port_net)
  );

  reinterpret_f67f49dab9  reinterpret8 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay4_q_net),
    .output_port(reinterpret8_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant6_op_net),
    .output_port(reinterpret9_output_port_net)
  );

  reinterpret_5668f8e576  reinterpret96 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(dsp48e1_1_p_net),
    .output_port(reinterpret96_output_port_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF4 Filter/coef1_1"

module coef1_1_module_2d3e4c1d9b (
  a,
  ce_1,
  clk_1,
  d,
  pcout
);

  input [15:0] a;
  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] d;
  output [47:0] pcout;

  wire [0:0] ce_1_sg_x47;
  wire [0:0] clk_1_sg_x47;
  wire [47:0] constant1_op_net;
  wire [17:0] constant_op_net;
  wire [17:0] convert1_dout_net;
  wire [24:0] convert2_dout_net;
  wire [24:0] convert4_dout_net;
  wire [29:0] convert5_dout_net;
  wire [15:0] delay1_q_net_x1;
  wire [15:0] delay5_q_net_x0;
  wire [47:0] dsp48e1_4_pcout_net_x0;
  wire [19:0] opmode1_op_net;
  wire [17:0] reinterpret1_output_port_net;
  wire [15:0] reinterpret3_output_port_net;
  wire [15:0] reinterpret_output_port_net;

  assign delay1_q_net_x1 = a;
  assign ce_1_sg_x47 = ce_1;
  assign clk_1_sg_x47 = clk_1;
  assign delay5_q_net_x0 = d;
  assign pcout = dsp48e1_4_pcout_net_x0;


  constant_ca7488d888  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  constant_998c05c36c  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x47),
    .clk(clk_1_sg_x47),
    .clr(1'b0),
    .din(reinterpret_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x47),
    .clk(clk_1_sg_x47),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(25),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x47),
    .clk(clk_1_sg_x47),
    .clr(1'b0),
    .din(convert2_dout_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(1),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(0),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(1),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(1),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_4 (
    .a(convert5_dout_net),
    .alumode(4'b0000),
    .b(convert1_dout_net),
    .c(constant1_op_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x47),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x47),
    .d(convert4_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .pcout(dsp48e1_4_pcout_net_x0)
  );

  opmode_6481474c6d  opmode1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode1_op_net)
  );

  reinterpret_81b71e1f8b  reinterpret (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay1_q_net_x1),
    .output_port(reinterpret_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant_op_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay5_q_net_x0),
    .output_port(reinterpret3_output_port_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF4 Filter/coef3_1"

module coef3_1_module_3dc424542e (
  a,
  ce_1,
  clk_1,
  d,
  pcin,
  pcout
);

  input [15:0] a;
  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] d;
  input [47:0] pcin;
  output [47:0] pcout;

  wire [0:0] ce_1_sg_x49;
  wire [0:0] clk_1_sg_x49;
  wire [17:0] constant_op_net;
  wire [17:0] convert1_dout_net;
  wire [24:0] convert2_dout_net;
  wire [24:0] convert4_dout_net;
  wire [29:0] convert5_dout_net;
  wire [15:0] delay8_q_net_x0;
  wire [15:0] delay9_q_net_x0;
  wire [47:0] dsp48e1_4_pcout_net_x1;
  wire [47:0] dsp48e1_4_pcout_net_x2;
  wire [19:0] opmode1_op_net;
  wire [17:0] reinterpret1_output_port_net;
  wire [15:0] reinterpret3_output_port_net;
  wire [15:0] reinterpret_output_port_net;

  assign delay8_q_net_x0 = a;
  assign ce_1_sg_x49 = ce_1;
  assign clk_1_sg_x49 = clk_1;
  assign delay9_q_net_x0 = d;
  assign dsp48e1_4_pcout_net_x1 = pcin;
  assign pcout = dsp48e1_4_pcout_net_x2;


  constant_23baa7aa71  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x49),
    .clk(clk_1_sg_x49),
    .clr(1'b0),
    .din(reinterpret_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x49),
    .clk(clk_1_sg_x49),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(25),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x49),
    .clk(clk_1_sg_x49),
    .clr(1'b0),
    .din(convert2_dout_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_4 (
    .a(convert5_dout_net),
    .alumode(4'b0000),
    .b(convert1_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x49),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x49),
    .d(convert4_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_4_pcout_net_x1),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .pcout(dsp48e1_4_pcout_net_x2)
  );

  opmode_77dfa9804f  opmode1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode1_op_net)
  );

  reinterpret_81b71e1f8b  reinterpret (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay8_q_net_x0),
    .output_port(reinterpret_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant_op_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay9_q_net_x0),
    .output_port(reinterpret3_output_port_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF4 Filter/coef3_2"

module coef3_2_module_55d714494c (
  a,
  ce_1,
  clk_1,
  d,
  out_x0,
  pcin
);

  input [15:0] a;
  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] d;
  input [47:0] pcin;
  output [15:0] out_x0;

  wire [0:0] ce_1_sg_x50;
  wire [0:0] clk_1_sg_x50;
  wire [17:0] constant_op_net;
  wire [17:0] convert1_dout_net;
  wire [24:0] convert2_dout_net;
  wire [15:0] convert3_dout_net_x0;
  wire [24:0] convert4_dout_net;
  wire [29:0] convert5_dout_net;
  wire [15:0] delay10_q_net_x0;
  wire [15:0] delay11_q_net_x0;
  wire [47:0] dsp48e1_4_p_net;
  wire [47:0] dsp48e1_4_pcout_net_x3;
  wire [19:0] opmode1_op_net;
  wire [17:0] reinterpret1_output_port_net;
  wire [47:0] reinterpret2_output_port_net;
  wire [15:0] reinterpret3_output_port_net;
  wire [15:0] reinterpret_output_port_net;

  assign delay10_q_net_x0 = a;
  assign ce_1_sg_x50 = ce_1;
  assign clk_1_sg_x50 = clk_1;
  assign delay11_q_net_x0 = d;
  assign out_x0 = convert3_dout_net_x0;
  assign dsp48e1_4_pcout_net_x3 = pcin;


  constant_41c9a265eb  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(1'b1),
    .clk(1'b1),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x50),
    .clk(clk_1_sg_x50),
    .clr(1'b0),
    .din(reinterpret_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(32),
    .din_width(48),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x50),
    .clk(clk_1_sg_x50),
    .clr(1'b0),
    .din(reinterpret2_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(25),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x50),
    .clk(clk_1_sg_x50),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(25),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x50),
    .clk(clk_1_sg_x50),
    .clr(1'b0),
    .din(convert2_dout_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(2),
    .adreg(1),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_4 (
    .a(convert5_dout_net),
    .alumode(4'b0000),
    .b(convert1_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x50),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x50),
    .d(convert4_dout_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_4_pcout_net_x3),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .p(dsp48e1_4_p_net)
  );

  opmode_77dfa9804f  opmode1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode1_op_net)
  );

  reinterpret_81b71e1f8b  reinterpret (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay10_q_net_x0),
    .output_port(reinterpret_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(constant_op_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_5668f8e576  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(dsp48e1_4_p_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay11_q_net_x0),
    .output_port(reinterpret3_output_port_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/HBF4 Filter"

module hbf4_filter_module_40c93c6ad9 (
  ce_1,
  clk_1,
  x1,
  x2,
  y1,
  y2,
  y3,
  y4
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] x1;
  input [15:0] x2;
  output [15:0] y1;
  output [15:0] y2;
  output [15:0] y3;
  output [15:0] y4;

  wire [0:0] ce_1_sg_x53;
  wire [0:0] clk_1_sg_x53;
  wire [15:0] convert3_dout_net_x0;
  wire [15:0] convert3_dout_net_x2;
  wire [15:0] convert3_dout_net_x3;
  wire [15:0] delay10_q_net_x0;
  wire [15:0] delay11_q_net_x0;
  wire [15:0] delay12_q_net_x0;
  wire [15:0] delay13_q_net_x0;
  wire [15:0] delay14_q_net_x0;
  wire [15:0] delay15_q_net_x0;
  wire [15:0] delay16_q_net_x0;
  wire [15:0] delay1_q_net_x0;
  wire [15:0] delay1_q_net_x2;
  wire [15:0] delay2_q_net;
  wire [15:0] delay3_q_net_x0;
  wire [15:0] delay4_q_net;
  wire [15:0] delay5_q_net_x0;
  wire [15:0] delay6_q_net_x0;
  wire [15:0] delay7_q_net_x0;
  wire [15:0] delay8_q_net_x0;
  wire [15:0] delay9_q_net_x0;
  wire [15:0] delay_q_net;
  wire [47:0] dsp48e1_4_pcout_net_x1;
  wire [47:0] dsp48e1_4_pcout_net_x2;
  wire [47:0] dsp48e1_4_pcout_net_x3;
  wire [47:0] dsp48e1_4_pcout_net_x4;

  assign ce_1_sg_x53 = ce_1;
  assign clk_1_sg_x53 = clk_1;
  assign delay1_q_net_x2 = x1;
  assign convert3_dout_net_x3 = x2;
  assign y1 = delay7_q_net_x0;
  assign y2 = delay3_q_net_x0;
  assign y3 = delay16_q_net_x0;
  assign y4 = delay15_q_net_x0;


  coef1_1_module_2d3e4c1d9b  coef1_1_2d3e4c1d9b (
    .a(delay1_q_net_x2),
    .ce_1(ce_1_sg_x53),
    .clk_1(clk_1_sg_x53),
    .d(delay5_q_net_x0),
    .pcout(dsp48e1_4_pcout_net_x1)
  );

  coef1_1_module_2d3e4c1d9b  coef1_2_02a8fae733 (
    .a(convert3_dout_net_x3),
    .ce_1(ce_1_sg_x53),
    .clk_1(clk_1_sg_x53),
    .d(delay1_q_net_x0),
    .pcout(dsp48e1_4_pcout_net_x2)
  );

  coef3_1_module_3dc424542e  coef3_1_3dc424542e (
    .a(delay8_q_net_x0),
    .ce_1(ce_1_sg_x53),
    .clk_1(clk_1_sg_x53),
    .d(delay9_q_net_x0),
    .pcin(dsp48e1_4_pcout_net_x1),
    .pcout(dsp48e1_4_pcout_net_x3)
  );

  coef3_2_module_55d714494c  coef3_2_55d714494c (
    .a(delay10_q_net_x0),
    .ce_1(ce_1_sg_x53),
    .clk_1(clk_1_sg_x53),
    .d(delay11_q_net_x0),
    .pcin(dsp48e1_4_pcout_net_x3),
    .out_x0(convert3_dout_net_x0)
  );

  coef3_1_module_3dc424542e  coef3_3_53ceda67d9 (
    .a(delay6_q_net_x0),
    .ce_1(ce_1_sg_x53),
    .clk_1(clk_1_sg_x53),
    .d(delay12_q_net_x0),
    .pcin(dsp48e1_4_pcout_net_x2),
    .pcout(dsp48e1_4_pcout_net_x4)
  );

  coef3_2_module_55d714494c  coef3_4_6258555681 (
    .a(delay13_q_net_x0),
    .ce_1(ce_1_sg_x53),
    .clk_1(clk_1_sg_x53),
    .d(delay14_q_net_x0),
    .pcin(dsp48e1_4_pcout_net_x4),
    .out_x0(convert3_dout_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay1_q_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay1 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay10 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay10_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay11 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay4_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay11_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay12 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay4_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay12_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay13 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay2_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay13_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay14 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay14_q_net_x0)
  );

  xldelay #(

    .latency(7),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay15 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay2_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay15_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay16 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(convert3_dout_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay16_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay2 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(convert3_dout_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xldelay #(

    .latency(7),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay3 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay3_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay4 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay2_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay4_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay5 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay4_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay5_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay6 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay1_q_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay6_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay7 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(convert3_dout_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay7_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay8 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay2_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay8_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay9 (
    .ce(ce_1_sg_x53),
    .clk(clk_1_sg_x53),
    .d(delay1_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay9_q_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/I0_calc"

module i0_calc_module_a2c44e32af (
  ce_1,
  clk_1,
  i,
  out1,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out1;

  wire [15:0] addsub1_s_net_x0;
  wire [0:0] ce_1_sg_x89;
  wire [0:0] clk_1_sg_x89;
  wire [15:0] constant1_op_net;
  wire [1:0] counter2_op_net_x0;
  wire [1:0] delay1_q_net;
  wire [15:0] delay24_q_net_x0;
  wire [15:0] delay28_q_net_x0;
  wire [0:0] delay_q_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux_y_net;

  assign ce_1_sg_x89 = ce_1;
  assign clk_1_sg_x89 = clk_1;
  assign delay24_q_net_x0 = i;
  assign out1 = addsub1_s_net_x0;
  assign delay28_q_net_x0 = q;
  assign counter2_op_net_x0 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(4),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(5),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(constant1_op_net),
    .b(mux_y_net),
    .ce(ce_1_sg_x89),
    .clk(clk_1_sg_x89),
    .clr(1'b0),
    .en(1'b1),
    .mode(delay_q_net),
    .s(addsub1_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay (
    .ce(ce_1_sg_x89),
    .clk(clk_1_sg_x89),
    .d(msb_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x89),
    .clk(clk_1_sg_x89),
    .d(counter2_op_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_a6eee4b271  mux (
    .ce(ce_1_sg_x89),
    .clk(clk_1_sg_x89),
    .clr(1'b0),
    .d0(delay24_q_net_x0),
    .d1(delay28_q_net_x0),
    .d2(delay24_q_net_x0),
    .d3(delay28_q_net_x0),
    .sel(delay1_q_net),
    .y(mux_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/I1_calc/sin(2*pi*3/16)"

module x16_module_681a9d9f15 (
  ce_1,
  clk_1,
  in_x0,
  out_x0
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] in_x0;
  output [15:0] out_x0;

  wire [15:0] addsub1_s_net;
  wire [15:0] addsub2_s_net;
  wire [15:0] addsub3_s_net;
  wire [15:0] addsub4_s_net_x0;
  wire [15:0] addsub5_s_net;
  wire [0:0] ce_1_sg_x90;
  wire [0:0] clk_1_sg_x90;
  wire [15:0] mux3_y_net_x0;
  wire [15:0] shift1_op_net;
  wire [15:0] shift2_op_net;
  wire [15:0] shift3_op_net;
  wire [15:0] shift4_op_net;
  wire [15:0] shift5_op_net;
  wire [15:0] shift6_op_net;
  wire [15:0] shift_op_net;

  assign ce_1_sg_x90 = ce_1;
  assign clk_1_sg_x90 = clk_1;
  assign mux3_y_net_x0 = in_x0;
  assign out_x0 = addsub4_s_net_x0;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(shift_op_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub2 (
    .a(shift2_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_1ae7fcb63c340449"),
    .extra_registers(1),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(2),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(mux3_y_net_x0),
    .b(shift5_op_net),
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub4 (
    .a(shift6_op_net),
    .b(addsub3_s_net),
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub5 (
    .a(shift4_op_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net)
  );

  shift_12819d6cbe  shift (
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .ip(mux3_y_net_x0),
    .op(shift_op_net)
  );

  shift_4108be98c5  shift1 (
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .ip(mux3_y_net_x0),
    .op(shift1_op_net)
  );

  shift_5447e0aa7e  shift2 (
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .ip(addsub5_s_net),
    .op(shift2_op_net)
  );

  shift_4108be98c5  shift3 (
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .ip(mux3_y_net_x0),
    .op(shift3_op_net)
  );

  shift_a05534ab8e  shift4 (
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .ip(mux3_y_net_x0),
    .op(shift4_op_net)
  );

  shift_1aa26d2e4f  shift5 (
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .ip(mux3_y_net_x0),
    .op(shift5_op_net)
  );

  shift_5447e0aa7e  shift6 (
    .ce(ce_1_sg_x90),
    .clk(clk_1_sg_x90),
    .clr(1'b0),
    .ip(addsub2_s_net),
    .op(shift6_op_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/I1_calc/sin(2*pi/16)"

module x16_module_c081224c5f (
  ce_1,
  clk_1,
  in_x0,
  out_x0
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] in_x0;
  output [15:0] out_x0;

  wire [19:0] addsub1_s_net;
  wire [19:0] addsub2_s_net;
  wire [19:0] addsub_s_net;
  wire [0:0] ce_1_sg_x91;
  wire [0:0] clk_1_sg_x91;
  wire [15:0] convert1_dout_net_x0;
  wire [19:0] convert_dout_net;
  wire [15:0] mux2_y_net_x0;
  wire [19:0] shift1_op_net;
  wire [19:0] shift2_op_net;
  wire [19:0] shift3_op_net;
  wire [19:0] shift4_op_net;
  wire [19:0] shift6_op_net;
  wire [19:0] shift_op_net;

  assign ce_1_sg_x91 = ce_1;
  assign clk_1_sg_x91 = clk_1;
  assign mux2_y_net_x0 = in_x0;
  assign out_x0 = convert1_dout_net_x0;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub (
    .a(shift1_op_net),
    .b(shift_op_net),
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_c70c61eff7bb7aeb"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub1 (
    .a(shift3_op_net),
    .b(shift2_op_net),
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub2 (
    .a(shift6_op_net),
    .b(shift4_op_net),
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(19),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .din(mux2_y_net_x0),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(20),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(1),
    .overflow(`xlWrap),
    .quantization(`xlRound))
  convert1 (
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert1_dout_net_x0)
  );

  shift_997986a690  shift (
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift_op_net)
  );

  shift_7d97a52cb7  shift1 (
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift1_op_net)
  );

  shift_9f4e80fae7  shift2 (
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift2_op_net)
  );

  shift_7d97a52cb7  shift3 (
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift3_op_net)
  );

  shift_c6a2804ac2  shift4 (
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .ip(addsub1_s_net),
    .op(shift4_op_net)
  );

  shift_7d97a52cb7  shift6 (
    .ce(ce_1_sg_x91),
    .clk(clk_1_sg_x91),
    .clr(1'b0),
    .ip(addsub_s_net),
    .op(shift6_op_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/I1_calc"

module i1_calc_module_f51c2984a1 (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [15:0] addsub1_s_net;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub4_s_net_x0;
  wire [0:0] ce_1_sg_x92;
  wire [0:0] clk_1_sg_x92;
  wire [15:0] constant1_op_net;
  wire [0:0] convert1_dout_net;
  wire [15:0] convert1_dout_net_x0;
  wire [0:0] convert_dout_net;
  wire [1:0] counter2_op_net_x1;
  wire [1:0] delay1_q_net;
  wire [15:0] delay25_q_net_x0;
  wire [15:0] delay29_q_net_x0;
  wire [0:0] delay2_q_net;
  wire [0:0] inverter_op_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux2_y_net_x0;
  wire [15:0] mux3_y_net_x0;

  assign ce_1_sg_x92 = ce_1;
  assign clk_1_sg_x92 = clk_1;
  assign delay25_q_net_x0 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay29_q_net_x0 = q;
  assign counter2_op_net_x1 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(convert1_dout_net_x0),
    .b(addsub4_s_net_x0),
    .ce(ce_1_sg_x92),
    .clk(clk_1_sg_x92),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert_dout_net),
    .s(addsub1_s_net)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x92),
    .clk(clk_1_sg_x92),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert1_dout_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x92),
    .clk(clk_1_sg_x92),
    .clr(1'b0),
    .din(inverter_op_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x92),
    .clk(clk_1_sg_x92),
    .clr(1'b0),
    .din(delay2_q_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x92),
    .clk(clk_1_sg_x92),
    .d(counter2_op_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(5),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay2 (
    .ce(ce_1_sg_x92),
    .clk(clk_1_sg_x92),
    .d(msb_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  inverter_48d1f6b088  inverter (
    .ce(ce_1_sg_x92),
    .clk(clk_1_sg_x92),
    .clr(1'b0),
    .ip(lsb_y_net),
    .op(inverter_op_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_f3921567cd  mux2 (
    .ce(ce_1_sg_x92),
    .clk(clk_1_sg_x92),
    .clr(1'b0),
    .d0(delay25_q_net_x0),
    .d1(delay29_q_net_x0),
    .sel(lsb_y_net),
    .y(mux2_y_net_x0)
  );

  mux_f3921567cd  mux3 (
    .ce(ce_1_sg_x92),
    .clk(clk_1_sg_x92),
    .clr(1'b0),
    .d0(delay29_q_net_x0),
    .d1(delay25_q_net_x0),
    .sel(lsb_y_net),
    .y(mux3_y_net_x0)
  );

  x16_module_681a9d9f15  x16_681a9d9f15 (
    .ce_1(ce_1_sg_x92),
    .clk_1(clk_1_sg_x92),
    .in_x0(mux3_y_net_x0),
    .out_x0(addsub4_s_net_x0)
  );

  x16_module_c081224c5f  x16_c081224c5f (
    .ce_1(ce_1_sg_x92),
    .clk_1(clk_1_sg_x92),
    .in_x0(mux2_y_net_x0),
    .out_x0(convert1_dout_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/I2_calc/cos(2*pi*2/16)"

module x16_module_365070a8a8 (
  ce_1,
  clk_1,
  in_x0,
  out_x0
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [16:0] in_x0;
  output [15:0] out_x0;

  wire [19:0] addsub1_s_net;
  wire [19:0] addsub2_s_net_x0;
  wire [16:0] addsub2_s_net_x1;
  wire [19:0] addsub3_s_net;
  wire [19:0] addsub4_s_net;
  wire [19:0] addsub5_s_net;
  wire [0:0] ce_1_sg_x93;
  wire [0:0] clk_1_sg_x93;
  wire [15:0] convert1_dout_net_x0;
  wire [19:0] convert_dout_net;
  wire [19:0] shift1_op_net;
  wire [19:0] shift2_op_net;
  wire [19:0] shift3_op_net;
  wire [19:0] shift4_op_net;
  wire [19:0] shift5_op_net;
  wire [19:0] shift6_op_net;
  wire [19:0] shift8_op_net;
  wire [19:0] shift_op_net;

  assign ce_1_sg_x93 = ce_1;
  assign clk_1_sg_x93 = clk_1;
  assign addsub2_s_net_x1 = in_x0;
  assign out_x0 = convert1_dout_net_x0;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub1 (
    .a(shift4_op_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub2 (
    .a(shift6_op_net),
    .b(addsub3_s_net),
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub3 (
    .a(shift_op_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(19),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(19),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub4 (
    .a(shift8_op_net),
    .b(addsub5_s_net),
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(20),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(20),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(21),
    .core_name0("addsb_11_0_750c6c8a22bc78ba"),
    .extra_registers(1),
    .full_s_arith(2),
    .full_s_width(21),
    .latency(2),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(19),
    .s_width(20))
  addsub5 (
    .a(shift2_op_net),
    .b(shift5_op_net),
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(17),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(20),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .din(addsub2_s_net_x1),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(19),
    .din_width(20),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(1),
    .overflow(`xlWrap),
    .quantization(`xlRound))
  convert1 (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .din(addsub4_s_net),
    .en(1'b1),
    .dout(convert1_dout_net_x0)
  );

  shift_0b767c7711  shift (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift_op_net)
  );

  shift_7d97a52cb7  shift1 (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift1_op_net)
  );

  shift_0b767c7711  shift2 (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift2_op_net)
  );

  shift_7d97a52cb7  shift3 (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift3_op_net)
  );

  shift_18b87c12cf  shift4 (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift4_op_net)
  );

  shift_7d97a52cb7  shift5 (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift5_op_net)
  );

  shift_2422c3ab70  shift6 (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .ip(addsub1_s_net),
    .op(shift6_op_net)
  );

  shift_69971e276f  shift8 (
    .ce(ce_1_sg_x93),
    .clk(clk_1_sg_x93),
    .clr(1'b0),
    .ip(addsub2_s_net_x0),
    .op(shift8_op_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/I2_calc"

module i2_calc_module_5456b0a482 (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [16:0] addsub2_s_net_x1;
  wire [15:0] addsub3_s_net_x0;
  wire [0:0] ce_1_sg_x94;
  wire [0:0] clk_1_sg_x94;
  wire [15:0] constant1_op_net;
  wire [15:0] convert1_dout_net_x0;
  wire [1:0] counter2_op_net_x2;
  wire [1:0] delay1_q_net;
  wire [15:0] delay26_q_net_x0;
  wire [15:0] delay30_q_net_x0;
  wire [0:0] logical_y_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;

  assign ce_1_sg_x94 = ce_1;
  assign clk_1_sg_x94 = clk_1;
  assign delay26_q_net_x0 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay30_q_net_x0 = q;
  assign counter2_op_net_x2 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub2 (
    .a(delay26_q_net_x0),
    .b(delay30_q_net_x0),
    .ce(ce_1_sg_x94),
    .clk(clk_1_sg_x94),
    .clr(1'b0),
    .en(1'b1),
    .mode(lsb_y_net),
    .s(addsub2_s_net_x1)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(convert1_dout_net_x0),
    .ce(ce_1_sg_x94),
    .clk(clk_1_sg_x94),
    .clr(1'b0),
    .en(1'b1),
    .mode(logical_y_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x94),
    .clk(clk_1_sg_x94),
    .d(counter2_op_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  logical_06844c65fb  logical (
    .ce(ce_1_sg_x94),
    .clk(clk_1_sg_x94),
    .clr(1'b0),
    .d0(msb_y_net),
    .d1(lsb_y_net),
    .y(logical_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  x16_module_365070a8a8  x16_365070a8a8 (
    .ce_1(ce_1_sg_x94),
    .clk_1(clk_1_sg_x94),
    .in_x0(addsub2_s_net_x1),
    .out_x0(convert1_dout_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/I3_calc"

module i3_calc_module_649a65238e (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [15:0] addsub1_s_net;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub4_s_net_x0;
  wire [0:0] ce_1_sg_x97;
  wire [0:0] clk_1_sg_x97;
  wire [15:0] constant1_op_net;
  wire [15:0] convert1_dout_net_x0;
  wire [0:0] convert_dout_net;
  wire [1:0] counter2_op_net_x3;
  wire [1:0] delay1_q_net;
  wire [15:0] delay27_q_net_x0;
  wire [15:0] delay31_q_net_x0;
  wire [0:0] inverter1_op_net;
  wire [0:0] inverter_op_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux2_y_net_x0;
  wire [15:0] mux3_y_net_x0;

  assign ce_1_sg_x97 = ce_1;
  assign clk_1_sg_x97 = clk_1;
  assign delay27_q_net_x0 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay31_q_net_x0 = q;
  assign counter2_op_net_x3 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(addsub4_s_net_x0),
    .b(convert1_dout_net_x0),
    .ce(ce_1_sg_x97),
    .clk(clk_1_sg_x97),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert_dout_net),
    .s(addsub1_s_net)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x97),
    .clk(clk_1_sg_x97),
    .clr(1'b0),
    .en(1'b1),
    .mode(inverter1_op_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x97),
    .clk(clk_1_sg_x97),
    .clr(1'b0),
    .din(inverter_op_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x97),
    .clk(clk_1_sg_x97),
    .d(counter2_op_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  inverter_48d1f6b088  inverter (
    .ce(ce_1_sg_x97),
    .clk(clk_1_sg_x97),
    .clr(1'b0),
    .ip(lsb_y_net),
    .op(inverter_op_net)
  );

  inverter_66c3795ede  inverter1 (
    .ce(ce_1_sg_x97),
    .clk(clk_1_sg_x97),
    .clr(1'b0),
    .ip(msb_y_net),
    .op(inverter1_op_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_f3921567cd  mux2 (
    .ce(ce_1_sg_x97),
    .clk(clk_1_sg_x97),
    .clr(1'b0),
    .d0(delay27_q_net_x0),
    .d1(delay31_q_net_x0),
    .sel(lsb_y_net),
    .y(mux2_y_net_x0)
  );

  mux_f3921567cd  mux3 (
    .ce(ce_1_sg_x97),
    .clk(clk_1_sg_x97),
    .clr(1'b0),
    .d0(delay31_q_net_x0),
    .d1(delay27_q_net_x0),
    .sel(lsb_y_net),
    .y(mux3_y_net_x0)
  );

  x16_module_681a9d9f15  x16_1404caed42 (
    .ce_1(ce_1_sg_x97),
    .clk_1(clk_1_sg_x97),
    .in_x0(mux2_y_net_x0),
    .out_x0(addsub4_s_net_x0)
  );

  x16_module_c081224c5f  x16_fd68391f97 (
    .ce_1(ce_1_sg_x97),
    .clk_1(clk_1_sg_x97),
    .in_x0(mux3_y_net_x0),
    .out_x0(convert1_dout_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/Q0_calc"

module q0_calc_module_1270d7fd6f (
  ce_1,
  clk_1,
  i,
  out1,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out1;

  wire [15:0] addsub1_s_net_x0;
  wire [0:0] ce_1_sg_x98;
  wire [0:0] clk_1_sg_x98;
  wire [15:0] constant1_op_net;
  wire [1:0] counter1_op_net_x0;
  wire [1:0] delay1_q_net;
  wire [15:0] delay24_q_net_x1;
  wire [15:0] delay28_q_net_x1;
  wire [0:0] logical_y_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux_y_net;

  assign ce_1_sg_x98 = ce_1;
  assign clk_1_sg_x98 = clk_1;
  assign delay24_q_net_x1 = i;
  assign out1 = addsub1_s_net_x0;
  assign delay28_q_net_x1 = q;
  assign counter1_op_net_x0 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(4),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(5),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(constant1_op_net),
    .b(mux_y_net),
    .ce(ce_1_sg_x98),
    .clk(clk_1_sg_x98),
    .clr(1'b0),
    .en(1'b1),
    .mode(logical_y_net),
    .s(addsub1_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x98),
    .clk(clk_1_sg_x98),
    .d(counter1_op_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  logical_8641388092  logical (
    .ce(ce_1_sg_x98),
    .clk(clk_1_sg_x98),
    .clr(1'b0),
    .d0(msb_y_net),
    .d1(lsb_y_net),
    .y(logical_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_a6eee4b271  mux (
    .ce(ce_1_sg_x98),
    .clk(clk_1_sg_x98),
    .clr(1'b0),
    .d0(delay28_q_net_x1),
    .d1(delay24_q_net_x1),
    .d2(delay28_q_net_x1),
    .d3(delay24_q_net_x1),
    .sel(delay1_q_net),
    .y(mux_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/Q1_calc"

module q1_calc_module_db65938a6d (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [15:0] addsub1_s_net;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub4_s_net_x0;
  wire [0:0] ce_1_sg_x101;
  wire [0:0] clk_1_sg_x101;
  wire [15:0] constant1_op_net;
  wire [15:0] convert1_dout_net_x0;
  wire [1:0] counter1_op_net_x1;
  wire [1:0] delay1_q_net;
  wire [15:0] delay25_q_net_x1;
  wire [15:0] delay29_q_net_x1;
  wire [0:0] delay2_q_net;
  wire [0:0] delay_q_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux2_y_net_x0;
  wire [15:0] mux3_y_net_x0;

  assign ce_1_sg_x101 = ce_1;
  assign clk_1_sg_x101 = clk_1;
  assign delay25_q_net_x1 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay29_q_net_x1 = q;
  assign counter1_op_net_x1 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(addsub4_s_net_x0),
    .b(convert1_dout_net_x0),
    .ce(ce_1_sg_x101),
    .clk(clk_1_sg_x101),
    .clr(1'b0),
    .en(1'b1),
    .mode(delay_q_net),
    .s(addsub1_s_net)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x101),
    .clk(clk_1_sg_x101),
    .clr(1'b0),
    .en(1'b1),
    .mode(delay2_q_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay (
    .ce(ce_1_sg_x101),
    .clk(clk_1_sg_x101),
    .d(lsb_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x101),
    .clk(clk_1_sg_x101),
    .d(counter1_op_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(5),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay2 (
    .ce(ce_1_sg_x101),
    .clk(clk_1_sg_x101),
    .d(msb_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_f3921567cd  mux2 (
    .ce(ce_1_sg_x101),
    .clk(clk_1_sg_x101),
    .clr(1'b0),
    .d0(delay25_q_net_x1),
    .d1(delay29_q_net_x1),
    .sel(lsb_y_net),
    .y(mux2_y_net_x0)
  );

  mux_f3921567cd  mux3 (
    .ce(ce_1_sg_x101),
    .clk(clk_1_sg_x101),
    .clr(1'b0),
    .d0(delay29_q_net_x1),
    .d1(delay25_q_net_x1),
    .sel(lsb_y_net),
    .y(mux3_y_net_x0)
  );

  x16_module_c081224c5f  x16_0a3b1f6c6a (
    .ce_1(ce_1_sg_x101),
    .clk_1(clk_1_sg_x101),
    .in_x0(mux3_y_net_x0),
    .out_x0(convert1_dout_net_x0)
  );

  x16_module_681a9d9f15  x16_f1fdee6d25 (
    .ce_1(ce_1_sg_x101),
    .clk_1(clk_1_sg_x101),
    .in_x0(mux2_y_net_x0),
    .out_x0(addsub4_s_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/Q2_calc"

module q2_calc_module_b8fd2bc030 (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [16:0] addsub2_s_net_x1;
  wire [15:0] addsub3_s_net_x0;
  wire [0:0] ce_1_sg_x103;
  wire [0:0] clk_1_sg_x103;
  wire [15:0] constant1_op_net;
  wire [0:0] convert1_dout_net;
  wire [15:0] convert1_dout_net_x0;
  wire [0:0] convert_dout_net;
  wire [1:0] counter1_op_net_x2;
  wire [1:0] delay1_q_net;
  wire [15:0] delay26_q_net_x1;
  wire [15:0] delay30_q_net_x1;
  wire [0:0] delay_q_net;
  wire [0:0] inverter_op_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;

  assign ce_1_sg_x103 = ce_1;
  assign clk_1_sg_x103 = clk_1;
  assign delay26_q_net_x1 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay30_q_net_x1 = q;
  assign counter1_op_net_x2 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub2 (
    .a(delay26_q_net_x1),
    .b(delay30_q_net_x1),
    .ce(ce_1_sg_x103),
    .clk(clk_1_sg_x103),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert1_dout_net),
    .s(addsub2_s_net_x1)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(convert1_dout_net_x0),
    .ce(ce_1_sg_x103),
    .clk(clk_1_sg_x103),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert_dout_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x103),
    .clk(clk_1_sg_x103),
    .clr(1'b0),
    .din(delay_q_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x103),
    .clk(clk_1_sg_x103),
    .clr(1'b0),
    .din(inverter_op_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xldelay #(

    .latency(5),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay (
    .ce(ce_1_sg_x103),
    .clk(clk_1_sg_x103),
    .d(msb_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x103),
    .clk(clk_1_sg_x103),
    .d(counter1_op_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  inverter_33a63b558a  inverter (
    .ce(ce_1_sg_x103),
    .clk(clk_1_sg_x103),
    .clr(1'b0),
    .ip(lsb_y_net),
    .op(inverter_op_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  x16_module_365070a8a8  x16_6f9b371588 (
    .ce_1(ce_1_sg_x103),
    .clk_1(clk_1_sg_x103),
    .in_x0(addsub2_s_net_x1),
    .out_x0(convert1_dout_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3/Q3_calc"

module q3_calc_module_32a39245d1 (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [15:0] addsub1_s_net;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub4_s_net_x0;
  wire [0:0] ce_1_sg_x106;
  wire [0:0] clk_1_sg_x106;
  wire [15:0] constant1_op_net;
  wire [15:0] convert1_dout_net_x0;
  wire [0:0] convert_dout_net;
  wire [1:0] counter1_op_net_x3;
  wire [1:0] delay1_q_net;
  wire [15:0] delay27_q_net_x1;
  wire [15:0] delay31_q_net_x1;
  wire [0:0] delay_q_net;
  wire [0:0] inverter_op_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux2_y_net_x0;
  wire [15:0] mux3_y_net_x0;

  assign ce_1_sg_x106 = ce_1;
  assign clk_1_sg_x106 = clk_1;
  assign delay27_q_net_x1 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay31_q_net_x1 = q;
  assign counter1_op_net_x3 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(convert1_dout_net_x0),
    .b(addsub4_s_net_x0),
    .ce(ce_1_sg_x106),
    .clk(clk_1_sg_x106),
    .clr(1'b0),
    .en(1'b1),
    .mode(delay_q_net),
    .s(addsub1_s_net)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x106),
    .clk(clk_1_sg_x106),
    .clr(1'b0),
    .en(1'b1),
    .mode(inverter_op_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x106),
    .clk(clk_1_sg_x106),
    .clr(1'b0),
    .din(lsb_y_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay (
    .ce(ce_1_sg_x106),
    .clk(clk_1_sg_x106),
    .d(convert_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x106),
    .clk(clk_1_sg_x106),
    .d(counter1_op_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  inverter_66c3795ede  inverter (
    .ce(ce_1_sg_x106),
    .clk(clk_1_sg_x106),
    .clr(1'b0),
    .ip(msb_y_net),
    .op(inverter_op_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_f3921567cd  mux2 (
    .ce(ce_1_sg_x106),
    .clk(clk_1_sg_x106),
    .clr(1'b0),
    .d0(delay27_q_net_x1),
    .d1(delay31_q_net_x1),
    .sel(lsb_y_net),
    .y(mux2_y_net_x0)
  );

  mux_f3921567cd  mux3 (
    .ce(ce_1_sg_x106),
    .clk(clk_1_sg_x106),
    .clr(1'b0),
    .d0(delay31_q_net_x1),
    .d1(delay27_q_net_x1),
    .sel(lsb_y_net),
    .y(mux3_y_net_x0)
  );

  x16_module_c081224c5f  x16_d58306cfb6 (
    .ce_1(ce_1_sg_x106),
    .clk_1(clk_1_sg_x106),
    .in_x0(mux2_y_net_x0),
    .out_x0(convert1_dout_net_x0)
  );

  x16_module_681a9d9f15  x16_ef42a64175 (
    .ce_1(ce_1_sg_x106),
    .clk_1(clk_1_sg_x106),
    .in_x0(mux3_y_net_x0),
    .out_x0(addsub4_s_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_band3"

module mixer1536_band3_module_8c4b7efa2b (
  ce_1,
  clk_1,
  i0,
  i0_out,
  i1,
  i1_out,
  i2,
  i2_out,
  i3,
  i3_out,
  q0,
  q0_out,
  q1,
  q1_out,
  q2,
  q2_out,
  q3,
  q3_out
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i0;
  input [15:0] i1;
  input [15:0] i2;
  input [15:0] i3;
  input [15:0] q0;
  input [15:0] q1;
  input [15:0] q2;
  input [15:0] q3;
  output [15:0] i0_out;
  output [15:0] i1_out;
  output [15:0] i2_out;
  output [15:0] i3_out;
  output [15:0] q0_out;
  output [15:0] q1_out;
  output [15:0] q2_out;
  output [15:0] q3_out;

  wire [15:0] addsub1_s_net_x2;
  wire [15:0] addsub1_s_net_x3;
  wire [15:0] addsub3_s_net_x10;
  wire [15:0] addsub3_s_net_x11;
  wire [15:0] addsub3_s_net_x6;
  wire [15:0] addsub3_s_net_x7;
  wire [15:0] addsub3_s_net_x8;
  wire [15:0] addsub3_s_net_x9;
  wire [0:0] ce_1_sg_x107;
  wire [0:0] clk_1_sg_x107;
  wire [1:0] counter1_op_net_x3;
  wire [1:0] counter2_op_net_x3;
  wire [15:0] delay24_q_net_x2;
  wire [15:0] delay25_q_net_x2;
  wire [15:0] delay26_q_net_x2;
  wire [15:0] delay27_q_net_x2;
  wire [15:0] delay28_q_net_x2;
  wire [15:0] delay29_q_net_x2;
  wire [15:0] delay30_q_net_x2;
  wire [15:0] delay31_q_net_x2;

  assign ce_1_sg_x107 = ce_1;
  assign clk_1_sg_x107 = clk_1;
  assign delay24_q_net_x2 = i0;
  assign i0_out = addsub1_s_net_x2;
  assign delay25_q_net_x2 = i1;
  assign i1_out = addsub3_s_net_x6;
  assign delay26_q_net_x2 = i2;
  assign i2_out = addsub3_s_net_x7;
  assign delay27_q_net_x2 = i3;
  assign i3_out = addsub3_s_net_x8;
  assign delay28_q_net_x2 = q0;
  assign q0_out = addsub1_s_net_x3;
  assign delay29_q_net_x2 = q1;
  assign q1_out = addsub3_s_net_x9;
  assign delay30_q_net_x2 = q2;
  assign q2_out = addsub3_s_net_x10;
  assign delay31_q_net_x2 = q3;
  assign q3_out = addsub3_s_net_x11;


  xlcounter_free_duc_16ch_341 #(

    .core_name0("cntr_11_0_76451075d188e63f"),
    .op_arith(`xlUnsigned),
    .op_width(2))
  counter1 (
    .ce(ce_1_sg_x107),
    .clk(clk_1_sg_x107),
    .clr(1'b0),
    .en(1'b1),
    .rst(1'b0),
    .op(counter1_op_net_x3)
  );

  xlcounter_free_duc_16ch_341 #(

    .core_name0("cntr_11_0_76451075d188e63f"),
    .op_arith(`xlUnsigned),
    .op_width(2))
  counter2 (
    .ce(ce_1_sg_x107),
    .clk(clk_1_sg_x107),
    .clr(1'b0),
    .en(1'b1),
    .rst(1'b0),
    .op(counter2_op_net_x3)
  );

  i0_calc_module_a2c44e32af  i0_calc_a2c44e32af (
    .ce_1(ce_1_sg_x107),
    .clk_1(clk_1_sg_x107),
    .i(delay24_q_net_x2),
    .q(delay28_q_net_x2),
    .sel(counter2_op_net_x3),
    .out1(addsub1_s_net_x2)
  );

  i1_calc_module_f51c2984a1  i1_calc_f51c2984a1 (
    .ce_1(ce_1_sg_x107),
    .clk_1(clk_1_sg_x107),
    .i(delay25_q_net_x2),
    .q(delay29_q_net_x2),
    .sel(counter2_op_net_x3),
    .out_x0(addsub3_s_net_x6)
  );

  i2_calc_module_5456b0a482  i2_calc_5456b0a482 (
    .ce_1(ce_1_sg_x107),
    .clk_1(clk_1_sg_x107),
    .i(delay26_q_net_x2),
    .q(delay30_q_net_x2),
    .sel(counter2_op_net_x3),
    .out_x0(addsub3_s_net_x7)
  );

  i3_calc_module_649a65238e  i3_calc_649a65238e (
    .ce_1(ce_1_sg_x107),
    .clk_1(clk_1_sg_x107),
    .i(delay27_q_net_x2),
    .q(delay31_q_net_x2),
    .sel(counter2_op_net_x3),
    .out_x0(addsub3_s_net_x8)
  );

  q0_calc_module_1270d7fd6f  q0_calc_1270d7fd6f (
    .ce_1(ce_1_sg_x107),
    .clk_1(clk_1_sg_x107),
    .i(delay24_q_net_x2),
    .q(delay28_q_net_x2),
    .sel(counter1_op_net_x3),
    .out1(addsub1_s_net_x3)
  );

  q1_calc_module_db65938a6d  q1_calc_db65938a6d (
    .ce_1(ce_1_sg_x107),
    .clk_1(clk_1_sg_x107),
    .i(delay25_q_net_x2),
    .q(delay29_q_net_x2),
    .sel(counter1_op_net_x3),
    .out_x0(addsub3_s_net_x9)
  );

  q2_calc_module_b8fd2bc030  q2_calc_b8fd2bc030 (
    .ce_1(ce_1_sg_x107),
    .clk_1(clk_1_sg_x107),
    .i(delay26_q_net_x2),
    .q(delay30_q_net_x2),
    .sel(counter1_op_net_x3),
    .out_x0(addsub3_s_net_x10)
  );

  q3_calc_module_32a39245d1  q3_calc_32a39245d1 (
    .ce_1(ce_1_sg_x107),
    .clk_1(clk_1_sg_x107),
    .i(delay27_q_net_x2),
    .q(delay31_q_net_x2),
    .sel(counter1_op_net_x3),
    .out_x0(addsub3_s_net_x11)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_minus_band3/I0_calc"

module i0_calc_module_ffcbd4a114 (
  ce_1,
  clk_1,
  i,
  out1,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out1;

  wire [15:0] addsub1_s_net_x0;
  wire [0:0] ce_1_sg_x108;
  wire [0:0] clk_1_sg_x108;
  wire [15:0] constant1_op_net;
  wire [1:0] counter2_op_net_x0;
  wire [15:0] delay12_q_net_x0;
  wire [1:0] delay1_q_net;
  wire [15:0] delay8_q_net_x0;
  wire [0:0] logical_y_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux_y_net;

  assign ce_1_sg_x108 = ce_1;
  assign clk_1_sg_x108 = clk_1;
  assign delay8_q_net_x0 = i;
  assign out1 = addsub1_s_net_x0;
  assign delay12_q_net_x0 = q;
  assign counter2_op_net_x0 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(4),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(5),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(constant1_op_net),
    .b(mux_y_net),
    .ce(ce_1_sg_x108),
    .clk(clk_1_sg_x108),
    .clr(1'b0),
    .en(1'b1),
    .mode(logical_y_net),
    .s(addsub1_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x108),
    .clk(clk_1_sg_x108),
    .d(counter2_op_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  logical_8641388092  logical (
    .ce(ce_1_sg_x108),
    .clk(clk_1_sg_x108),
    .clr(1'b0),
    .d0(msb_y_net),
    .d1(lsb_y_net),
    .y(logical_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_a6eee4b271  mux (
    .ce(ce_1_sg_x108),
    .clk(clk_1_sg_x108),
    .clr(1'b0),
    .d0(delay8_q_net_x0),
    .d1(delay12_q_net_x0),
    .d2(delay8_q_net_x0),
    .d3(delay12_q_net_x0),
    .sel(delay1_q_net),
    .y(mux_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_minus_band3/I1_calc"

module i1_calc_module_79974815da (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [15:0] addsub1_s_net;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub4_s_net_x0;
  wire [0:0] ce_1_sg_x111;
  wire [0:0] clk_1_sg_x111;
  wire [15:0] constant1_op_net;
  wire [0:0] convert1_dout_net;
  wire [15:0] convert1_dout_net_x0;
  wire [0:0] convert_dout_net;
  wire [1:0] counter2_op_net_x1;
  wire [15:0] delay13_q_net_x0;
  wire [1:0] delay1_q_net;
  wire [0:0] delay3_q_net;
  wire [15:0] delay9_q_net_x0;
  wire [0:0] logical_y_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux2_y_net_x0;
  wire [15:0] mux3_y_net_x0;

  assign ce_1_sg_x111 = ce_1;
  assign clk_1_sg_x111 = clk_1;
  assign delay9_q_net_x0 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay13_q_net_x0 = q;
  assign counter2_op_net_x1 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(convert1_dout_net_x0),
    .b(addsub4_s_net_x0),
    .ce(ce_1_sg_x111),
    .clk(clk_1_sg_x111),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert_dout_net),
    .s(addsub1_s_net)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x111),
    .clk(clk_1_sg_x111),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert1_dout_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x111),
    .clk(clk_1_sg_x111),
    .clr(1'b0),
    .din(delay3_q_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x111),
    .clk(clk_1_sg_x111),
    .clr(1'b0),
    .din(logical_y_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x111),
    .clk(clk_1_sg_x111),
    .d(counter2_op_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay3 (
    .ce(ce_1_sg_x111),
    .clk(clk_1_sg_x111),
    .d(lsb_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay3_q_net)
  );

  logical_d5c14b9908  logical (
    .ce(ce_1_sg_x111),
    .clk(clk_1_sg_x111),
    .clr(1'b0),
    .d0(msb_y_net),
    .d1(lsb_y_net),
    .y(logical_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_f3921567cd  mux2 (
    .ce(ce_1_sg_x111),
    .clk(clk_1_sg_x111),
    .clr(1'b0),
    .d0(delay9_q_net_x0),
    .d1(delay13_q_net_x0),
    .sel(lsb_y_net),
    .y(mux2_y_net_x0)
  );

  mux_f3921567cd  mux3 (
    .ce(ce_1_sg_x111),
    .clk(clk_1_sg_x111),
    .clr(1'b0),
    .d0(delay13_q_net_x0),
    .d1(delay9_q_net_x0),
    .sel(lsb_y_net),
    .y(mux3_y_net_x0)
  );

  x16_module_681a9d9f15  x16_9899f4440d (
    .ce_1(ce_1_sg_x111),
    .clk_1(clk_1_sg_x111),
    .in_x0(mux3_y_net_x0),
    .out_x0(addsub4_s_net_x0)
  );

  x16_module_c081224c5f  x16_c2a953ad65 (
    .ce_1(ce_1_sg_x111),
    .clk_1(clk_1_sg_x111),
    .in_x0(mux2_y_net_x0),
    .out_x0(convert1_dout_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_minus_band3/I2_calc"

module i2_calc_module_5295d3b23d (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [16:0] addsub2_s_net_x1;
  wire [15:0] addsub3_s_net_x0;
  wire [0:0] ce_1_sg_x113;
  wire [0:0] clk_1_sg_x113;
  wire [15:0] constant1_op_net;
  wire [15:0] convert1_dout_net_x0;
  wire [1:0] counter2_op_net_x2;
  wire [15:0] delay10_q_net_x0;
  wire [15:0] delay14_q_net_x0;
  wire [1:0] delay1_q_net;
  wire [0:0] inverter_op_net;
  wire [0:0] logical_y_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;

  assign ce_1_sg_x113 = ce_1;
  assign clk_1_sg_x113 = clk_1;
  assign delay10_q_net_x0 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay14_q_net_x0 = q;
  assign counter2_op_net_x2 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub2 (
    .a(delay10_q_net_x0),
    .b(delay14_q_net_x0),
    .ce(ce_1_sg_x113),
    .clk(clk_1_sg_x113),
    .clr(1'b0),
    .en(1'b1),
    .mode(inverter_op_net),
    .s(addsub2_s_net_x1)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(convert1_dout_net_x0),
    .ce(ce_1_sg_x113),
    .clk(clk_1_sg_x113),
    .clr(1'b0),
    .en(1'b1),
    .mode(logical_y_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x113),
    .clk(clk_1_sg_x113),
    .d(counter2_op_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  inverter_33a63b558a  inverter (
    .ce(ce_1_sg_x113),
    .clk(clk_1_sg_x113),
    .clr(1'b0),
    .ip(lsb_y_net),
    .op(inverter_op_net)
  );

  logical_06844c65fb  logical (
    .ce(ce_1_sg_x113),
    .clk(clk_1_sg_x113),
    .clr(1'b0),
    .d0(msb_y_net),
    .d1(lsb_y_net),
    .y(logical_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  x16_module_365070a8a8  x16_a6b3f56e07 (
    .ce_1(ce_1_sg_x113),
    .clk_1(clk_1_sg_x113),
    .in_x0(addsub2_s_net_x1),
    .out_x0(convert1_dout_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_minus_band3/I3_calc"

module i3_calc_module_00bbf7ce0b (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [15:0] addsub1_s_net;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub4_s_net_x0;
  wire [0:0] ce_1_sg_x116;
  wire [0:0] clk_1_sg_x116;
  wire [15:0] constant1_op_net;
  wire [15:0] convert1_dout_net_x0;
  wire [0:0] convert_dout_net;
  wire [1:0] counter2_op_net_x3;
  wire [15:0] delay11_q_net_x0;
  wire [15:0] delay15_q_net_x0;
  wire [1:0] delay1_q_net;
  wire [0:0] delay2_q_net;
  wire [0:0] logical_y_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux2_y_net_x0;
  wire [15:0] mux3_y_net_x0;

  assign ce_1_sg_x116 = ce_1;
  assign clk_1_sg_x116 = clk_1;
  assign delay11_q_net_x0 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay15_q_net_x0 = q;
  assign counter2_op_net_x3 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(addsub4_s_net_x0),
    .b(convert1_dout_net_x0),
    .ce(ce_1_sg_x116),
    .clk(clk_1_sg_x116),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert_dout_net),
    .s(addsub1_s_net)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x116),
    .clk(clk_1_sg_x116),
    .clr(1'b0),
    .en(1'b1),
    .mode(logical_y_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x116),
    .clk(clk_1_sg_x116),
    .clr(1'b0),
    .din(delay2_q_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x116),
    .clk(clk_1_sg_x116),
    .d(counter2_op_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay2 (
    .ce(ce_1_sg_x116),
    .clk(clk_1_sg_x116),
    .d(lsb_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  logical_06844c65fb  logical (
    .ce(ce_1_sg_x116),
    .clk(clk_1_sg_x116),
    .clr(1'b0),
    .d0(msb_y_net),
    .d1(lsb_y_net),
    .y(logical_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_f3921567cd  mux2 (
    .ce(ce_1_sg_x116),
    .clk(clk_1_sg_x116),
    .clr(1'b0),
    .d0(delay11_q_net_x0),
    .d1(delay15_q_net_x0),
    .sel(lsb_y_net),
    .y(mux2_y_net_x0)
  );

  mux_f3921567cd  mux3 (
    .ce(ce_1_sg_x116),
    .clk(clk_1_sg_x116),
    .clr(1'b0),
    .d0(delay15_q_net_x0),
    .d1(delay11_q_net_x0),
    .sel(lsb_y_net),
    .y(mux3_y_net_x0)
  );

  x16_module_c081224c5f  x16_96f3d075bd (
    .ce_1(ce_1_sg_x116),
    .clk_1(clk_1_sg_x116),
    .in_x0(mux3_y_net_x0),
    .out_x0(convert1_dout_net_x0)
  );

  x16_module_681a9d9f15  x16_ba2398a5be (
    .ce_1(ce_1_sg_x116),
    .clk_1(clk_1_sg_x116),
    .in_x0(mux2_y_net_x0),
    .out_x0(addsub4_s_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_minus_band3/Q0_calc"

module q0_calc_module_2a94af247f (
  ce_1,
  clk_1,
  i,
  out1,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out1;

  wire [15:0] addsub1_s_net_x0;
  wire [0:0] ce_1_sg_x117;
  wire [0:0] clk_1_sg_x117;
  wire [15:0] constant1_op_net;
  wire [1:0] counter1_op_net_x0;
  wire [15:0] delay12_q_net_x1;
  wire [1:0] delay1_q_net;
  wire [0:0] delay2_q_net;
  wire [15:0] delay8_q_net_x1;
  wire [0:0] msb_y_net;
  wire [15:0] mux_y_net;

  assign ce_1_sg_x117 = ce_1;
  assign clk_1_sg_x117 = clk_1;
  assign delay8_q_net_x1 = i;
  assign out1 = addsub1_s_net_x0;
  assign delay12_q_net_x1 = q;
  assign counter1_op_net_x0 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(4),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(5),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(constant1_op_net),
    .b(mux_y_net),
    .ce(ce_1_sg_x117),
    .clk(clk_1_sg_x117),
    .clr(1'b0),
    .en(1'b1),
    .mode(delay2_q_net),
    .s(addsub1_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x117),
    .clk(clk_1_sg_x117),
    .d(counter1_op_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay2 (
    .ce(ce_1_sg_x117),
    .clk(clk_1_sg_x117),
    .d(msb_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_a6eee4b271  mux (
    .ce(ce_1_sg_x117),
    .clk(clk_1_sg_x117),
    .clr(1'b0),
    .d0(delay12_q_net_x1),
    .d1(delay8_q_net_x1),
    .d2(delay12_q_net_x1),
    .d3(delay8_q_net_x1),
    .sel(delay1_q_net),
    .y(mux_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_minus_band3/Q1_calc"

module q1_calc_module_354b9e542c (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [15:0] addsub1_s_net;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub4_s_net_x0;
  wire [0:0] ce_1_sg_x120;
  wire [0:0] clk_1_sg_x120;
  wire [15:0] constant1_op_net;
  wire [15:0] convert1_dout_net_x0;
  wire [1:0] counter1_op_net_x1;
  wire [15:0] delay13_q_net_x1;
  wire [1:0] delay1_q_net;
  wire [15:0] delay9_q_net_x1;
  wire [0:0] inverter1_op_net;
  wire [0:0] logical_y_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux2_y_net_x0;
  wire [15:0] mux3_y_net_x0;

  assign ce_1_sg_x120 = ce_1;
  assign clk_1_sg_x120 = clk_1;
  assign delay9_q_net_x1 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay13_q_net_x1 = q;
  assign counter1_op_net_x1 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(addsub4_s_net_x0),
    .b(convert1_dout_net_x0),
    .ce(ce_1_sg_x120),
    .clk(clk_1_sg_x120),
    .clr(1'b0),
    .en(1'b1),
    .mode(inverter1_op_net),
    .s(addsub1_s_net)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x120),
    .clk(clk_1_sg_x120),
    .clr(1'b0),
    .en(1'b1),
    .mode(logical_y_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x120),
    .clk(clk_1_sg_x120),
    .d(counter1_op_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  inverter_48d1f6b088  inverter1 (
    .ce(ce_1_sg_x120),
    .clk(clk_1_sg_x120),
    .clr(1'b0),
    .ip(lsb_y_net),
    .op(inverter1_op_net)
  );

  logical_06844c65fb  logical (
    .ce(ce_1_sg_x120),
    .clk(clk_1_sg_x120),
    .clr(1'b0),
    .d0(msb_y_net),
    .d1(lsb_y_net),
    .y(logical_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_f3921567cd  mux2 (
    .ce(ce_1_sg_x120),
    .clk(clk_1_sg_x120),
    .clr(1'b0),
    .d0(delay9_q_net_x1),
    .d1(delay13_q_net_x1),
    .sel(lsb_y_net),
    .y(mux2_y_net_x0)
  );

  mux_f3921567cd  mux3 (
    .ce(ce_1_sg_x120),
    .clk(clk_1_sg_x120),
    .clr(1'b0),
    .d0(delay13_q_net_x1),
    .d1(delay9_q_net_x1),
    .sel(lsb_y_net),
    .y(mux3_y_net_x0)
  );

  x16_module_681a9d9f15  x16_5461a6a8eb (
    .ce_1(ce_1_sg_x120),
    .clk_1(clk_1_sg_x120),
    .in_x0(mux2_y_net_x0),
    .out_x0(addsub4_s_net_x0)
  );

  x16_module_c081224c5f  x16_b1e7bb6fbc (
    .ce_1(ce_1_sg_x120),
    .clk_1(clk_1_sg_x120),
    .in_x0(mux3_y_net_x0),
    .out_x0(convert1_dout_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_minus_band3/Q2_calc"

module q2_calc_module_a02a261660 (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [16:0] addsub2_s_net_x1;
  wire [15:0] addsub3_s_net_x0;
  wire [0:0] ce_1_sg_x122;
  wire [0:0] clk_1_sg_x122;
  wire [15:0] constant1_op_net;
  wire [0:0] convert1_dout_net;
  wire [15:0] convert1_dout_net_x0;
  wire [0:0] convert_dout_net;
  wire [1:0] counter1_op_net_x2;
  wire [15:0] delay10_q_net_x1;
  wire [15:0] delay14_q_net_x1;
  wire [1:0] delay1_q_net;
  wire [0:0] inverter1_op_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;

  assign ce_1_sg_x122 = ce_1;
  assign clk_1_sg_x122 = clk_1;
  assign delay10_q_net_x1 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay14_q_net_x1 = q;
  assign counter1_op_net_x2 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub2 (
    .a(delay10_q_net_x1),
    .b(delay14_q_net_x1),
    .ce(ce_1_sg_x122),
    .clk(clk_1_sg_x122),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert1_dout_net),
    .s(addsub2_s_net_x1)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(convert1_dout_net_x0),
    .ce(ce_1_sg_x122),
    .clk(clk_1_sg_x122),
    .clr(1'b0),
    .en(1'b1),
    .mode(convert_dout_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x122),
    .clk(clk_1_sg_x122),
    .clr(1'b0),
    .din(inverter1_op_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x122),
    .clk(clk_1_sg_x122),
    .clr(1'b0),
    .din(lsb_y_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x122),
    .clk(clk_1_sg_x122),
    .d(counter1_op_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  inverter_66c3795ede  inverter1 (
    .ce(ce_1_sg_x122),
    .clk(clk_1_sg_x122),
    .clr(1'b0),
    .ip(msb_y_net),
    .op(inverter1_op_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  x16_module_365070a8a8  x16_a63c2c6cf8 (
    .ce_1(ce_1_sg_x122),
    .clk_1(clk_1_sg_x122),
    .in_x0(addsub2_s_net_x1),
    .out_x0(convert1_dout_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_minus_band3/Q3_calc"

module q3_calc_module_1b185a0572 (
  ce_1,
  clk_1,
  i,
  out_x0,
  q,
  sel
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i;
  input [15:0] q;
  input [1:0] sel;
  output [15:0] out_x0;

  wire [15:0] addsub1_s_net;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub4_s_net_x0;
  wire [0:0] ce_1_sg_x125;
  wire [0:0] clk_1_sg_x125;
  wire [15:0] constant1_op_net;
  wire [15:0] convert1_dout_net_x0;
  wire [0:0] convert_dout_net;
  wire [1:0] counter1_op_net_x3;
  wire [15:0] delay11_q_net_x1;
  wire [15:0] delay15_q_net_x1;
  wire [1:0] delay1_q_net;
  wire [0:0] inverter2_op_net;
  wire [0:0] logical_y_net;
  wire [0:0] lsb_y_net;
  wire [0:0] msb_y_net;
  wire [15:0] mux2_y_net_x0;
  wire [15:0] mux3_y_net_x0;

  assign ce_1_sg_x125 = ce_1;
  assign clk_1_sg_x125 = clk_1;
  assign delay11_q_net_x1 = i;
  assign out_x0 = addsub3_s_net_x0;
  assign delay15_q_net_x1 = q;
  assign counter1_op_net_x3 = sel;


  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(convert1_dout_net_x0),
    .b(addsub4_s_net_x0),
    .ce(ce_1_sg_x125),
    .clk(clk_1_sg_x125),
    .clr(1'b0),
    .en(1'b1),
    .mode(inverter2_op_net),
    .s(addsub1_s_net)
  );

  xladdsubmode_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_9196f8ffd2db8ce4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .mode_arith(`xlUnsigned),
    .mode_bin_pt(0),
    .mode_width(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(constant1_op_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x125),
    .clk(clk_1_sg_x125),
    .clr(1'b0),
    .en(1'b1),
    .mode(logical_y_net),
    .s(addsub3_s_net_x0)
  );

  constant_281c9dad53  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  xlconvert #(

    .bool_conversion(1),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(1),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(1),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x125),
    .clk(clk_1_sg_x125),
    .clr(1'b0),
    .din(lsb_y_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xldelay #(

    .latency(4),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay1 (
    .ce(ce_1_sg_x125),
    .clk(clk_1_sg_x125),
    .d(counter1_op_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  inverter_48d1f6b088  inverter2 (
    .ce(ce_1_sg_x125),
    .clk(clk_1_sg_x125),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(inverter2_op_net)
  );

  logical_d5c14b9908  logical (
    .ce(ce_1_sg_x125),
    .clk(clk_1_sg_x125),
    .clr(1'b0),
    .d0(msb_y_net),
    .d1(lsb_y_net),
    .y(logical_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(0),
    .x_width(2),
    .y_width(1))
  lsb (
    .x(delay1_q_net),
    .y(lsb_y_net)
  );

  xlslice #(

    .new_lsb(1),
    .new_msb(1),
    .x_width(2),
    .y_width(1))
  msb (
    .x(delay1_q_net),
    .y(msb_y_net)
  );

  mux_f3921567cd  mux2 (
    .ce(ce_1_sg_x125),
    .clk(clk_1_sg_x125),
    .clr(1'b0),
    .d0(delay11_q_net_x1),
    .d1(delay15_q_net_x1),
    .sel(lsb_y_net),
    .y(mux2_y_net_x0)
  );

  mux_f3921567cd  mux3 (
    .ce(ce_1_sg_x125),
    .clk(clk_1_sg_x125),
    .clr(1'b0),
    .d0(delay15_q_net_x1),
    .d1(delay11_q_net_x1),
    .sel(lsb_y_net),
    .y(mux3_y_net_x0)
  );

  x16_module_c081224c5f  x16_319e56cd9b (
    .ce_1(ce_1_sg_x125),
    .clk_1(clk_1_sg_x125),
    .in_x0(mux2_y_net_x0),
    .out_x0(convert1_dout_net_x0)
  );

  x16_module_681a9d9f15  x16_739067c3fd (
    .ce_1(ce_1_sg_x125),
    .clk_1(clk_1_sg_x125),
    .in_x0(mux3_y_net_x0),
    .out_x0(addsub4_s_net_x0)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/MIXER1536_minus_band3"

module mixer1536_minus_band3_module_42ab45e797 (
  ce_1,
  clk_1,
  i0,
  i0_out,
  i1,
  i1_out,
  i2,
  i2_out,
  i3,
  i3_out,
  q0,
  q0_out,
  q1,
  q1_out,
  q2,
  q2_out,
  q3,
  q3_out
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] i0;
  input [15:0] i1;
  input [15:0] i2;
  input [15:0] i3;
  input [15:0] q0;
  input [15:0] q1;
  input [15:0] q2;
  input [15:0] q3;
  output [15:0] i0_out;
  output [15:0] i1_out;
  output [15:0] i2_out;
  output [15:0] i3_out;
  output [15:0] q0_out;
  output [15:0] q1_out;
  output [15:0] q2_out;
  output [15:0] q3_out;

  wire [15:0] addsub1_s_net_x2;
  wire [15:0] addsub1_s_net_x3;
  wire [15:0] addsub3_s_net_x10;
  wire [15:0] addsub3_s_net_x11;
  wire [15:0] addsub3_s_net_x6;
  wire [15:0] addsub3_s_net_x7;
  wire [15:0] addsub3_s_net_x8;
  wire [15:0] addsub3_s_net_x9;
  wire [0:0] ce_1_sg_x126;
  wire [0:0] clk_1_sg_x126;
  wire [1:0] counter1_op_net_x3;
  wire [1:0] counter2_op_net_x3;
  wire [15:0] delay10_q_net_x2;
  wire [15:0] delay11_q_net_x2;
  wire [15:0] delay12_q_net_x2;
  wire [15:0] delay13_q_net_x2;
  wire [15:0] delay14_q_net_x2;
  wire [15:0] delay15_q_net_x2;
  wire [15:0] delay8_q_net_x2;
  wire [15:0] delay9_q_net_x2;

  assign ce_1_sg_x126 = ce_1;
  assign clk_1_sg_x126 = clk_1;
  assign delay8_q_net_x2 = i0;
  assign i0_out = addsub1_s_net_x2;
  assign delay9_q_net_x2 = i1;
  assign i1_out = addsub3_s_net_x6;
  assign delay10_q_net_x2 = i2;
  assign i2_out = addsub3_s_net_x7;
  assign delay11_q_net_x2 = i3;
  assign i3_out = addsub3_s_net_x8;
  assign delay12_q_net_x2 = q0;
  assign q0_out = addsub1_s_net_x3;
  assign delay13_q_net_x2 = q1;
  assign q1_out = addsub3_s_net_x9;
  assign delay14_q_net_x2 = q2;
  assign q2_out = addsub3_s_net_x10;
  assign delay15_q_net_x2 = q3;
  assign q3_out = addsub3_s_net_x11;


  xlcounter_free_duc_16ch_341 #(

    .core_name0("cntr_11_0_76451075d188e63f"),
    .op_arith(`xlUnsigned),
    .op_width(2))
  counter1 (
    .ce(ce_1_sg_x126),
    .clk(clk_1_sg_x126),
    .clr(1'b0),
    .en(1'b1),
    .rst(1'b0),
    .op(counter1_op_net_x3)
  );

  xlcounter_free_duc_16ch_341 #(

    .core_name0("cntr_11_0_76451075d188e63f"),
    .op_arith(`xlUnsigned),
    .op_width(2))
  counter2 (
    .ce(ce_1_sg_x126),
    .clk(clk_1_sg_x126),
    .clr(1'b0),
    .en(1'b1),
    .rst(1'b0),
    .op(counter2_op_net_x3)
  );

  i0_calc_module_ffcbd4a114  i0_calc_ffcbd4a114 (
    .ce_1(ce_1_sg_x126),
    .clk_1(clk_1_sg_x126),
    .i(delay8_q_net_x2),
    .q(delay12_q_net_x2),
    .sel(counter2_op_net_x3),
    .out1(addsub1_s_net_x2)
  );

  i1_calc_module_79974815da  i1_calc_79974815da (
    .ce_1(ce_1_sg_x126),
    .clk_1(clk_1_sg_x126),
    .i(delay9_q_net_x2),
    .q(delay13_q_net_x2),
    .sel(counter2_op_net_x3),
    .out_x0(addsub3_s_net_x6)
  );

  i2_calc_module_5295d3b23d  i2_calc_5295d3b23d (
    .ce_1(ce_1_sg_x126),
    .clk_1(clk_1_sg_x126),
    .i(delay10_q_net_x2),
    .q(delay14_q_net_x2),
    .sel(counter2_op_net_x3),
    .out_x0(addsub3_s_net_x7)
  );

  i3_calc_module_00bbf7ce0b  i3_calc_00bbf7ce0b (
    .ce_1(ce_1_sg_x126),
    .clk_1(clk_1_sg_x126),
    .i(delay11_q_net_x2),
    .q(delay15_q_net_x2),
    .sel(counter2_op_net_x3),
    .out_x0(addsub3_s_net_x8)
  );

  q0_calc_module_2a94af247f  q0_calc_2a94af247f (
    .ce_1(ce_1_sg_x126),
    .clk_1(clk_1_sg_x126),
    .i(delay8_q_net_x2),
    .q(delay12_q_net_x2),
    .sel(counter1_op_net_x3),
    .out1(addsub1_s_net_x3)
  );

  q1_calc_module_354b9e542c  q1_calc_354b9e542c (
    .ce_1(ce_1_sg_x126),
    .clk_1(clk_1_sg_x126),
    .i(delay9_q_net_x2),
    .q(delay13_q_net_x2),
    .sel(counter1_op_net_x3),
    .out_x0(addsub3_s_net_x9)
  );

  q2_calc_module_a02a261660  q2_calc_a02a261660 (
    .ce_1(ce_1_sg_x126),
    .clk_1(clk_1_sg_x126),
    .i(delay10_q_net_x2),
    .q(delay14_q_net_x2),
    .sel(counter1_op_net_x3),
    .out_x0(addsub3_s_net_x10)
  );

  q3_calc_module_1b185a0572  q3_calc_1b185a0572 (
    .ce_1(ce_1_sg_x126),
    .clk_1(clk_1_sg_x126),
    .i(delay11_q_net_x2),
    .q(delay15_q_net_x2),
    .sel(counter1_op_net_x3),
    .out_x0(addsub3_s_net_x11)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/Mixer1/LO"

module lo_module_eb8216eae9 (
  ce_1,
  clk_1,
  cos,
  freq_word,
  sin
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [9:0] freq_word;
  output [17:0] cos;
  output [17:0] sin;

  wire [9:0] accumulator_q_net;
  wire [9:0] addsub_s_net;
  wire [0:0] ce_1_sg_x127;
  wire [0:0] clk_1_sg_x127;
  wire [17:0] constant1_op_net;
  wire [9:0] constant2_op_net;
  wire [0:0] constant_op_net;
  wire [17:0] delay1_q_net_x0;
  wire [17:0] delay2_q_net_x0;
  wire [9:0] delay_q_net;
  wire [17:0] dual_port_ram_douta_net;
  wire [17:0] dual_port_ram_doutb_net;
  wire [9:0] freq_word1_net_x0;

  assign ce_1_sg_x127 = ce_1;
  assign clk_1_sg_x127 = clk_1;
  assign cos = delay2_q_net_x0;
  assign freq_word1_net_x0 = freq_word;
  assign sin = delay1_q_net_x0;


  accum_8dccba219b  accumulator (
    .b(freq_word1_net_x0),
    .ce(ce_1_sg_x127),
    .clk(clk_1_sg_x127),
    .clr(1'b0),
    .q(accumulator_q_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(10))
  addsub (
    .a(accumulator_q_net),
    .b(constant2_op_net),
    .ce(ce_1_sg_x127),
    .clk(clk_1_sg_x127),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub_s_net)
  );

  constant_66f4f3b646  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  constant_b0803b3578  constant2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant2_op_net)
  );

  constant_ae323e07fc  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(10))
  delay (
    .ce(ce_1_sg_x127),
    .clk(clk_1_sg_x127),
    .d(accumulator_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay1 (
    .ce(ce_1_sg_x127),
    .clk(clk_1_sg_x127),
    .d(dual_port_ram_douta_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay2 (
    .ce(ce_1_sg_x127),
    .clk(clk_1_sg_x127),
    .d(dual_port_ram_doutb_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net_x0)
  );

  xldpram_duc_16ch_341 #(

    .c_address_width_a(10),
    .c_address_width_b(10),
    .c_width_a(18),
    .c_width_b(18),
    .core_name0("bmg_72_5fc6d969158b1ced"),
    .latency(2))
  dual_port_ram (
    .a_ce(ce_1_sg_x127),
    .a_clk(clk_1_sg_x127),
    .addra(delay_q_net),
    .addrb(addsub_s_net),
    .b_ce(ce_1_sg_x127),
    .b_clk(clk_1_sg_x127),
    .dina(constant1_op_net),
    .dinb(constant1_op_net),
    .ena(1'b1),
    .enb(1'b1),
    .rsta(1'b0),
    .rstb(1'b0),
    .wea(constant_op_net),
    .web(constant_op_net),
    .douta(dual_port_ram_douta_net),
    .doutb(dual_port_ram_doutb_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/Mixer1"

module mixer1_module_08be5a3870 (
  ce_1,
  clk_1,
  freq_word,
  i,
  iout,
  q,
  qout
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [9:0] freq_word;
  input [15:0] i;
  input [15:0] q;
  output [15:0] iout;
  output [15:0] qout;

  wire [0:0] ce_1_sg_x128;
  wire [0:0] clk_1_sg_x128;
  wire [47:0] constant1_op_net;
  wire [47:0] constant2_op_net;
  wire [24:0] constant_op_net;
  wire [17:0] convert10_dout_net;
  wire [29:0] convert11_dout_net;
  wire [29:0] convert2_dout_net;
  wire [29:0] convert3_dout_net;
  wire [15:0] convert4_dout_net_x0;
  wire [15:0] convert5_dout_net_x0;
  wire [29:0] convert6_dout_net;
  wire [17:0] convert7_dout_net;
  wire [17:0] convert8_dout_net;
  wire [17:0] convert9_dout_net;
  wire [15:0] delay15_q_net_x1;
  wire [15:0] delay15_q_net_x2;
  wire [17:0] delay1_q_net_x0;
  wire [17:0] delay2_q_net_x0;
  wire [47:0] dsp48e1_1_pcout_net;
  wire [47:0] dsp48e1_2_p_net;
  wire [47:0] dsp48e1_4_p_net;
  wire [47:0] dsp48e1_pcout_net;
  wire [9:0] freq_word1_net_x1;
  wire [19:0] opmode1_op_net;
  wire [19:0] opmode2_op_net;
  wire [19:0] opmode_op_net;
  wire [15:0] reinterpret10_output_port_net;
  wire [17:0] reinterpret1_output_port_net;
  wire [15:0] reinterpret2_output_port_net;
  wire [17:0] reinterpret3_output_port_net;
  wire [17:0] reinterpret4_output_port_net;
  wire [15:0] reinterpret5_output_port_net;
  wire [17:0] reinterpret6_output_port_net;
  wire [15:0] reinterpret7_output_port_net;
  wire [47:0] reinterpret8_output_port_net;
  wire [47:0] reinterpret9_output_port_net;

  assign ce_1_sg_x128 = ce_1;
  assign clk_1_sg_x128 = clk_1;
  assign freq_word1_net_x1 = freq_word;
  assign delay15_q_net_x1 = i;
  assign iout = convert4_dout_net_x0;
  assign delay15_q_net_x2 = q;
  assign qout = convert5_dout_net_x0;


  constant_ca7488d888  constant1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant1_op_net)
  );

  constant_ca7488d888  constant2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant2_op_net)
  );

  constant_3660c43b3c  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert10 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret6_output_port_net),
    .en(1'b1),
    .dout(convert10_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert11 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret10_output_port_net),
    .en(1'b1),
    .dout(convert11_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret7_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret5_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(32),
    .din_width(48),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret8_output_port_net),
    .en(1'b1),
    .dout(convert4_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(32),
    .din_width(48),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret9_output_port_net),
    .en(1'b1),
    .dout(convert5_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret2_output_port_net),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert7_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert8 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert8_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert9 (
    .ce(ce_1_sg_x128),
    .clk(clk_1_sg_x128),
    .clr(1'b0),
    .din(reinterpret4_output_port_net),
    .en(1'b1),
    .dout(convert9_dout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(1),
    .adreg(0),
    .alumodereg(1),
    .areg(1),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(1),
    .breg(1),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(1),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(0),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(1),
    .dreg(0),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(1),
    .use_dport("FALSE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1 (
    .a(convert11_dout_net),
    .alumode(4'b0000),
    .b(convert10_dout_net),
    .c(constant2_op_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x128),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x128),
    .en(1'b1),
    .op(opmode_op_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .pcout(dsp48e1_pcout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(1),
    .adreg(0),
    .alumodereg(1),
    .areg(1),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(1),
    .breg(1),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(1),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(0),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(1),
    .dreg(0),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(1),
    .use_dport("FALSE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_1 (
    .a(convert2_dout_net),
    .alumode(4'b0000),
    .b(convert8_dout_net),
    .c(constant1_op_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x128),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x128),
    .en(1'b1),
    .op(opmode_op_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .pcout(dsp48e1_1_pcout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(2),
    .adreg(0),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(0),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("FALSE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_2 (
    .a(convert3_dout_net),
    .alumode(4'b0000),
    .b(convert9_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x128),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x128),
    .en(1'b1),
    .op(opmode2_op_net),
    .pcin(dsp48e1_1_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .p(dsp48e1_2_p_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(1),
    .adreg(1),
    .alumodereg(1),
    .areg(1),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_4 (
    .a(convert6_dout_net),
    .alumode(4'b0000),
    .b(convert7_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x128),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x128),
    .d(constant_op_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .p(dsp48e1_4_p_net)
  );

  lo_module_eb8216eae9  lo_eb8216eae9 (
    .ce_1(ce_1_sg_x128),
    .clk_1(clk_1_sg_x128),
    .freq_word(freq_word1_net_x1),
    .cos(delay2_q_net_x0),
    .sin(delay1_q_net_x0)
  );

  opmode_2a00e03ade  opmode (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode_op_net)
  );

  opmode_6aca2f0a6e  opmode1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode1_op_net)
  );

  opmode_bddb7c5c56  opmode2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode2_op_net)
  );

  reinterpret_0e0c011a4e  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay1_q_net_x0),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret10 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay15_q_net_x1),
    .output_port(reinterpret10_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay15_q_net_x2),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay1_q_net_x0),
    .output_port(reinterpret3_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay2_q_net_x0),
    .output_port(reinterpret4_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay15_q_net_x2),
    .output_port(reinterpret5_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay2_q_net_x0),
    .output_port(reinterpret6_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret7 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay15_q_net_x1),
    .output_port(reinterpret7_output_port_net)
  );

  reinterpret_5668f8e576  reinterpret8 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(dsp48e1_4_p_net),
    .output_port(reinterpret8_output_port_net)
  );

  reinterpret_5668f8e576  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(dsp48e1_2_p_net),
    .output_port(reinterpret9_output_port_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/RF_mixer/Mixer4096_0"

module mixer4096_0_module_76fbba13a8 (
  addr,
  ce_1,
  clk_1,
  i,
  iout,
  q
);

  input [9:0] addr;
  input [0:0] ce_1;
  input [0:0] clk_1;
  input [17:0] i;
  input [17:0] q;
  output [13:0] iout;

  wire [17:0] addsub5_s_net_x1;
  wire [17:0] addsub5_s_net_x2;
  wire [0:0] ce_1_sg_x159;
  wire [0:0] clk_1_sg_x159;
  wire [47:0] constant2_op_net;
  wire [24:0] constant_op_net;
  wire [17:0] convert10_dout_net;
  wire [29:0] convert11_dout_net;
  wire [13:0] convert2_dout_net;
  wire [29:0] convert3_dout_net;
  wire [17:0] convert5_dout_net;
  wire [17:0] delay1_q_net;
  wire [13:0] delay2_q_net_x0;
  wire [17:0] delay_q_net_x0;
  wire [9:0] delay_q_net_x1;
  wire [47:0] dsp48e1_4_p_net;
  wire [47:0] dsp48e1_pcout_net;
  wire [19:0] opmode1_op_net;
  wire [19:0] opmode_op_net;
  wire [17:0] reinterpret10_output_port_net;
  wire [17:0] reinterpret3_output_port_net;
  wire [17:0] reinterpret4_output_port_net;
  wire [17:0] reinterpret5_output_port_net;
  wire [47:0] reinterpret7_output_port_net;
  wire [17:0] sin_lut1_data_net;
  wire [17:0] sin_lut_data_net;

  assign delay_q_net_x1 = addr;
  assign ce_1_sg_x159 = ce_1;
  assign clk_1_sg_x159 = clk_1;
  assign addsub5_s_net_x1 = i;
  assign iout = delay2_q_net_x0;
  assign addsub5_s_net_x2 = q;


  constant_34794c595f  constant2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant2_op_net)
  );

  constant_3660c43b3c  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert10 (
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .clr(1'b0),
    .din(reinterpret5_output_port_net),
    .en(1'b1),
    .dout(convert10_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert11 (
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .clr(1'b0),
    .din(reinterpret10_output_port_net),
    .en(1'b1),
    .dout(convert11_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(34),
    .din_width(48),
    .dout_arith(2),
    .dout_bin_pt(13),
    .dout_width(14),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .clr(1'b0),
    .din(reinterpret7_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .clr(1'b0),
    .din(reinterpret4_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(0),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay (
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .d(sin_lut_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay1 (
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .d(sin_lut1_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(14))
  delay2 (
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .d(convert2_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net_x0)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(1),
    .adreg(0),
    .alumodereg(1),
    .areg(1),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(1),
    .breg(1),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(1),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(0),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(1),
    .dreg(0),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(1),
    .use_dport("FALSE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1 (
    .a(convert11_dout_net),
    .alumode(4'b0000),
    .b(convert10_dout_net),
    .c(constant2_op_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x159),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x159),
    .en(1'b1),
    .op(opmode_op_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .pcout(dsp48e1_pcout_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(1),
    .adreg(1),
    .alumodereg(1),
    .areg(1),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(1),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(1),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("TRUE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1_4 (
    .a(convert3_dout_net),
    .alumode(4'b0000),
    .b(convert5_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x159),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x159),
    .d(constant_op_net),
    .en(1'b1),
    .op(opmode1_op_net),
    .pcin(dsp48e1_pcout_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .p(dsp48e1_4_p_net)
  );

  opmode_2a00e03ade  opmode (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode_op_net)
  );

  opmode_6aca2f0a6e  opmode1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode1_op_net)
  );

  reinterpret_0e0c011a4e  reinterpret10 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(addsub5_s_net_x1),
    .output_port(reinterpret10_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay_q_net_x0),
    .output_port(reinterpret3_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(addsub5_s_net_x2),
    .output_port(reinterpret4_output_port_net)
  );

  reinterpret_0e0c011a4e  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay1_q_net),
    .output_port(reinterpret5_output_port_net)
  );

  reinterpret_5668f8e576  reinterpret7 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(dsp48e1_4_p_net),
    .output_port(reinterpret7_output_port_net)
  );

  xlsprom_duc_16ch_341 #(

    .c_address_width(10),
    .c_width(18),
    .core_name0("bmg_72_c0e7027c8d56f068"),
    .latency(1))
  sin_lut (
    .addr(delay_q_net_x1),
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .en(1'b1),
    .rst(1'b0),
    .data(sin_lut_data_net)
  );

  xlsprom_duc_16ch_341 #(

    .c_address_width(10),
    .c_width(18),
    .core_name0("bmg_72_0b6075e08c22268d"),
    .latency(1))
  sin_lut1 (
    .addr(delay_q_net_x1),
    .ce(ce_1_sg_x159),
    .clk(clk_1_sg_x159),
    .en(1'b1),
    .rst(1'b0),
    .data(sin_lut1_data_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/RF_mixer"

module rf_mixer_module_666360da93 (
  ce_1,
  clk_1,
  freq_word1,
  freq_word10,
  freq_word11,
  freq_word12,
  freq_word2,
  freq_word3,
  freq_word4,
  freq_word5,
  freq_word6,
  freq_word7,
  freq_word8,
  freq_word9,
  i1,
  i10,
  i11,
  i12,
  i2,
  i3,
  i4,
  i5,
  i6,
  i7,
  i8,
  i9,
  out1,
  out10,
  out11,
  out12,
  out2,
  out3,
  out4,
  out5,
  out6,
  out7,
  out8,
  out9,
  q1,
  q10,
  q11,
  q12,
  q2,
  q3,
  q4,
  q5,
  q6,
  q7,
  q8,
  q9
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [9:0] freq_word1;
  input [9:0] freq_word10;
  input [9:0] freq_word11;
  input [9:0] freq_word12;
  input [9:0] freq_word2;
  input [9:0] freq_word3;
  input [9:0] freq_word4;
  input [9:0] freq_word5;
  input [9:0] freq_word6;
  input [9:0] freq_word7;
  input [9:0] freq_word8;
  input [9:0] freq_word9;
  input [17:0] i1;
  input [17:0] i10;
  input [17:0] i11;
  input [17:0] i12;
  input [17:0] i2;
  input [17:0] i3;
  input [17:0] i4;
  input [17:0] i5;
  input [17:0] i6;
  input [17:0] i7;
  input [17:0] i8;
  input [17:0] i9;
  input [17:0] q1;
  input [17:0] q10;
  input [17:0] q11;
  input [17:0] q12;
  input [17:0] q2;
  input [17:0] q3;
  input [17:0] q4;
  input [17:0] q5;
  input [17:0] q6;
  input [17:0] q7;
  input [17:0] q8;
  input [17:0] q9;
  output [13:0] out1;
  output [13:0] out10;
  output [13:0] out11;
  output [13:0] out12;
  output [13:0] out2;
  output [13:0] out3;
  output [13:0] out4;
  output [13:0] out5;
  output [13:0] out6;
  output [13:0] out7;
  output [13:0] out8;
  output [13:0] out9;

  wire [10:0] addsub10_s_net;
  wire [10:0] addsub11_s_net;
  wire [10:0] addsub12_s_net;
  wire [9:0] addsub1_s_net;
  wire [10:0] addsub2_s_net;
  wire [10:0] addsub3_s_net;
  wire [10:0] addsub4_s_net;
  wire [10:0] addsub5_s_net;
  wire [17:0] addsub5_s_net_x25;
  wire [17:0] addsub5_s_net_x26;
  wire [17:0] addsub5_s_net_x27;
  wire [17:0] addsub5_s_net_x28;
  wire [17:0] addsub5_s_net_x29;
  wire [17:0] addsub5_s_net_x30;
  wire [17:0] addsub5_s_net_x31;
  wire [17:0] addsub5_s_net_x32;
  wire [17:0] addsub5_s_net_x33;
  wire [17:0] addsub5_s_net_x34;
  wire [17:0] addsub5_s_net_x35;
  wire [17:0] addsub5_s_net_x36;
  wire [17:0] addsub5_s_net_x37;
  wire [17:0] addsub5_s_net_x38;
  wire [17:0] addsub5_s_net_x39;
  wire [17:0] addsub5_s_net_x40;
  wire [17:0] addsub5_s_net_x41;
  wire [17:0] addsub5_s_net_x42;
  wire [17:0] addsub5_s_net_x43;
  wire [17:0] addsub5_s_net_x44;
  wire [17:0] addsub5_s_net_x45;
  wire [17:0] addsub5_s_net_x46;
  wire [17:0] addsub5_s_net_x47;
  wire [17:0] addsub5_s_net_x48;
  wire [10:0] addsub6_s_net;
  wire [10:0] addsub7_s_net;
  wire [10:0] addsub8_s_net;
  wire [10:0] addsub9_s_net;
  wire [0:0] ce_1_sg_x171;
  wire [0:0] clk_1_sg_x171;
  wire [9:0] constant2_op_net;
  wire [9:0] convert10_dout_net_x1;
  wire [9:0] convert11_dout_net_x1;
  wire [9:0] convert12_dout_net_x0;
  wire [9:0] convert13_dout_net_x0;
  wire [29:0] convert14_dout_net;
  wire [17:0] convert15_dout_net;
  wire [9:0] convert16_dout_net;
  wire [9:0] convert3_dout_net_x1;
  wire [9:0] convert4_dout_net_x0;
  wire [9:0] convert5_dout_net_x1;
  wire [9:0] convert6_dout_net_x0;
  wire [9:0] convert7_dout_net_x0;
  wire [9:0] convert8_dout_net_x0;
  wire [9:0] convert9_dout_net_x0;
  wire [9:0] delay1_q_net;
  wire [9:0] delay2_q_net;
  wire [13:0] delay2_q_net_x12;
  wire [13:0] delay2_q_net_x13;
  wire [13:0] delay2_q_net_x14;
  wire [13:0] delay2_q_net_x15;
  wire [13:0] delay2_q_net_x16;
  wire [13:0] delay2_q_net_x17;
  wire [13:0] delay2_q_net_x18;
  wire [13:0] delay2_q_net_x19;
  wire [13:0] delay2_q_net_x20;
  wire [13:0] delay2_q_net_x21;
  wire [13:0] delay2_q_net_x22;
  wire [13:0] delay2_q_net_x23;
  wire [9:0] delay3_q_net;
  wire [9:0] delay4_q_net;
  wire [9:0] delay_q_net_x1;
  wire [47:0] dsp48e1_p_net;
  wire [9:0] freq_word24_net_x0;
  wire [9:0] freq_word25_net_x0;
  wire [9:0] freq_word26_net_x0;
  wire [9:0] freq_word27_net_x0;
  wire [9:0] freq_word28_net_x0;
  wire [9:0] freq_word29_net_x0;
  wire [9:0] freq_word30_net_x0;
  wire [9:0] freq_word31_net_x0;
  wire [9:0] freq_word32_net_x0;
  wire [9:0] freq_word33_net_x0;
  wire [9:0] freq_word34_net_x0;
  wire [9:0] freq_word35_net_x0;
  wire [19:0] opmode_op_net;
  wire [47:0] reinterpret1_output_port_net;

  assign ce_1_sg_x171 = ce_1;
  assign clk_1_sg_x171 = clk_1;
  assign freq_word24_net_x0 = freq_word1;
  assign freq_word33_net_x0 = freq_word10;
  assign freq_word34_net_x0 = freq_word11;
  assign freq_word35_net_x0 = freq_word12;
  assign freq_word25_net_x0 = freq_word2;
  assign freq_word26_net_x0 = freq_word3;
  assign freq_word27_net_x0 = freq_word4;
  assign freq_word28_net_x0 = freq_word5;
  assign freq_word29_net_x0 = freq_word6;
  assign freq_word30_net_x0 = freq_word7;
  assign freq_word31_net_x0 = freq_word8;
  assign freq_word32_net_x0 = freq_word9;
  assign addsub5_s_net_x25 = i1;
  assign addsub5_s_net_x28 = i10;
  assign addsub5_s_net_x35 = i11;
  assign addsub5_s_net_x36 = i12;
  assign addsub5_s_net_x29 = i2;
  assign addsub5_s_net_x30 = i3;
  assign addsub5_s_net_x26 = i4;
  assign addsub5_s_net_x31 = i5;
  assign addsub5_s_net_x32 = i6;
  assign addsub5_s_net_x27 = i7;
  assign addsub5_s_net_x33 = i8;
  assign addsub5_s_net_x34 = i9;
  assign out1 = delay2_q_net_x12;
  assign out10 = delay2_q_net_x23;
  assign out11 = delay2_q_net_x14;
  assign out12 = delay2_q_net_x15;
  assign out2 = delay2_q_net_x13;
  assign out3 = delay2_q_net_x16;
  assign out4 = delay2_q_net_x17;
  assign out5 = delay2_q_net_x18;
  assign out6 = delay2_q_net_x19;
  assign out7 = delay2_q_net_x20;
  assign out8 = delay2_q_net_x21;
  assign out9 = delay2_q_net_x22;
  assign addsub5_s_net_x37 = q1;
  assign addsub5_s_net_x40 = q10;
  assign addsub5_s_net_x47 = q11;
  assign addsub5_s_net_x48 = q12;
  assign addsub5_s_net_x41 = q2;
  assign addsub5_s_net_x42 = q3;
  assign addsub5_s_net_x38 = q4;
  assign addsub5_s_net_x43 = q5;
  assign addsub5_s_net_x44 = q6;
  assign addsub5_s_net_x39 = q7;
  assign addsub5_s_net_x45 = q8;
  assign addsub5_s_net_x46 = q9;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(10))
  addsub1 (
    .a(addsub1_s_net),
    .b(constant2_op_net),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub10 (
    .a(delay3_q_net),
    .b(freq_word33_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub10_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub11 (
    .a(delay3_q_net),
    .b(freq_word34_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub11_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub12 (
    .a(delay3_q_net),
    .b(freq_word35_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub12_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub2 (
    .a(delay1_q_net),
    .b(freq_word25_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub3 (
    .a(delay1_q_net),
    .b(freq_word26_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub4 (
    .a(delay2_q_net),
    .b(freq_word27_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub5 (
    .a(delay2_q_net),
    .b(freq_word28_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub6 (
    .a(delay2_q_net),
    .b(freq_word29_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub7 (
    .a(delay4_q_net),
    .b(freq_word30_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub7_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub8 (
    .a(delay4_q_net),
    .b(freq_word31_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub8_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlUnsigned),
    .a_bin_pt(0),
    .a_width(10),
    .b_arith(`xlUnsigned),
    .b_bin_pt(0),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_49467494b87e75c7"),
    .extra_registers(0),
    .full_s_arith(1),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlUnsigned),
    .s_bin_pt(0),
    .s_width(11))
  addsub9 (
    .a(delay4_q_net),
    .b(freq_word32_net_x0),
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub9_s_net)
  );

  constant_dc846bf42d  constant2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant2_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert10 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub8_s_net),
    .en(1'b1),
    .dout(convert10_dout_net_x1)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert11 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub10_s_net),
    .en(1'b1),
    .dout(convert11_dout_net_x1)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert12 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub11_s_net),
    .en(1'b1),
    .dout(convert12_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert13 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub12_s_net),
    .en(1'b1),
    .dout(convert13_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(10),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(30),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert14 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub1_s_net),
    .en(1'b1),
    .dout(convert14_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(10),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert15 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(freq_word24_net_x0),
    .en(1'b1),
    .dout(convert15_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(48),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert16 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert16_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert3_dout_net_x1)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert4_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub5_s_net),
    .en(1'b1),
    .dout(convert5_dout_net_x1)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub4_s_net),
    .en(1'b1),
    .dout(convert6_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub7_s_net),
    .en(1'b1),
    .dout(convert7_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert8 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub6_s_net),
    .en(1'b1),
    .dout(convert8_dout_net_x0)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(11),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert9 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .clr(1'b0),
    .din(addsub9_s_net),
    .en(1'b1),
    .dout(convert9_dout_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(10))
  delay (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .d(delay1_q_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net_x1)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(10))
  delay1 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .d(convert16_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(10))
  delay2 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .d(convert16_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(10))
  delay3 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .d(convert16_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay3_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(10))
  delay4 (
    .ce(ce_1_sg_x171),
    .clk(clk_1_sg_x171),
    .d(convert16_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay4_q_net)
  );

  xldsp48e1 #(

    .a_input("DIRECT"),
    .acascreg(2),
    .adreg(0),
    .alumodereg(1),
    .areg(2),
    .autoreset_pattern_detect("NO_RESET"),
    .b_input("DIRECT"),
    .bcascreg(2),
    .breg(2),
    .c_use_a(1),
    .c_use_acin(0),
    .c_use_b(1),
    .c_use_bcin(0),
    .c_use_c(0),
    .c_use_cea1(0),
    .c_use_cea2(0),
    .c_use_cead(0),
    .c_use_cealumode(0),
    .c_use_ceb1(0),
    .c_use_ceb2(0),
    .c_use_cec(0),
    .c_use_cecarryin(0),
    .c_use_cectrl(0),
    .c_use_ced(0),
    .c_use_ceinmode(0),
    .c_use_cem(0),
    .c_use_cemultcarryin(0),
    .c_use_cep(0),
    .c_use_en(0),
    .c_use_pcin(0),
    .c_use_rst(0),
    .c_use_rsta(0),
    .c_use_rstalumode(0),
    .c_use_rstb(0),
    .c_use_rstc(0),
    .c_use_rstcarryin(0),
    .c_use_rstctrl(0),
    .c_use_rstd(0),
    .c_use_rstinmode(0),
    .c_use_rstm(0),
    .c_use_rstp(0),
    .carryinreg(1),
    .carryinselreg(1),
    .carryout_width(4),
    .creg(0),
    .dreg(0),
    .inmodereg(0),
    .mreg(1),
    .opmodereg(1),
    .preg(1),
    .sel_mask("C"),
    .sel_pattern("C"),
    .use_c_port(0),
    .use_dport("FALSE"),
    .use_mult("MULTIPLY"),
    .use_op(1),
    .use_pattern_detect("NO_PATDET"),
    .use_simd("ONE48"))
  dsp48e1 (
    .a(convert14_dout_net),
    .alumode(4'b0000),
    .b(convert15_dout_net),
    .carryin(1'b0),
    .ce(ce_1_sg_x171),
    .cea1(1'b1),
    .cea2(1'b1),
    .cead(1'b1),
    .cealumode(1'b1),
    .ceb1(1'b1),
    .ceb2(1'b1),
    .cec(1'b1),
    .cecarryin(1'b1),
    .cectrl(1'b1),
    .ced(1'b1),
    .ceinmode(1'b1),
    .cem(1'b1),
    .cemultcarryin(1'b1),
    .cep(1'b1),
    .clk(clk_1_sg_x171),
    .en(1'b1),
    .op(opmode_op_net),
    .rst(1'b0),
    .rsta(1'b0),
    .rstalumode(1'b0),
    .rstb(1'b0),
    .rstc(1'b0),
    .rstcarryin(1'b0),
    .rstctrl(1'b0),
    .rstd(1'b0),
    .rstinmode(1'b0),
    .rstm(1'b0),
    .rstp(1'b0),
    .p(dsp48e1_p_net)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_0_76fbba13a8 (
    .addr(delay_q_net_x1),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x25),
    .q(addsub5_s_net_x37),
    .iout(delay2_q_net_x12)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_10_7dd6339ca6 (
    .addr(convert12_dout_net_x0),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x35),
    .q(addsub5_s_net_x47),
    .iout(delay2_q_net_x14)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_11_59bedc3dd5 (
    .addr(convert13_dout_net_x0),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x36),
    .q(addsub5_s_net_x48),
    .iout(delay2_q_net_x15)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_1_8a4d76ae40 (
    .addr(convert4_dout_net_x0),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x29),
    .q(addsub5_s_net_x41),
    .iout(delay2_q_net_x13)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_2_b18923aa34 (
    .addr(convert3_dout_net_x1),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x30),
    .q(addsub5_s_net_x42),
    .iout(delay2_q_net_x16)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_3_40e32fcd25 (
    .addr(convert6_dout_net_x0),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x26),
    .q(addsub5_s_net_x38),
    .iout(delay2_q_net_x17)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_4_1c313be717 (
    .addr(convert5_dout_net_x1),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x31),
    .q(addsub5_s_net_x43),
    .iout(delay2_q_net_x18)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_5_aa351e18f6 (
    .addr(convert8_dout_net_x0),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x32),
    .q(addsub5_s_net_x44),
    .iout(delay2_q_net_x19)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_6_bd25f7ca2f (
    .addr(convert7_dout_net_x0),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x27),
    .q(addsub5_s_net_x39),
    .iout(delay2_q_net_x20)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_7_fea2e626f1 (
    .addr(convert10_dout_net_x1),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x33),
    .q(addsub5_s_net_x45),
    .iout(delay2_q_net_x21)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_8_f5b80f6881 (
    .addr(convert9_dout_net_x0),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x34),
    .q(addsub5_s_net_x46),
    .iout(delay2_q_net_x22)
  );

  mixer4096_0_module_76fbba13a8  mixer4096_9_f139d35ed5 (
    .addr(convert11_dout_net_x1),
    .ce_1(ce_1_sg_x171),
    .clk_1(clk_1_sg_x171),
    .i(addsub5_s_net_x28),
    .q(addsub5_s_net_x40),
    .iout(delay2_q_net_x23)
  );

  opmode_3711ab4973  opmode (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(opmode_op_net)
  );

  reinterpret_84fa2b7df8  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(dsp48e1_p_net),
    .output_port(reinterpret1_output_port_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/Subsystem"

module subsystem_module_251f158845 (
  ce_1,
  clk_1,
  ena_c0,
  ena_c1,
  ena_c10,
  ena_c11,
  ena_c12,
  ena_c13,
  ena_c14,
  ena_c15,
  ena_c2,
  ena_c3,
  ena_c4,
  ena_c5,
  ena_c6,
  ena_c7,
  ena_c8,
  ena_c9,
  i0,
  i1,
  i10,
  i11,
  i12,
  i13,
  i14,
  i15,
  i2,
  i3,
  i4,
  i5,
  i6,
  i7,
  i8,
  i9,
  out1,
  out2,
  q0,
  q1,
  q10,
  q11,
  q12,
  q13,
  q14,
  q15,
  q2,
  q3,
  q4,
  q5,
  q6,
  q7,
  q8,
  q9
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [0:0] ena_c0;
  input [0:0] ena_c1;
  input [0:0] ena_c10;
  input [0:0] ena_c11;
  input [0:0] ena_c12;
  input [0:0] ena_c13;
  input [0:0] ena_c14;
  input [0:0] ena_c15;
  input [0:0] ena_c2;
  input [0:0] ena_c3;
  input [0:0] ena_c4;
  input [0:0] ena_c5;
  input [0:0] ena_c6;
  input [0:0] ena_c7;
  input [0:0] ena_c8;
  input [0:0] ena_c9;
  input [15:0] i0;
  input [15:0] i1;
  input [15:0] i10;
  input [15:0] i11;
  input [15:0] i12;
  input [15:0] i13;
  input [15:0] i14;
  input [15:0] i15;
  input [15:0] i2;
  input [15:0] i3;
  input [15:0] i4;
  input [15:0] i5;
  input [15:0] i6;
  input [15:0] i7;
  input [15:0] i8;
  input [15:0] i9;
  input [15:0] q0;
  input [15:0] q1;
  input [15:0] q10;
  input [15:0] q11;
  input [15:0] q12;
  input [15:0] q13;
  input [15:0] q14;
  input [15:0] q15;
  input [15:0] q2;
  input [15:0] q3;
  input [15:0] q4;
  input [15:0] q5;
  input [15:0] q6;
  input [15:0] q7;
  input [15:0] q8;
  input [15:0] q9;
  output [18:0] out1;
  output [18:0] out2;

  wire [16:0] addsub10_s_net;
  wire [17:0] addsub11_s_net;
  wire [17:0] addsub12_s_net;
  wire [17:0] addsub13_s_net;
  wire [16:0] addsub14_s_net;
  wire [17:0] addsub15_s_net;
  wire [17:0] addsub16_s_net;
  wire [16:0] addsub17_s_net;
  wire [16:0] addsub18_s_net;
  wire [16:0] addsub19_s_net;
  wire [16:0] addsub1_s_net;
  wire [16:0] addsub20_s_net;
  wire [17:0] addsub21_s_net;
  wire [16:0] addsub22_s_net;
  wire [17:0] addsub24_s_net;
  wire [17:0] addsub25_s_net;
  wire [17:0] addsub26_s_net;
  wire [17:0] addsub28_s_net;
  wire [17:0] addsub29_s_net;
  wire [16:0] addsub2_s_net;
  wire [16:0] addsub3_s_net;
  wire [18:0] addsub42_s_net_x0;
  wire [18:0] addsub43_s_net_x0;
  wire [16:0] addsub4_s_net;
  wire [16:0] addsub5_s_net;
  wire [16:0] addsub6_s_net;
  wire [17:0] addsub7_s_net;
  wire [16:0] addsub8_s_net;
  wire [16:0] addsub9_s_net;
  wire [16:0] addsub_s_net;
  wire [0:0] ce_1_sg_x172;
  wire [0:0] clk_1_sg_x172;
  wire [15:0] convert4_dout_net_x16;
  wire [15:0] convert4_dout_net_x17;
  wire [15:0] convert4_dout_net_x18;
  wire [15:0] convert4_dout_net_x19;
  wire [15:0] convert4_dout_net_x20;
  wire [15:0] convert4_dout_net_x21;
  wire [15:0] convert4_dout_net_x22;
  wire [15:0] convert4_dout_net_x23;
  wire [15:0] convert4_dout_net_x24;
  wire [15:0] convert4_dout_net_x25;
  wire [15:0] convert4_dout_net_x26;
  wire [15:0] convert4_dout_net_x27;
  wire [15:0] convert4_dout_net_x28;
  wire [15:0] convert4_dout_net_x29;
  wire [15:0] convert4_dout_net_x30;
  wire [15:0] convert4_dout_net_x31;
  wire [15:0] convert5_dout_net_x16;
  wire [15:0] convert5_dout_net_x17;
  wire [15:0] convert5_dout_net_x18;
  wire [15:0] convert5_dout_net_x19;
  wire [15:0] convert5_dout_net_x20;
  wire [15:0] convert5_dout_net_x21;
  wire [15:0] convert5_dout_net_x22;
  wire [15:0] convert5_dout_net_x23;
  wire [15:0] convert5_dout_net_x24;
  wire [15:0] convert5_dout_net_x25;
  wire [15:0] convert5_dout_net_x26;
  wire [15:0] convert5_dout_net_x27;
  wire [15:0] convert5_dout_net_x28;
  wire [15:0] convert5_dout_net_x29;
  wire [15:0] convert5_dout_net_x30;
  wire [15:0] convert5_dout_net_x31;
  wire [0:0] ena_b0c0_net_x0;
  wire [0:0] ena_b0c10_net_x0;
  wire [0:0] ena_b0c11_net_x0;
  wire [0:0] ena_b0c12_net_x0;
  wire [0:0] ena_b0c13_net_x0;
  wire [0:0] ena_b0c14_net_x0;
  wire [0:0] ena_b0c15_net_x0;
  wire [0:0] ena_b0c1_net_x0;
  wire [0:0] ena_b0c2_net_x0;
  wire [0:0] ena_b0c3_net_x0;
  wire [0:0] ena_b0c4_net_x0;
  wire [0:0] ena_b0c5_net_x0;
  wire [0:0] ena_b0c6_net_x0;
  wire [0:0] ena_b0c7_net_x0;
  wire [0:0] ena_b0c8_net_x0;
  wire [0:0] ena_b0c9_net_x0;
  wire [15:0] register10_q_net;
  wire [15:0] register11_q_net;
  wire [15:0] register12_q_net;
  wire [15:0] register13_q_net;
  wire [15:0] register14_q_net;
  wire [15:0] register15_q_net;
  wire [15:0] register16_q_net;
  wire [15:0] register17_q_net;
  wire [15:0] register18_q_net;
  wire [15:0] register19_q_net;
  wire [15:0] register1_q_net;
  wire [15:0] register20_q_net;
  wire [15:0] register21_q_net;
  wire [15:0] register22_q_net;
  wire [15:0] register23_q_net;
  wire [15:0] register24_q_net;
  wire [15:0] register25_q_net;
  wire [15:0] register26_q_net;
  wire [15:0] register27_q_net;
  wire [15:0] register28_q_net;
  wire [15:0] register29_q_net;
  wire [15:0] register2_q_net;
  wire [15:0] register30_q_net;
  wire [15:0] register31_q_net;
  wire [15:0] register3_q_net;
  wire [15:0] register4_q_net;
  wire [15:0] register5_q_net;
  wire [15:0] register6_q_net;
  wire [15:0] register7_q_net;
  wire [15:0] register8_q_net;
  wire [15:0] register9_q_net;
  wire [15:0] register_q_net;

  assign ce_1_sg_x172 = ce_1;
  assign clk_1_sg_x172 = clk_1;
  assign ena_b0c0_net_x0 = ena_c0;
  assign ena_b0c1_net_x0 = ena_c1;
  assign ena_b0c10_net_x0 = ena_c10;
  assign ena_b0c11_net_x0 = ena_c11;
  assign ena_b0c12_net_x0 = ena_c12;
  assign ena_b0c13_net_x0 = ena_c13;
  assign ena_b0c14_net_x0 = ena_c14;
  assign ena_b0c15_net_x0 = ena_c15;
  assign ena_b0c2_net_x0 = ena_c2;
  assign ena_b0c3_net_x0 = ena_c3;
  assign ena_b0c4_net_x0 = ena_c4;
  assign ena_b0c5_net_x0 = ena_c5;
  assign ena_b0c6_net_x0 = ena_c6;
  assign ena_b0c7_net_x0 = ena_c7;
  assign ena_b0c8_net_x0 = ena_c8;
  assign ena_b0c9_net_x0 = ena_c9;
  assign convert4_dout_net_x25 = i0;
  assign convert4_dout_net_x16 = i1;
  assign convert4_dout_net_x17 = i10;
  assign convert4_dout_net_x18 = i11;
  assign convert4_dout_net_x19 = i12;
  assign convert4_dout_net_x20 = i13;
  assign convert4_dout_net_x21 = i14;
  assign convert4_dout_net_x22 = i15;
  assign convert4_dout_net_x23 = i2;
  assign convert4_dout_net_x24 = i3;
  assign convert4_dout_net_x26 = i4;
  assign convert4_dout_net_x27 = i5;
  assign convert4_dout_net_x28 = i6;
  assign convert4_dout_net_x29 = i7;
  assign convert4_dout_net_x30 = i8;
  assign convert4_dout_net_x31 = i9;
  assign out1 = addsub42_s_net_x0;
  assign out2 = addsub43_s_net_x0;
  assign convert5_dout_net_x25 = q0;
  assign convert5_dout_net_x16 = q1;
  assign convert5_dout_net_x17 = q10;
  assign convert5_dout_net_x18 = q11;
  assign convert5_dout_net_x19 = q12;
  assign convert5_dout_net_x20 = q13;
  assign convert5_dout_net_x21 = q14;
  assign convert5_dout_net_x22 = q15;
  assign convert5_dout_net_x23 = q2;
  assign convert5_dout_net_x24 = q3;
  assign convert5_dout_net_x26 = q4;
  assign convert5_dout_net_x27 = q5;
  assign convert5_dout_net_x28 = q6;
  assign convert5_dout_net_x29 = q7;
  assign convert5_dout_net_x30 = q8;
  assign convert5_dout_net_x31 = q9;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub (
    .a(register_q_net),
    .b(register2_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub1 (
    .a(register4_q_net),
    .b(register6_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub10 (
    .a(register17_q_net),
    .b(register25_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub10_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(17),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(17),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(18),
    .core_name0("addsb_11_0_0e0e0a285ef7a16d"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(18),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub11 (
    .a(addsub9_s_net),
    .b(addsub14_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub11_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(17),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(17),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(18),
    .core_name0("addsb_11_0_0e0e0a285ef7a16d"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(18),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub12 (
    .a(addsub10_s_net),
    .b(addsub17_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub12_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(17),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(17),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(18),
    .core_name0("addsb_11_0_0e0e0a285ef7a16d"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(18),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub13 (
    .a(addsub19_s_net),
    .b(addsub22_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub13_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub14 (
    .a(register26_q_net),
    .b(register28_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub14_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub15 (
    .a(addsub11_s_net),
    .b(addsub21_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub15_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub16 (
    .a(addsub12_s_net),
    .b(addsub13_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub16_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub17 (
    .a(register27_q_net),
    .b(register29_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub17_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub18 (
    .a(register30_q_net),
    .b(register18_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub18_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub19 (
    .a(register31_q_net),
    .b(register19_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub19_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub2 (
    .a(register1_q_net),
    .b(register3_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub20 (
    .a(register20_q_net),
    .b(register22_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub20_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(17),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(17),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(18),
    .core_name0("addsb_11_0_0e0e0a285ef7a16d"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(18),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub21 (
    .a(addsub18_s_net),
    .b(addsub20_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub21_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub22 (
    .a(register21_q_net),
    .b(register23_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub22_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(17),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(17),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(18),
    .core_name0("addsb_11_0_0e0e0a285ef7a16d"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(18),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub24 (
    .a(addsub_s_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub24_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(17),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(17),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(18),
    .core_name0("addsb_11_0_0e0e0a285ef7a16d"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(18),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub25 (
    .a(addsub2_s_net),
    .b(addsub3_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub25_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(17),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(17),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(18),
    .core_name0("addsb_11_0_0e0e0a285ef7a16d"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(18),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub26 (
    .a(addsub5_s_net),
    .b(addsub8_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub26_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub28 (
    .a(addsub24_s_net),
    .b(addsub7_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub28_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub29 (
    .a(addsub25_s_net),
    .b(addsub26_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub29_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub3 (
    .a(register5_q_net),
    .b(register7_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub4 (
    .a(register8_q_net),
    .b(register10_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(19))
  addsub42 (
    .a(addsub28_s_net),
    .b(addsub15_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub42_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(19))
  addsub43 (
    .a(addsub29_s_net),
    .b(addsub16_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub43_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub5 (
    .a(register9_q_net),
    .b(register11_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub6 (
    .a(register12_q_net),
    .b(register14_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(17),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(17),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(18),
    .core_name0("addsb_11_0_0e0e0a285ef7a16d"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(18),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(18))
  addsub7 (
    .a(addsub4_s_net),
    .b(addsub6_s_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub7_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub8 (
    .a(register13_q_net),
    .b(register15_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub8_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(17))
  addsub9 (
    .a(register16_q_net),
    .b(register24_q_net),
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub9_s_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register1 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x25),
    .en(1'b1),
    .rst(ena_b0c0_net_x0),
    .q(register1_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register10 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x27),
    .en(1'b1),
    .rst(ena_b0c5_net_x0),
    .q(register10_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register11 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x27),
    .en(1'b1),
    .rst(ena_b0c5_net_x0),
    .q(register11_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register12 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x28),
    .en(1'b1),
    .rst(ena_b0c6_net_x0),
    .q(register12_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register13 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x28),
    .en(1'b1),
    .rst(ena_b0c6_net_x0),
    .q(register13_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register14 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x29),
    .en(1'b1),
    .rst(ena_b0c7_net_x0),
    .q(register14_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register15 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x29),
    .en(1'b1),
    .rst(ena_b0c7_net_x0),
    .q(register15_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register16 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x30),
    .en(1'b1),
    .rst(ena_b0c8_net_x0),
    .q(register16_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register17 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x30),
    .en(1'b1),
    .rst(ena_b0c8_net_x0),
    .q(register17_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register18 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x20),
    .en(1'b1),
    .rst(ena_b0c13_net_x0),
    .q(register18_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register19 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x20),
    .en(1'b1),
    .rst(ena_b0c13_net_x0),
    .q(register19_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register2 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x16),
    .en(1'b1),
    .rst(ena_b0c1_net_x0),
    .q(register2_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register20 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x21),
    .en(1'b1),
    .rst(ena_b0c14_net_x0),
    .q(register20_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register21 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x21),
    .en(1'b1),
    .rst(ena_b0c14_net_x0),
    .q(register21_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register22 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x22),
    .en(1'b1),
    .rst(ena_b0c15_net_x0),
    .q(register22_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register23 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x22),
    .en(1'b1),
    .rst(ena_b0c15_net_x0),
    .q(register23_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register24 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x31),
    .en(1'b1),
    .rst(ena_b0c9_net_x0),
    .q(register24_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register25 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x31),
    .en(1'b1),
    .rst(ena_b0c9_net_x0),
    .q(register25_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register26 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x17),
    .en(1'b1),
    .rst(ena_b0c10_net_x0),
    .q(register26_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register27 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x17),
    .en(1'b1),
    .rst(ena_b0c10_net_x0),
    .q(register27_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register28 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x18),
    .en(1'b1),
    .rst(ena_b0c11_net_x0),
    .q(register28_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register29 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x18),
    .en(1'b1),
    .rst(ena_b0c11_net_x0),
    .q(register29_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register3 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x16),
    .en(1'b1),
    .rst(ena_b0c1_net_x0),
    .q(register3_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register30 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x19),
    .en(1'b1),
    .rst(ena_b0c12_net_x0),
    .q(register30_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register31 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x19),
    .en(1'b1),
    .rst(ena_b0c12_net_x0),
    .q(register31_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register4 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x23),
    .en(1'b1),
    .rst(ena_b0c2_net_x0),
    .q(register4_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register5 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x23),
    .en(1'b1),
    .rst(ena_b0c2_net_x0),
    .q(register5_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register6 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x24),
    .en(1'b1),
    .rst(ena_b0c3_net_x0),
    .q(register6_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register7 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x24),
    .en(1'b1),
    .rst(ena_b0c3_net_x0),
    .q(register7_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register8 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x26),
    .en(1'b1),
    .rst(ena_b0c4_net_x0),
    .q(register8_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register9 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert5_dout_net_x26),
    .en(1'b1),
    .rst(ena_b0c4_net_x0),
    .q(register9_q_net)
  );

  xlregister #(

    .d_width(16),
    .init_value(16'b0000000000000000))
  register_x0 (
    .ce(ce_1_sg_x172),
    .clk(clk_1_sg_x172),
    .d(convert4_dout_net_x25),
    .en(1'b1),
    .rst(ena_b0c0_net_x0),
    .q(register_q_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X3FIR Filter/X3FIR_dedicate"

module x3fir_dedicate_module_b957602124 (
  c0_x,
  c1_x,
  c2_x,
  ce_1,
  clk_1,
  din
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] din;
  output [17:0] c0_x;
  output [17:0] c1_x;
  output [17:0] c2_x;

  wire [9:0] addsub1_s_net;
  wire [11:0] addsub2_s_net;
  wire [0:0] ce_1_sg_x175;
  wire [0:0] clk_1_sg_x175;
  wire [9:0] convert1_dout_net;
  wire [11:0] convert3_dout_net;
  wire [17:0] convert4_dout_net;
  wire [17:0] convert5_dout_net;
  wire [17:0] convert6_dout_net;
  wire [9:0] convert_dout_net;
  wire [26:0] delay1_q_net;
  wire [11:0] delay2_q_net;
  wire [15:0] delay4_q_net_x0;
  wire [4:0] delay_q_net;
  wire [5:0] lsb1_y_net;
  wire [9:0] reinterpret10_output_port_net;
  wire [5:0] reinterpret11_output_port_net;
  wire [4:0] reinterpret1_output_port_net;
  wire [4:0] reinterpret2_output_port_net;
  wire [6:0] reinterpret4_output_port_net;
  wire [9:0] reinterpret5_output_port_net;
  wire [11:0] reinterpret6_output_port_net;
  wire [15:0] reinterpret9_output_port_net;
  wire [11:0] rom3_data_net;
  wire [26:0] rom_data_net;
  wire [9:0] shift2_op_net;
  wire [11:0] shift3_op_net;
  wire [17:0] shift5_op_net_x0;
  wire [17:0] shift6_op_net_x0;
  wire [17:0] shift8_op_net_x0;
  wire [9:0] slice2_y_net;
  wire [11:0] slice3_y_net;
  wire [4:0] slice4_y_net;
  wire [6:0] slice5_y_net;
  wire [4:0] slice_y_net;

  assign c0_x = shift8_op_net_x0;
  assign c1_x = shift6_op_net_x0;
  assign c2_x = shift5_op_net_x0;
  assign ce_1_sg_x175 = ce_1;
  assign clk_1_sg_x175 = clk_1;
  assign delay4_q_net_x0 = din;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(9),
    .a_width(10),
    .b_arith(`xlSigned),
    .b_bin_pt(9),
    .b_width(10),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(11),
    .core_name0("addsb_11_0_6623adedd12a938a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(11),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(9),
    .s_width(10))
  addsub1 (
    .a(reinterpret5_output_port_net),
    .b(shift2_op_net),
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(11),
    .a_width(12),
    .b_arith(`xlSigned),
    .b_bin_pt(11),
    .b_width(12),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(13),
    .core_name0("addsb_11_0_8747e77bb511337e"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(13),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(11),
    .s_width(12))
  addsub2 (
    .a(reinterpret6_output_port_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(6),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .din(reinterpret9_output_port_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(4),
    .din_width(5),
    .dout_arith(2),
    .dout_bin_pt(9),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(6),
    .din_width(7),
    .dout_arith(2),
    .dout_bin_pt(11),
    .dout_width(12),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .din(reinterpret4_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(4),
    .din_width(5),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .din(delay_q_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(9),
    .din_width(10),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .din(addsub1_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(11),
    .din_width(12),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(5))
  delay (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .d(reinterpret2_output_port_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(27))
  delay1 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .d(rom_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(12))
  delay2 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .d(rom3_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(5),
    .x_width(16),
    .y_width(6))
  lsb1 (
    .x(reinterpret9_output_port_net),
    .y(lsb1_y_net)
  );

  reinterpret_9f3848bc50  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice4_y_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_b41d29f193  reinterpret10 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert_dout_net),
    .output_port(reinterpret10_output_port_net)
  );

  reinterpret_3f5d978749  reinterpret11 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(lsb1_y_net),
    .output_port(reinterpret11_output_port_net)
  );

  reinterpret_9f3848bc50  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice_y_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_8eee8341d8  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice5_y_net),
    .output_port(reinterpret4_output_port_net)
  );

  reinterpret_fd8afbe046  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice2_y_net),
    .output_port(reinterpret5_output_port_net)
  );

  reinterpret_94dfdafd95  reinterpret6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice3_y_net),
    .output_port(reinterpret6_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay4_q_net_x0),
    .output_port(reinterpret9_output_port_net)
  );

  xlsprom_duc_16ch_341 #(

    .c_address_width(10),
    .c_width(27),
    .core_name0("bmg_72_88bd69a7e506f2a2"),
    .latency(1))
  rom (
    .addr(reinterpret10_output_port_net),
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .en(1'b1),
    .rst(1'b0),
    .data(rom_data_net)
  );

  xlsprom_dist_duc_16ch_341 #(

    .addr_width(6),
    .c_address_width(6),
    .c_width(12),
    .core_name0("dmg_72_b01799b9bf71bdc0"),
    .latency(1))
  rom3 (
    .addr(reinterpret11_output_port_net),
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .en(1'b1),
    .data(rom3_data_net)
  );

  shift_85f5a5ebd0  shift2 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .ip(convert1_dout_net),
    .op(shift2_op_net)
  );

  shift_39b9422678  shift3 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_af45bff5a0  shift5 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift5_op_net_x0)
  );

  shift_13f7182392  shift6 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift6_op_net_x0)
  );

  shift_35e4e03aef  shift8 (
    .ce(ce_1_sg_x175),
    .clk(clk_1_sg_x175),
    .clr(1'b0),
    .ip(convert4_dout_net),
    .op(shift8_op_net_x0)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(4),
    .x_width(27),
    .y_width(5))
  slice (
    .x(delay1_q_net),
    .y(slice_y_net)
  );

  xlslice #(

    .new_lsb(5),
    .new_msb(14),
    .x_width(27),
    .y_width(10))
  slice2 (
    .x(delay1_q_net),
    .y(slice2_y_net)
  );

  xlslice #(

    .new_lsb(15),
    .new_msb(26),
    .x_width(27),
    .y_width(12))
  slice3 (
    .x(delay1_q_net),
    .y(slice3_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(4),
    .x_width(12),
    .y_width(5))
  slice4 (
    .x(delay2_q_net),
    .y(slice4_y_net)
  );

  xlslice #(

    .new_lsb(5),
    .new_msb(11),
    .x_width(12),
    .y_width(7))
  slice5 (
    .x(delay2_q_net),
    .y(slice5_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X3FIR Filter/X3FIR_general1"

module x3fir_general1_module_3881a267b3 (
  c6_x,
  c7_x,
  c8_x,
  ce_1,
  clk_1,
  din
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] din;
  output [17:0] c6_x;
  output [17:0] c7_x;
  output [17:0] c8_x;

  wire [15:0] addsub1_s_net;
  wire [12:0] addsub2_s_net;
  wire [14:0] addsub3_s_net;
  wire [0:0] ce_1_sg_x179;
  wire [0:0] clk_1_sg_x179;
  wire [15:0] convert1_dout_net;
  wire [14:0] convert2_dout_net;
  wire [12:0] convert3_dout_net;
  wire [17:0] convert4_dout_net;
  wire [17:0] convert5_dout_net;
  wire [17:0] convert6_dout_net;
  wire [6:0] convert7_dout_net;
  wire [7:0] convert8_dout_net;
  wire [4:0] convert9_dout_net;
  wire [8:0] convert_dout_net;
  wire [43:0] delay1_q_net;
  wire [15:0] delay26_q_net_x0;
  wire [16:0] delay_q_net;
  wire [6:0] lsb1_y_net;
  wire [8:0] reinterpret10_output_port_net;
  wire [6:0] reinterpret11_output_port_net;
  wire [7:0] reinterpret1_output_port_net;
  wire [14:0] reinterpret2_output_port_net;
  wire [6:0] reinterpret3_output_port_net;
  wire [4:0] reinterpret4_output_port_net;
  wire [15:0] reinterpret5_output_port_net;
  wire [12:0] reinterpret6_output_port_net;
  wire [15:0] reinterpret9_output_port_net;
  wire [16:0] rom3_data_net;
  wire [43:0] rom_data_net;
  wire [14:0] shift1_op_net;
  wire [15:0] shift2_op_net;
  wire [12:0] shift3_op_net;
  wire [17:0] shift4_op_net_x0;
  wire [17:0] shift5_op_net_x0;
  wire [17:0] shift8_op_net_x0;
  wire [5:0] slice1_y_net;
  wire [15:0] slice2_y_net;
  wire [12:0] slice3_y_net;
  wire [6:0] slice4_y_net;
  wire [3:0] slice5_y_net;
  wire [14:0] slice_y_net;

  assign c6_x = shift8_op_net_x0;
  assign c7_x = shift4_op_net_x0;
  assign c8_x = shift5_op_net_x0;
  assign ce_1_sg_x179 = ce_1;
  assign clk_1_sg_x179 = clk_1;
  assign delay26_q_net_x0 = din;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(reinterpret5_output_port_net),
    .b(shift2_op_net),
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(12),
    .a_width(13),
    .b_arith(`xlSigned),
    .b_bin_pt(12),
    .b_width(13),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(14),
    .core_name0("addsb_11_0_3abe85fcf1017fed"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(14),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(12),
    .s_width(13))
  addsub2 (
    .a(reinterpret6_output_port_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(14),
    .a_width(15),
    .b_arith(`xlSigned),
    .b_bin_pt(14),
    .b_width(15),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(16),
    .core_name0("addsb_11_0_f392a1f2f071bf23"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(16),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(14),
    .s_width(15))
  addsub3 (
    .a(reinterpret2_output_port_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(7),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(9),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(reinterpret9_output_port_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(7),
    .din_width(8),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(6),
    .din_width(7),
    .dout_arith(2),
    .dout_bin_pt(14),
    .dout_width(15),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(4),
    .din_width(5),
    .dout_arith(2),
    .dout_bin_pt(12),
    .dout_width(13),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(reinterpret4_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(14),
    .din_width(15),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(addsub1_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(12),
    .din_width(13),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(6),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(7),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(slice1_y_net),
    .en(1'b1),
    .dout(convert7_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(7),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(8),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert8 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(slice4_y_net),
    .en(1'b1),
    .dout(convert8_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(4),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(5),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert9 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .din(slice5_y_net),
    .en(1'b1),
    .dout(convert9_dout_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(17))
  delay (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .d(rom3_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(44))
  delay1 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .d(rom_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(6),
    .x_width(16),
    .y_width(7))
  lsb1 (
    .x(reinterpret9_output_port_net),
    .y(lsb1_y_net)
  );

  reinterpret_feb184a5ad  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert8_dout_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_34f6390c19  reinterpret10 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert_dout_net),
    .output_port(reinterpret10_output_port_net)
  );

  reinterpret_016d92ab20  reinterpret11 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(lsb1_y_net),
    .output_port(reinterpret11_output_port_net)
  );

  reinterpret_6200c8761b  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice_y_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_8eee8341d8  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert7_dout_net),
    .output_port(reinterpret3_output_port_net)
  );

  reinterpret_9f3848bc50  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert9_dout_net),
    .output_port(reinterpret4_output_port_net)
  );

  reinterpret_dee95c6dbb  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice2_y_net),
    .output_port(reinterpret5_output_port_net)
  );

  reinterpret_55833616ec  reinterpret6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice3_y_net),
    .output_port(reinterpret6_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay26_q_net_x0),
    .output_port(reinterpret9_output_port_net)
  );

  xlsprom_duc_16ch_341 #(

    .c_address_width(9),
    .c_width(44),
    .core_name0("bmg_72_2f2b227d5258d685"),
    .latency(1))
  rom (
    .addr(reinterpret10_output_port_net),
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .en(1'b1),
    .rst(1'b0),
    .data(rom_data_net)
  );

  xlsprom_dist_duc_16ch_341 #(

    .addr_width(7),
    .c_address_width(7),
    .c_width(17),
    .core_name0("dmg_72_2828f053f6c73e1f"),
    .latency(1))
  rom3 (
    .addr(reinterpret11_output_port_net),
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .en(1'b1),
    .data(rom3_data_net)
  );

  shift_447ff429c9  shift1 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift1_op_net)
  );

  shift_05a6d83f8c  shift2 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .ip(convert1_dout_net),
    .op(shift2_op_net)
  );

  shift_ed17a56c3a  shift3 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_e2f66c8512  shift4 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift4_op_net_x0)
  );

  shift_e2efd1e2c2  shift5 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift5_op_net_x0)
  );

  shift_42c206eba8  shift8 (
    .ce(ce_1_sg_x179),
    .clk(clk_1_sg_x179),
    .clr(1'b0),
    .ip(convert4_dout_net),
    .op(shift8_op_net_x0)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(14),
    .x_width(44),
    .y_width(15))
  slice (
    .x(delay1_q_net),
    .y(slice_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(5),
    .x_width(17),
    .y_width(6))
  slice1 (
    .x(delay_q_net),
    .y(slice1_y_net)
  );

  xlslice #(

    .new_lsb(15),
    .new_msb(30),
    .x_width(44),
    .y_width(16))
  slice2 (
    .x(delay1_q_net),
    .y(slice2_y_net)
  );

  xlslice #(

    .new_lsb(31),
    .new_msb(43),
    .x_width(44),
    .y_width(13))
  slice3 (
    .x(delay1_q_net),
    .y(slice3_y_net)
  );

  xlslice #(

    .new_lsb(6),
    .new_msb(12),
    .x_width(17),
    .y_width(7))
  slice4 (
    .x(delay_q_net),
    .y(slice4_y_net)
  );

  xlslice #(

    .new_lsb(13),
    .new_msb(16),
    .x_width(17),
    .y_width(4))
  slice5 (
    .x(delay_q_net),
    .y(slice5_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X3FIR Filter/X3FIR_general11"

module x3fir_general11_module_8a262408cd (
  c3_x,
  c4_x,
  c5_x,
  ce_1,
  clk_1,
  din
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] din;
  output [17:0] c3_x;
  output [17:0] c4_x;
  output [17:0] c5_x;

  wire [12:0] addsub1_s_net;
  wire [12:0] addsub2_s_net;
  wire [12:0] addsub3_s_net;
  wire [0:0] ce_1_sg_x181;
  wire [0:0] clk_1_sg_x181;
  wire [12:0] convert1_dout_net;
  wire [12:0] convert2_dout_net;
  wire [12:0] convert3_dout_net;
  wire [17:0] convert4_dout_net;
  wire [17:0] convert5_dout_net;
  wire [17:0] convert6_dout_net;
  wire [4:0] convert7_dout_net;
  wire [4:0] convert8_dout_net;
  wire [4:0] convert9_dout_net;
  wire [8:0] convert_dout_net;
  wire [38:0] delay1_q_net;
  wire [15:0] delay1_q_net_x2;
  wire [11:0] delay_q_net;
  wire [6:0] lsb1_y_net;
  wire [8:0] reinterpret10_output_port_net;
  wire [6:0] reinterpret11_output_port_net;
  wire [4:0] reinterpret1_output_port_net;
  wire [12:0] reinterpret2_output_port_net;
  wire [4:0] reinterpret3_output_port_net;
  wire [4:0] reinterpret4_output_port_net;
  wire [12:0] reinterpret5_output_port_net;
  wire [12:0] reinterpret6_output_port_net;
  wire [15:0] reinterpret9_output_port_net;
  wire [11:0] rom3_data_net;
  wire [38:0] rom_data_net;
  wire [12:0] shift1_op_net;
  wire [12:0] shift2_op_net;
  wire [12:0] shift3_op_net;
  wire [17:0] shift4_op_net_x0;
  wire [17:0] shift5_op_net_x0;
  wire [17:0] shift8_op_net_x0;
  wire [3:0] slice1_y_net;
  wire [12:0] slice2_y_net;
  wire [12:0] slice3_y_net;
  wire [3:0] slice4_y_net;
  wire [3:0] slice5_y_net;
  wire [12:0] slice_y_net;

  assign c3_x = shift8_op_net_x0;
  assign c4_x = shift4_op_net_x0;
  assign c5_x = shift5_op_net_x0;
  assign ce_1_sg_x181 = ce_1;
  assign clk_1_sg_x181 = clk_1;
  assign delay1_q_net_x2 = din;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(12),
    .a_width(13),
    .b_arith(`xlSigned),
    .b_bin_pt(12),
    .b_width(13),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(14),
    .core_name0("addsb_11_0_3abe85fcf1017fed"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(14),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(12),
    .s_width(13))
  addsub1 (
    .a(reinterpret5_output_port_net),
    .b(shift2_op_net),
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(12),
    .a_width(13),
    .b_arith(`xlSigned),
    .b_bin_pt(12),
    .b_width(13),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(14),
    .core_name0("addsb_11_0_3abe85fcf1017fed"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(14),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(12),
    .s_width(13))
  addsub2 (
    .a(reinterpret6_output_port_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(12),
    .a_width(13),
    .b_arith(`xlSigned),
    .b_bin_pt(12),
    .b_width(13),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(14),
    .core_name0("addsb_11_0_3abe85fcf1017fed"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(14),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(12),
    .s_width(13))
  addsub3 (
    .a(reinterpret2_output_port_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(7),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(9),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(reinterpret9_output_port_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(4),
    .din_width(5),
    .dout_arith(2),
    .dout_bin_pt(12),
    .dout_width(13),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(4),
    .din_width(5),
    .dout_arith(2),
    .dout_bin_pt(12),
    .dout_width(13),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(4),
    .din_width(5),
    .dout_arith(2),
    .dout_bin_pt(12),
    .dout_width(13),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(reinterpret4_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(12),
    .din_width(13),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(12),
    .din_width(13),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(addsub1_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(12),
    .din_width(13),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(4),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(5),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(slice1_y_net),
    .en(1'b1),
    .dout(convert7_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(4),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(5),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert8 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(slice4_y_net),
    .en(1'b1),
    .dout(convert8_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(4),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(5),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert9 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .din(slice5_y_net),
    .en(1'b1),
    .dout(convert9_dout_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(12))
  delay (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .d(rom3_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(39))
  delay1 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .d(rom_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(6),
    .x_width(16),
    .y_width(7))
  lsb1 (
    .x(reinterpret9_output_port_net),
    .y(lsb1_y_net)
  );

  reinterpret_9f3848bc50  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert8_dout_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_34f6390c19  reinterpret10 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert_dout_net),
    .output_port(reinterpret10_output_port_net)
  );

  reinterpret_016d92ab20  reinterpret11 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(lsb1_y_net),
    .output_port(reinterpret11_output_port_net)
  );

  reinterpret_55833616ec  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice_y_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_9f3848bc50  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert7_dout_net),
    .output_port(reinterpret3_output_port_net)
  );

  reinterpret_9f3848bc50  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert9_dout_net),
    .output_port(reinterpret4_output_port_net)
  );

  reinterpret_55833616ec  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice2_y_net),
    .output_port(reinterpret5_output_port_net)
  );

  reinterpret_55833616ec  reinterpret6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice3_y_net),
    .output_port(reinterpret6_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay1_q_net_x2),
    .output_port(reinterpret9_output_port_net)
  );

  xlsprom_duc_16ch_341 #(

    .c_address_width(9),
    .c_width(39),
    .core_name0("bmg_72_9cba7eb6526fc26f"),
    .latency(1))
  rom (
    .addr(reinterpret10_output_port_net),
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .en(1'b1),
    .rst(1'b0),
    .data(rom_data_net)
  );

  xlsprom_dist_duc_16ch_341 #(

    .addr_width(7),
    .c_address_width(7),
    .c_width(12),
    .core_name0("dmg_72_f25cd80cb6ee82df"),
    .latency(1))
  rom3 (
    .addr(reinterpret11_output_port_net),
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .en(1'b1),
    .data(rom3_data_net)
  );

  shift_ed17a56c3a  shift1 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift1_op_net)
  );

  shift_ed17a56c3a  shift2 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .ip(convert1_dout_net),
    .op(shift2_op_net)
  );

  shift_ed17a56c3a  shift3 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_e2efd1e2c2  shift4 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift4_op_net_x0)
  );

  shift_e2efd1e2c2  shift5 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift5_op_net_x0)
  );

  shift_e2efd1e2c2  shift8 (
    .ce(ce_1_sg_x181),
    .clk(clk_1_sg_x181),
    .clr(1'b0),
    .ip(convert4_dout_net),
    .op(shift8_op_net_x0)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(12),
    .x_width(39),
    .y_width(13))
  slice (
    .x(delay1_q_net),
    .y(slice_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(3),
    .x_width(12),
    .y_width(4))
  slice1 (
    .x(delay_q_net),
    .y(slice1_y_net)
  );

  xlslice #(

    .new_lsb(13),
    .new_msb(25),
    .x_width(39),
    .y_width(13))
  slice2 (
    .x(delay1_q_net),
    .y(slice2_y_net)
  );

  xlslice #(

    .new_lsb(26),
    .new_msb(38),
    .x_width(39),
    .y_width(13))
  slice3 (
    .x(delay1_q_net),
    .y(slice3_y_net)
  );

  xlslice #(

    .new_lsb(4),
    .new_msb(7),
    .x_width(12),
    .y_width(4))
  slice4 (
    .x(delay_q_net),
    .y(slice4_y_net)
  );

  xlslice #(

    .new_lsb(8),
    .new_msb(11),
    .x_width(12),
    .y_width(4))
  slice5 (
    .x(delay_q_net),
    .y(slice5_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X3FIR Filter/X3FIR_general12"

module x3fir_general12_module_68607ba614 (
  c10_x,
  c11_x,
  c9_x,
  ce_1,
  clk_1,
  din
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] din;
  output [17:0] c10_x;
  output [17:0] c11_x;
  output [17:0] c9_x;

  wire [17:0] addsub1_s_net;
  wire [17:0] addsub2_s_net;
  wire [15:0] addsub3_s_net;
  wire [0:0] ce_1_sg_x182;
  wire [0:0] clk_1_sg_x182;
  wire [17:0] convert1_dout_net;
  wire [15:0] convert2_dout_net;
  wire [17:0] convert3_dout_net;
  wire [17:0] convert4_dout_net;
  wire [17:0] convert5_dout_net;
  wire [17:0] convert6_dout_net;
  wire [7:0] convert7_dout_net;
  wire [9:0] convert8_dout_net;
  wire [9:0] convert9_dout_net;
  wire [8:0] convert_dout_net;
  wire [51:0] delay1_q_net;
  wire [15:0] delay1_q_net_x3;
  wire [24:0] delay_q_net;
  wire [6:0] lsb1_y_net;
  wire [8:0] reinterpret10_output_port_net;
  wire [6:0] reinterpret11_output_port_net;
  wire [9:0] reinterpret1_output_port_net;
  wire [15:0] reinterpret2_output_port_net;
  wire [7:0] reinterpret3_output_port_net;
  wire [9:0] reinterpret4_output_port_net;
  wire [17:0] reinterpret5_output_port_net;
  wire [17:0] reinterpret6_output_port_net;
  wire [15:0] reinterpret9_output_port_net;
  wire [24:0] rom3_data_net;
  wire [51:0] rom_data_net;
  wire [15:0] shift1_op_net;
  wire [17:0] shift2_op_net;
  wire [17:0] shift3_op_net;
  wire [17:0] shift4_op_net_x0;
  wire [17:0] shift5_op_net_x0;
  wire [17:0] shift8_op_net_x0;
  wire [6:0] slice1_y_net;
  wire [17:0] slice2_y_net;
  wire [17:0] slice3_y_net;
  wire [8:0] slice4_y_net;
  wire [8:0] slice5_y_net;
  wire [15:0] slice_y_net;

  assign c10_x = shift4_op_net_x0;
  assign c11_x = shift5_op_net_x0;
  assign c9_x = shift8_op_net_x0;
  assign ce_1_sg_x182 = ce_1;
  assign clk_1_sg_x182 = clk_1;
  assign delay1_q_net_x3 = din;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub1 (
    .a(reinterpret5_output_port_net),
    .b(shift2_op_net),
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub2 (
    .a(reinterpret6_output_port_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(reinterpret2_output_port_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(7),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(9),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(reinterpret9_output_port_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(9),
    .din_width(10),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(7),
    .din_width(8),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(9),
    .din_width(10),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(reinterpret4_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(17),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(addsub1_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(17),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(7),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(8),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(slice1_y_net),
    .en(1'b1),
    .dout(convert7_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(9),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert8 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(slice4_y_net),
    .en(1'b1),
    .dout(convert8_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(9),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert9 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .din(slice5_y_net),
    .en(1'b1),
    .dout(convert9_dout_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(25))
  delay (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .d(rom3_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(52))
  delay1 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .d(rom_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(6),
    .x_width(16),
    .y_width(7))
  lsb1 (
    .x(reinterpret9_output_port_net),
    .y(lsb1_y_net)
  );

  reinterpret_fd8afbe046  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert8_dout_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_34f6390c19  reinterpret10 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert_dout_net),
    .output_port(reinterpret10_output_port_net)
  );

  reinterpret_016d92ab20  reinterpret11 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(lsb1_y_net),
    .output_port(reinterpret11_output_port_net)
  );

  reinterpret_dee95c6dbb  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice_y_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_feb184a5ad  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert7_dout_net),
    .output_port(reinterpret3_output_port_net)
  );

  reinterpret_fd8afbe046  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert9_dout_net),
    .output_port(reinterpret4_output_port_net)
  );

  reinterpret_87da68fdf8  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice2_y_net),
    .output_port(reinterpret5_output_port_net)
  );

  reinterpret_87da68fdf8  reinterpret6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice3_y_net),
    .output_port(reinterpret6_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay1_q_net_x3),
    .output_port(reinterpret9_output_port_net)
  );

  xlsprom_duc_16ch_341 #(

    .c_address_width(9),
    .c_width(52),
    .core_name0("bmg_72_e18a8bcda58a41cd"),
    .latency(1))
  rom (
    .addr(reinterpret10_output_port_net),
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .en(1'b1),
    .rst(1'b0),
    .data(rom_data_net)
  );

  xlsprom_dist_duc_16ch_341 #(

    .addr_width(7),
    .c_address_width(7),
    .c_width(25),
    .core_name0("dmg_72_e9661fc0e9eb3e90"),
    .latency(1))
  rom3 (
    .addr(reinterpret11_output_port_net),
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .en(1'b1),
    .data(rom3_data_net)
  );

  shift_05a6d83f8c  shift1 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift1_op_net)
  );

  shift_13f7182392  shift2 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .ip(convert1_dout_net),
    .op(shift2_op_net)
  );

  shift_13f7182392  shift3 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_572bccbff0  shift4 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift4_op_net_x0)
  );

  shift_572bccbff0  shift5 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift5_op_net_x0)
  );

  shift_e2f66c8512  shift8 (
    .ce(ce_1_sg_x182),
    .clk(clk_1_sg_x182),
    .clr(1'b0),
    .ip(convert4_dout_net),
    .op(shift8_op_net_x0)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(15),
    .x_width(52),
    .y_width(16))
  slice (
    .x(delay1_q_net),
    .y(slice_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(6),
    .x_width(25),
    .y_width(7))
  slice1 (
    .x(delay_q_net),
    .y(slice1_y_net)
  );

  xlslice #(

    .new_lsb(16),
    .new_msb(33),
    .x_width(52),
    .y_width(18))
  slice2 (
    .x(delay1_q_net),
    .y(slice2_y_net)
  );

  xlslice #(

    .new_lsb(34),
    .new_msb(51),
    .x_width(52),
    .y_width(18))
  slice3 (
    .x(delay1_q_net),
    .y(slice3_y_net)
  );

  xlslice #(

    .new_lsb(7),
    .new_msb(15),
    .x_width(25),
    .y_width(9))
  slice4 (
    .x(delay_q_net),
    .y(slice4_y_net)
  );

  xlslice #(

    .new_lsb(16),
    .new_msb(24),
    .x_width(25),
    .y_width(9))
  slice5 (
    .x(delay_q_net),
    .y(slice5_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X3FIR Filter/y1_calc"

module y1_calc_module_7b010a4b16 (
  ce_1,
  clk_1,
  in1,
  in2,
  in3,
  in4,
  in5,
  in6,
  in7,
  in8,
  out1
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [17:0] in1;
  input [17:0] in2;
  input [17:0] in3;
  input [17:0] in4;
  input [17:0] in5;
  input [17:0] in6;
  input [17:0] in7;
  input [17:0] in8;
  output [17:0] out1;

  wire [17:0] addsub1_s_net;
  wire [17:0] addsub2_s_net;
  wire [17:0] addsub3_s_net;
  wire [17:0] addsub4_s_net;
  wire [17:0] addsub5_s_net_x26;
  wire [17:0] addsub6_s_net;
  wire [17:0] addsub_s_net;
  wire [0:0] ce_1_sg_x191;
  wire [0:0] clk_1_sg_x191;
  wire [17:0] delay10_q_net_x0;
  wire [17:0] delay7_q_net_x0;
  wire [17:0] delay8_q_net_x0;
  wire [17:0] delay9_q_net_x0;
  wire [17:0] shift8_op_net_x4;
  wire [17:0] shift8_op_net_x5;
  wire [17:0] shift8_op_net_x6;
  wire [17:0] shift8_op_net_x7;

  assign ce_1_sg_x191 = ce_1;
  assign clk_1_sg_x191 = clk_1;
  assign shift8_op_net_x4 = in1;
  assign shift8_op_net_x5 = in2;
  assign shift8_op_net_x7 = in3;
  assign shift8_op_net_x6 = in4;
  assign delay8_q_net_x0 = in5;
  assign delay7_q_net_x0 = in6;
  assign delay9_q_net_x0 = in7;
  assign delay10_q_net_x0 = in8;
  assign out1 = addsub5_s_net_x26;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub (
    .a(shift8_op_net_x4),
    .b(shift8_op_net_x5),
    .ce(ce_1_sg_x191),
    .clk(clk_1_sg_x191),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_a5337ca1a964fead"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub1 (
    .a(shift8_op_net_x6),
    .b(shift8_op_net_x7),
    .ce(ce_1_sg_x191),
    .clk(clk_1_sg_x191),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_a5337ca1a964fead"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub2 (
    .a(delay8_q_net_x0),
    .b(delay7_q_net_x0),
    .ce(ce_1_sg_x191),
    .clk(clk_1_sg_x191),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_a5337ca1a964fead"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub3 (
    .a(delay10_q_net_x0),
    .b(delay9_q_net_x0),
    .ce(ce_1_sg_x191),
    .clk(clk_1_sg_x191),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub4 (
    .a(addsub_s_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x191),
    .clk(clk_1_sg_x191),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub5 (
    .a(addsub4_s_net),
    .b(addsub6_s_net),
    .ce(ce_1_sg_x191),
    .clk(clk_1_sg_x191),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net_x26)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub6 (
    .a(addsub2_s_net),
    .b(addsub3_s_net),
    .ce(ce_1_sg_x191),
    .clk(clk_1_sg_x191),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X3FIR Filter/y2_calc"

module y2_calc_module_fb831e70d6 (
  ce_1,
  clk_1,
  in1,
  in2,
  in3,
  in4,
  in5,
  in6,
  in7,
  in8,
  out1
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [17:0] in1;
  input [17:0] in2;
  input [17:0] in3;
  input [17:0] in4;
  input [17:0] in5;
  input [17:0] in6;
  input [17:0] in7;
  input [17:0] in8;
  output [17:0] out1;

  wire [17:0] addsub1_s_net;
  wire [17:0] addsub2_s_net;
  wire [17:0] addsub3_s_net;
  wire [17:0] addsub4_s_net;
  wire [17:0] addsub5_s_net_x30;
  wire [17:0] addsub6_s_net;
  wire [17:0] addsub_s_net;
  wire [0:0] ce_1_sg_x195;
  wire [0:0] clk_1_sg_x195;
  wire [17:0] delay11_q_net_x0;
  wire [17:0] delay12_q_net_x0;
  wire [17:0] delay13_q_net_x0;
  wire [17:0] delay14_q_net_x0;
  wire [17:0] shift4_op_net_x3;
  wire [17:0] shift4_op_net_x4;
  wire [17:0] shift4_op_net_x5;
  wire [17:0] shift6_op_net_x1;

  assign ce_1_sg_x195 = ce_1;
  assign clk_1_sg_x195 = clk_1;
  assign shift6_op_net_x1 = in1;
  assign shift4_op_net_x3 = in2;
  assign shift4_op_net_x5 = in3;
  assign shift4_op_net_x4 = in4;
  assign delay13_q_net_x0 = in5;
  assign delay12_q_net_x0 = in6;
  assign delay14_q_net_x0 = in7;
  assign delay11_q_net_x0 = in8;
  assign out1 = addsub5_s_net_x30;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub (
    .a(shift6_op_net_x1),
    .b(shift4_op_net_x3),
    .ce(ce_1_sg_x195),
    .clk(clk_1_sg_x195),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_a5337ca1a964fead"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub1 (
    .a(shift4_op_net_x4),
    .b(shift4_op_net_x5),
    .ce(ce_1_sg_x195),
    .clk(clk_1_sg_x195),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_a5337ca1a964fead"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub2 (
    .a(delay13_q_net_x0),
    .b(delay12_q_net_x0),
    .ce(ce_1_sg_x195),
    .clk(clk_1_sg_x195),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub3 (
    .a(delay14_q_net_x0),
    .b(delay11_q_net_x0),
    .ce(ce_1_sg_x195),
    .clk(clk_1_sg_x195),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub4 (
    .a(addsub_s_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x195),
    .clk(clk_1_sg_x195),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub5 (
    .a(addsub4_s_net),
    .b(addsub6_s_net),
    .ce(ce_1_sg_x195),
    .clk(clk_1_sg_x195),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net_x30)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub6 (
    .a(addsub2_s_net),
    .b(addsub3_s_net),
    .ce(ce_1_sg_x195),
    .clk(clk_1_sg_x195),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X3FIR Filter/y2_calc1"

module y2_calc1_module_b9fe7ab17a (
  ce_1,
  clk_1,
  in1,
  in2,
  in3,
  in4,
  in5,
  in6,
  in7,
  in8,
  out1
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [17:0] in1;
  input [17:0] in2;
  input [17:0] in3;
  input [17:0] in4;
  input [17:0] in5;
  input [17:0] in6;
  input [17:0] in7;
  input [17:0] in8;
  output [17:0] out1;

  wire [17:0] addsub1_s_net;
  wire [17:0] addsub2_s_net;
  wire [17:0] addsub3_s_net;
  wire [17:0] addsub4_s_net;
  wire [17:0] addsub5_s_net_x31;
  wire [17:0] addsub6_s_net;
  wire [17:0] addsub_s_net;
  wire [0:0] ce_1_sg_x196;
  wire [0:0] clk_1_sg_x196;
  wire [17:0] delay15_q_net_x0;
  wire [17:0] delay16_q_net_x0;
  wire [17:0] delay17_q_net_x0;
  wire [17:0] delay18_q_net_x0;
  wire [17:0] shift5_op_net_x4;
  wire [17:0] shift5_op_net_x5;
  wire [17:0] shift5_op_net_x6;
  wire [17:0] shift5_op_net_x7;

  assign ce_1_sg_x196 = ce_1;
  assign clk_1_sg_x196 = clk_1;
  assign shift5_op_net_x4 = in1;
  assign shift5_op_net_x5 = in2;
  assign shift5_op_net_x7 = in3;
  assign shift5_op_net_x6 = in4;
  assign delay17_q_net_x0 = in5;
  assign delay16_q_net_x0 = in6;
  assign delay18_q_net_x0 = in7;
  assign delay15_q_net_x0 = in8;
  assign out1 = addsub5_s_net_x31;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_a5337ca1a964fead"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub (
    .a(shift5_op_net_x4),
    .b(shift5_op_net_x5),
    .ce(ce_1_sg_x196),
    .clk(clk_1_sg_x196),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_a5337ca1a964fead"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub1 (
    .a(shift5_op_net_x6),
    .b(shift5_op_net_x7),
    .ce(ce_1_sg_x196),
    .clk(clk_1_sg_x196),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_a5337ca1a964fead"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub2 (
    .a(delay17_q_net_x0),
    .b(delay16_q_net_x0),
    .ce(ce_1_sg_x196),
    .clk(clk_1_sg_x196),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub3 (
    .a(delay18_q_net_x0),
    .b(delay15_q_net_x0),
    .ce(ce_1_sg_x196),
    .clk(clk_1_sg_x196),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub4 (
    .a(addsub_s_net),
    .b(addsub1_s_net),
    .ce(ce_1_sg_x196),
    .clk(clk_1_sg_x196),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub5 (
    .a(addsub4_s_net),
    .b(addsub6_s_net),
    .ce(ce_1_sg_x196),
    .clk(clk_1_sg_x196),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net_x31)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub6 (
    .a(addsub2_s_net),
    .b(addsub3_s_net),
    .ce(ce_1_sg_x196),
    .clk(clk_1_sg_x196),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X3FIR Filter"

module x3fir_filter_module_4b5604b66f (
  ce_1,
  clk_1,
  x1,
  x2,
  x3,
  x4,
  y1,
  y10,
  y11,
  y12,
  y2,
  y3,
  y4,
  y5,
  y6,
  y7,
  y8,
  y9
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] x1;
  input [15:0] x2;
  input [15:0] x3;
  input [15:0] x4;
  output [17:0] y1;
  output [17:0] y10;
  output [17:0] y11;
  output [17:0] y12;
  output [17:0] y2;
  output [17:0] y3;
  output [17:0] y4;
  output [17:0] y5;
  output [17:0] y6;
  output [17:0] y7;
  output [17:0] y8;
  output [17:0] y9;

  wire [15:0] addsub1_s_net_x0;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub5_s_net_x0;
  wire [17:0] addsub5_s_net_x38;
  wire [17:0] addsub5_s_net_x39;
  wire [17:0] addsub5_s_net_x40;
  wire [17:0] addsub5_s_net_x41;
  wire [17:0] addsub5_s_net_x42;
  wire [17:0] addsub5_s_net_x43;
  wire [17:0] addsub5_s_net_x44;
  wire [17:0] addsub5_s_net_x45;
  wire [17:0] addsub5_s_net_x46;
  wire [17:0] addsub5_s_net_x47;
  wire [17:0] addsub5_s_net_x48;
  wire [17:0] addsub5_s_net_x49;
  wire [15:0] addsub7_s_net_x0;
  wire [0:0] ce_1_sg_x203;
  wire [0:0] clk_1_sg_x203;
  wire [17:0] delay10_q_net_x0;
  wire [17:0] delay11_q_net_x0;
  wire [17:0] delay12_q_net_x0;
  wire [17:0] delay13_q_net_x0;
  wire [17:0] delay14_q_net_x0;
  wire [17:0] delay15_q_net_x0;
  wire [17:0] delay16_q_net_x0;
  wire [17:0] delay17_q_net_x0;
  wire [17:0] delay18_q_net_x0;
  wire [17:0] delay19_q_net_x0;
  wire [15:0] delay1_q_net_x3;
  wire [17:0] delay20_q_net_x0;
  wire [17:0] delay21_q_net_x0;
  wire [15:0] delay22_q_net_x0;
  wire [17:0] delay23_q_net_x0;
  wire [17:0] delay24_q_net_x0;
  wire [17:0] delay25_q_net_x0;
  wire [15:0] delay26_q_net_x1;
  wire [17:0] delay27_q_net_x0;
  wire [17:0] delay28_q_net_x0;
  wire [15:0] delay29_q_net_x0;
  wire [15:0] delay2_q_net_x1;
  wire [17:0] delay30_q_net_x0;
  wire [17:0] delay31_q_net_x0;
  wire [17:0] delay32_q_net_x0;
  wire [17:0] delay33_q_net_x0;
  wire [17:0] delay35_q_net_x0;
  wire [17:0] delay36_q_net_x0;
  wire [17:0] delay37_q_net_x0;
  wire [17:0] delay39_q_net_x0;
  wire [15:0] delay3_q_net_x0;
  wire [17:0] delay40_q_net_x0;
  wire [17:0] delay42_q_net_x0;
  wire [17:0] delay43_q_net_x0;
  wire [17:0] delay44_q_net_x0;
  wire [17:0] delay47_q_net_x0;
  wire [17:0] delay48_q_net_x0;
  wire [15:0] delay4_q_net_x1;
  wire [17:0] delay51_q_net_x0;
  wire [17:0] delay54_q_net_x0;
  wire [15:0] delay5_q_net_x1;
  wire [15:0] delay6_q_net_x1;
  wire [17:0] delay7_q_net_x0;
  wire [17:0] delay8_q_net_x0;
  wire [17:0] delay9_q_net_x0;
  wire [17:0] shift4_op_net_x10;
  wire [17:0] shift4_op_net_x11;
  wire [17:0] shift4_op_net_x12;
  wire [17:0] shift4_op_net_x13;
  wire [17:0] shift4_op_net_x14;
  wire [17:0] shift4_op_net_x15;
  wire [17:0] shift4_op_net_x16;
  wire [17:0] shift4_op_net_x3;
  wire [17:0] shift4_op_net_x4;
  wire [17:0] shift4_op_net_x5;
  wire [17:0] shift4_op_net_x6;
  wire [17:0] shift4_op_net_x8;
  wire [17:0] shift5_op_net_x10;
  wire [17:0] shift5_op_net_x11;
  wire [17:0] shift5_op_net_x12;
  wire [17:0] shift5_op_net_x13;
  wire [17:0] shift5_op_net_x14;
  wire [17:0] shift5_op_net_x15;
  wire [17:0] shift5_op_net_x16;
  wire [17:0] shift5_op_net_x17;
  wire [17:0] shift5_op_net_x18;
  wire [17:0] shift5_op_net_x19;
  wire [17:0] shift5_op_net_x4;
  wire [17:0] shift5_op_net_x5;
  wire [17:0] shift5_op_net_x6;
  wire [17:0] shift5_op_net_x7;
  wire [17:0] shift5_op_net_x8;
  wire [17:0] shift5_op_net_x9;
  wire [17:0] shift6_op_net_x1;
  wire [17:0] shift6_op_net_x2;
  wire [17:0] shift6_op_net_x3;
  wire [17:0] shift6_op_net_x4;
  wire [17:0] shift8_op_net_x10;
  wire [17:0] shift8_op_net_x11;
  wire [17:0] shift8_op_net_x12;
  wire [17:0] shift8_op_net_x13;
  wire [17:0] shift8_op_net_x14;
  wire [17:0] shift8_op_net_x15;
  wire [17:0] shift8_op_net_x16;
  wire [17:0] shift8_op_net_x17;
  wire [17:0] shift8_op_net_x18;
  wire [17:0] shift8_op_net_x19;
  wire [17:0] shift8_op_net_x4;
  wire [17:0] shift8_op_net_x5;
  wire [17:0] shift8_op_net_x6;
  wire [17:0] shift8_op_net_x7;
  wire [17:0] shift8_op_net_x8;
  wire [17:0] shift8_op_net_x9;

  assign ce_1_sg_x203 = ce_1;
  assign clk_1_sg_x203 = clk_1;
  assign addsub1_s_net_x0 = x1;
  assign addsub3_s_net_x0 = x2;
  assign addsub5_s_net_x0 = x3;
  assign addsub7_s_net_x0 = x4;
  assign y1 = addsub5_s_net_x38;
  assign y10 = addsub5_s_net_x41;
  assign y11 = addsub5_s_net_x48;
  assign y12 = addsub5_s_net_x49;
  assign y2 = addsub5_s_net_x42;
  assign y3 = addsub5_s_net_x43;
  assign y4 = addsub5_s_net_x39;
  assign y5 = addsub5_s_net_x44;
  assign y6 = addsub5_s_net_x45;
  assign y7 = addsub5_s_net_x40;
  assign y8 = addsub5_s_net_x46;
  assign y9 = addsub5_s_net_x47;


  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay1 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(delay22_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net_x3)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay10 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x5),
    .en(1'b1),
    .rst(1'b1),
    .q(delay10_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay11 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift6_op_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay11_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay12 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift4_op_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay12_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay13 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift4_op_net_x11),
    .en(1'b1),
    .rst(1'b1),
    .q(delay13_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay14 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift4_op_net_x15),
    .en(1'b1),
    .rst(1'b1),
    .q(delay14_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay15 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x5),
    .en(1'b1),
    .rst(1'b1),
    .q(delay15_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay16 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x9),
    .en(1'b1),
    .rst(1'b1),
    .q(delay16_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay17 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x13),
    .en(1'b1),
    .rst(1'b1),
    .q(delay17_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay18 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x18),
    .en(1'b1),
    .rst(1'b1),
    .q(delay18_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay19 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x6),
    .en(1'b1),
    .rst(1'b1),
    .q(delay19_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay2 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(delay6_q_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net_x1)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay20 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift6_op_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay20_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay21 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift4_op_net_x8),
    .en(1'b1),
    .rst(1'b1),
    .q(delay21_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay22 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(addsub7_s_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay22_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay23 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift4_op_net_x4),
    .en(1'b1),
    .rst(1'b1),
    .q(delay23_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay24 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x6),
    .en(1'b1),
    .rst(1'b1),
    .q(delay24_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay25 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x8),
    .en(1'b1),
    .rst(1'b1),
    .q(delay25_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay26 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(addsub1_s_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay26_q_net_x1)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay27 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x10),
    .en(1'b1),
    .rst(1'b1),
    .q(delay27_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay28 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x8),
    .en(1'b1),
    .rst(1'b1),
    .q(delay28_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay29 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(addsub3_s_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay29_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay3 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(delay29_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay3_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay30 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x10),
    .en(1'b1),
    .rst(1'b1),
    .q(delay30_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay31 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x7),
    .en(1'b1),
    .rst(1'b1),
    .q(delay31_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay32 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift6_op_net_x4),
    .en(1'b1),
    .rst(1'b1),
    .q(delay32_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay33 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift4_op_net_x12),
    .en(1'b1),
    .rst(1'b1),
    .q(delay33_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay35 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift4_op_net_x5),
    .en(1'b1),
    .rst(1'b1),
    .q(delay35_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay36 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x7),
    .en(1'b1),
    .rst(1'b1),
    .q(delay36_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay37 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x14),
    .en(1'b1),
    .rst(1'b1),
    .q(delay37_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay39 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x12),
    .en(1'b1),
    .rst(1'b1),
    .q(delay39_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay4 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(addsub1_s_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay4_q_net_x1)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay40 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x14),
    .en(1'b1),
    .rst(1'b1),
    .q(delay40_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay42 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x12),
    .en(1'b1),
    .rst(1'b1),
    .q(delay42_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay43 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x4),
    .en(1'b1),
    .rst(1'b1),
    .q(delay43_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay44 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift6_op_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay44_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay47 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift4_op_net_x13),
    .en(1'b1),
    .rst(1'b1),
    .q(delay47_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay48 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x4),
    .en(1'b1),
    .rst(1'b1),
    .q(delay48_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay5 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(addsub3_s_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay5_q_net_x1)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay51 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift8_op_net_x15),
    .en(1'b1),
    .rst(1'b1),
    .q(delay51_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay54 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x15),
    .en(1'b1),
    .rst(1'b1),
    .q(delay54_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay6 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(addsub5_s_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay6_q_net_x1)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay7 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x9),
    .en(1'b1),
    .rst(1'b1),
    .q(delay7_q_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay8 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x13),
    .en(1'b1),
    .rst(1'b1),
    .q(delay8_q_net_x0)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(18))
  delay9 (
    .ce(ce_1_sg_x203),
    .clk(clk_1_sg_x203),
    .d(shift5_op_net_x18),
    .en(1'b1),
    .rst(1'b1),
    .q(delay9_q_net_x0)
  );

  x3fir_dedicate_module_b957602124  x3fir_dedicate1_2ddc76f782 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay5_q_net_x1),
    .c0_x(shift8_op_net_x5),
    .c1_x(shift6_op_net_x2),
    .c2_x(shift5_op_net_x5)
  );

  x3fir_dedicate_module_b957602124  x3fir_dedicate2_e4a6e28cb0 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay6_q_net_x1),
    .c0_x(shift8_op_net_x6),
    .c1_x(shift6_op_net_x3),
    .c2_x(shift5_op_net_x6)
  );

  x3fir_dedicate_module_b957602124  x3fir_dedicate3_f224cb2059 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay22_q_net_x0),
    .c0_x(shift8_op_net_x7),
    .c1_x(shift6_op_net_x4),
    .c2_x(shift5_op_net_x7)
  );

  x3fir_dedicate_module_b957602124  x3fir_dedicate_b957602124 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay4_q_net_x1),
    .c0_x(shift8_op_net_x4),
    .c1_x(shift6_op_net_x1),
    .c2_x(shift5_op_net_x4)
  );

  x3fir_general1_module_3881a267b3  x3fir_general10_1af98aaff3 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay1_q_net_x3),
    .c6_x(shift8_op_net_x9),
    .c7_x(shift4_op_net_x3),
    .c8_x(shift5_op_net_x9)
  );

  x3fir_general11_module_8a262408cd  x3fir_general11_8a262408cd (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay1_q_net_x3),
    .c3_x(shift8_op_net_x10),
    .c4_x(shift4_op_net_x4),
    .c5_x(shift5_op_net_x10)
  );

  x3fir_general12_module_68607ba614  x3fir_general12_68607ba614 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay1_q_net_x3),
    .c10_x(shift4_op_net_x10),
    .c11_x(shift5_op_net_x11),
    .c9_x(shift8_op_net_x11)
  );

  x3fir_general1_module_3881a267b3  x3fir_general1_3881a267b3 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay26_q_net_x1),
    .c6_x(shift8_op_net_x8),
    .c7_x(shift4_op_net_x8),
    .c8_x(shift5_op_net_x8)
  );

  x3fir_general11_module_8a262408cd  x3fir_general2_5130d92ff3 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay4_q_net_x1),
    .c3_x(shift8_op_net_x12),
    .c4_x(shift4_op_net_x5),
    .c5_x(shift5_op_net_x12)
  );

  x3fir_general12_module_68607ba614  x3fir_general3_9bfb713100 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay26_q_net_x1),
    .c10_x(shift4_op_net_x11),
    .c11_x(shift5_op_net_x13),
    .c9_x(shift8_op_net_x13)
  );

  x3fir_general1_module_3881a267b3  x3fir_general4_ddf07acc00 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay29_q_net_x0),
    .c6_x(shift8_op_net_x14),
    .c7_x(shift4_op_net_x12),
    .c8_x(shift5_op_net_x14)
  );

  x3fir_general11_module_8a262408cd  x3fir_general5_181a272465 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay5_q_net_x1),
    .c3_x(shift8_op_net_x15),
    .c4_x(shift4_op_net_x13),
    .c5_x(shift5_op_net_x15)
  );

  x3fir_general12_module_68607ba614  x3fir_general6_77bad28deb (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay3_q_net_x0),
    .c10_x(shift4_op_net_x6),
    .c11_x(shift5_op_net_x16),
    .c9_x(shift8_op_net_x16)
  );

  x3fir_general1_module_3881a267b3  x3fir_general7_6d7e9753aa (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay2_q_net_x1),
    .c6_x(shift8_op_net_x17),
    .c7_x(shift4_op_net_x14),
    .c8_x(shift5_op_net_x17)
  );

  x3fir_general11_module_8a262408cd  x3fir_general8_bb1db526ce (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay6_q_net_x1),
    .c3_x(shift8_op_net_x18),
    .c4_x(shift4_op_net_x15),
    .c5_x(shift5_op_net_x18)
  );

  x3fir_general12_module_68607ba614  x3fir_general9_a32ac56924 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .din(delay2_q_net_x1),
    .c10_x(shift4_op_net_x16),
    .c11_x(shift5_op_net_x19),
    .c9_x(shift8_op_net_x19)
  );

  y1_calc_module_7b010a4b16  y1_calc1_c38c16551b (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift8_op_net_x5),
    .in2(shift8_op_net_x12),
    .in3(shift8_op_net_x9),
    .in4(shift8_op_net_x19),
    .in5(shift5_op_net_x16),
    .in6(delay28_q_net_x0),
    .in7(delay30_q_net_x0),
    .in8(delay19_q_net_x0),
    .out1(addsub5_s_net_x39)
  );

  y1_calc_module_7b010a4b16  y1_calc2_0fa734b752 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift8_op_net_x6),
    .in2(shift8_op_net_x15),
    .in3(shift8_op_net_x8),
    .in4(shift8_op_net_x11),
    .in5(shift5_op_net_x19),
    .in6(delay40_q_net_x0),
    .in7(delay42_q_net_x0),
    .in8(delay31_q_net_x0),
    .out1(addsub5_s_net_x40)
  );

  y1_calc_module_7b010a4b16  y1_calc3_840a0928b0 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift8_op_net_x7),
    .in2(shift8_op_net_x18),
    .in3(shift8_op_net_x14),
    .in4(shift8_op_net_x13),
    .in5(shift5_op_net_x11),
    .in6(shift5_op_net_x17),
    .in7(delay54_q_net_x0),
    .in8(delay43_q_net_x0),
    .out1(addsub5_s_net_x41)
  );

  y1_calc_module_7b010a4b16  y1_calc_7b010a4b16 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift8_op_net_x4),
    .in2(shift8_op_net_x10),
    .in3(shift8_op_net_x17),
    .in4(shift8_op_net_x16),
    .in5(delay8_q_net_x0),
    .in6(delay7_q_net_x0),
    .in7(delay9_q_net_x0),
    .in8(delay10_q_net_x0),
    .out1(addsub5_s_net_x38)
  );

  y2_calc1_module_b9fe7ab17a  y2_calc1_b9fe7ab17a (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift5_op_net_x4),
    .in2(shift5_op_net_x10),
    .in3(shift5_op_net_x17),
    .in4(shift5_op_net_x16),
    .in5(delay17_q_net_x0),
    .in6(delay16_q_net_x0),
    .in7(delay18_q_net_x0),
    .in8(delay15_q_net_x0),
    .out1(addsub5_s_net_x43)
  );

  y2_calc_module_fb831e70d6  y2_calc2_78a6a49599 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift6_op_net_x2),
    .in2(shift4_op_net_x5),
    .in3(shift4_op_net_x3),
    .in4(shift4_op_net_x16),
    .in5(shift4_op_net_x6),
    .in6(delay21_q_net_x0),
    .in7(delay23_q_net_x0),
    .in8(delay20_q_net_x0),
    .out1(addsub5_s_net_x44)
  );

  y2_calc1_module_b9fe7ab17a  y2_calc3_e3b355d95c (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift5_op_net_x5),
    .in2(shift5_op_net_x12),
    .in3(shift5_op_net_x9),
    .in4(shift5_op_net_x19),
    .in5(shift8_op_net_x16),
    .in6(delay25_q_net_x0),
    .in7(delay27_q_net_x0),
    .in8(delay24_q_net_x0),
    .out1(addsub5_s_net_x45)
  );

  y2_calc_module_fb831e70d6  y2_calc4_ae003392a6 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift6_op_net_x3),
    .in2(shift4_op_net_x13),
    .in3(shift4_op_net_x8),
    .in4(shift4_op_net_x10),
    .in5(shift4_op_net_x16),
    .in6(delay33_q_net_x0),
    .in7(delay35_q_net_x0),
    .in8(delay32_q_net_x0),
    .out1(addsub5_s_net_x46)
  );

  y2_calc1_module_b9fe7ab17a  y2_calc5_c4371dd778 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift5_op_net_x6),
    .in2(shift5_op_net_x15),
    .in3(shift5_op_net_x8),
    .in4(shift5_op_net_x11),
    .in5(shift8_op_net_x19),
    .in6(delay37_q_net_x0),
    .in7(delay39_q_net_x0),
    .in8(delay36_q_net_x0),
    .out1(addsub5_s_net_x47)
  );

  y2_calc_module_fb831e70d6  y2_calc6_d85b7019e5 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift6_op_net_x4),
    .in2(shift4_op_net_x15),
    .in3(shift4_op_net_x12),
    .in4(shift4_op_net_x11),
    .in5(shift4_op_net_x10),
    .in6(shift4_op_net_x14),
    .in7(delay47_q_net_x0),
    .in8(delay44_q_net_x0),
    .out1(addsub5_s_net_x48)
  );

  y2_calc1_module_b9fe7ab17a  y2_calc7_848d279d30 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift5_op_net_x7),
    .in2(shift5_op_net_x18),
    .in3(shift5_op_net_x14),
    .in4(shift5_op_net_x13),
    .in5(shift8_op_net_x11),
    .in6(shift8_op_net_x17),
    .in7(delay51_q_net_x0),
    .in8(delay48_q_net_x0),
    .out1(addsub5_s_net_x49)
  );

  y2_calc_module_fb831e70d6  y2_calc_fb831e70d6 (
    .ce_1(ce_1_sg_x203),
    .clk_1(clk_1_sg_x203),
    .in1(shift6_op_net_x1),
    .in2(shift4_op_net_x4),
    .in3(shift4_op_net_x14),
    .in4(shift4_op_net_x6),
    .in5(delay13_q_net_x0),
    .in6(delay12_q_net_x0),
    .in7(delay14_q_net_x0),
    .in8(delay11_q_net_x0),
    .out1(addsub5_s_net_x42)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X4FIR Filter1/c0"

module c0_module_8c7fb17193 (
  ce_1,
  clk_1,
  din,
  dout
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] din;
  output [18:0] dout;

  wire [20:0] addsub_s_net;
  wire [0:0] ce_1_sg_x233;
  wire [0:0] clk_1_sg_x233;
  wire [18:0] convert1_dout_net_x0;
  wire [20:0] convert_dout_net;
  wire [15:0] delay9_q_net_x0;
  wire [15:0] delay_q_net;
  wire [20:0] shift1_op_net;
  wire [20:0] shift2_op_net;

  assign ce_1_sg_x233 = ce_1;
  assign clk_1_sg_x233 = clk_1;
  assign delay9_q_net_x0 = din;
  assign dout = convert1_dout_net_x0;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(20),
    .a_width(21),
    .b_arith(`xlSigned),
    .b_bin_pt(20),
    .b_width(21),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(22),
    .core_name0("addsb_11_0_82f1c5fd59d21ea0"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(22),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(20),
    .s_width(21))
  addsub (
    .a(convert_dout_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x233),
    .clk(clk_1_sg_x233),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(15),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(20),
    .dout_width(21),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x233),
    .clk(clk_1_sg_x233),
    .clr(1'b0),
    .din(delay_q_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(20),
    .din_width(21),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(19),
    .latency(1),
    .overflow(`xlWrap),
    .quantization(`xlRound))
  convert1 (
    .ce(ce_1_sg_x233),
    .clk(clk_1_sg_x233),
    .clr(1'b0),
    .din(shift2_op_net),
    .en(1'b1),
    .dout(convert1_dout_net_x0)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay (
    .ce(ce_1_sg_x233),
    .clk(clk_1_sg_x233),
    .d(delay9_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  shift_5d11edb312  shift1 (
    .ce(ce_1_sg_x233),
    .clk(clk_1_sg_x233),
    .clr(1'b0),
    .ip(convert_dout_net),
    .op(shift1_op_net)
  );

  shift_e97ef80d67  shift2 (
    .ce(ce_1_sg_x233),
    .clk(clk_1_sg_x233),
    .clr(1'b0),
    .ip(addsub_s_net),
    .op(shift2_op_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X4FIR Filter1/mult_general"

module mult_general_module_9393106193 (
  c1_x,
  c2_x,
  c3_x,
  ce_1,
  clk_1,
  din
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] din;
  output [18:0] c1_x;
  output [18:0] c2_x;
  output [18:0] c3_x;

  wire [16:0] addsub1_s_net;
  wire [17:0] addsub2_s_net;
  wire [14:0] addsub3_s_net;
  wire [0:0] ce_1_sg_x234;
  wire [0:0] clk_1_sg_x234;
  wire [16:0] convert1_dout_net;
  wire [14:0] convert2_dout_net;
  wire [17:0] convert3_dout_net;
  wire [18:0] convert4_dout_net;
  wire [18:0] convert5_dout_net;
  wire [18:0] convert6_dout_net;
  wire [6:0] convert7_dout_net;
  wire [8:0] convert8_dout_net;
  wire [9:0] convert9_dout_net;
  wire [8:0] convert_dout_net;
  wire [15:0] delay9_q_net_x1;
  wire [22:0] delay_q_net;
  wire [6:0] lsb1_y_net;
  wire [8:0] reinterpret10_output_port_net;
  wire [6:0] reinterpret11_output_port_net;
  wire [8:0] reinterpret1_output_port_net;
  wire [14:0] reinterpret2_output_port_net;
  wire [6:0] reinterpret3_output_port_net;
  wire [9:0] reinterpret4_output_port_net;
  wire [16:0] reinterpret5_output_port_net;
  wire [17:0] reinterpret6_output_port_net;
  wire [15:0] reinterpret9_output_port_net;
  wire [22:0] rom3_data_net;
  wire [49:0] rom_data_net;
  wire [14:0] shift1_op_net;
  wire [16:0] shift2_op_net;
  wire [17:0] shift3_op_net;
  wire [18:0] shift4_op_net_x0;
  wire [18:0] shift5_op_net_x0;
  wire [18:0] shift8_op_net_x0;
  wire [5:0] slice1_y_net;
  wire [16:0] slice2_y_net;
  wire [17:0] slice3_y_net;
  wire [7:0] slice4_y_net;
  wire [8:0] slice5_y_net;
  wire [14:0] slice_y_net;

  assign c1_x = shift8_op_net_x0;
  assign c2_x = shift4_op_net_x0;
  assign c3_x = shift5_op_net_x0;
  assign ce_1_sg_x234 = ce_1;
  assign clk_1_sg_x234 = clk_1;
  assign delay9_q_net_x1 = din;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(16),
    .a_width(17),
    .b_arith(`xlSigned),
    .b_bin_pt(16),
    .b_width(17),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(18),
    .core_name0("addsb_11_0_0e0e0a285ef7a16d"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(18),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(16),
    .s_width(17))
  addsub1 (
    .a(reinterpret5_output_port_net),
    .b(shift2_op_net),
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub2 (
    .a(reinterpret6_output_port_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(14),
    .a_width(15),
    .b_arith(`xlSigned),
    .b_bin_pt(14),
    .b_width(15),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(16),
    .core_name0("addsb_11_0_f392a1f2f071bf23"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(16),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(14),
    .s_width(15))
  addsub3 (
    .a(reinterpret2_output_port_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(7),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(9),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(reinterpret9_output_port_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(8),
    .din_width(9),
    .dout_arith(2),
    .dout_bin_pt(16),
    .dout_width(17),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(6),
    .din_width(7),
    .dout_arith(2),
    .dout_bin_pt(14),
    .dout_width(15),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(9),
    .din_width(10),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(reinterpret4_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(14),
    .din_width(15),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(16),
    .din_width(17),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(addsub1_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(17),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(6),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(7),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(slice1_y_net),
    .en(1'b1),
    .dout(convert7_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(8),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(9),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert8 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(slice4_y_net),
    .en(1'b1),
    .dout(convert8_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(9),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert9 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .din(slice5_y_net),
    .en(1'b1),
    .dout(convert9_dout_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(23))
  delay (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .d(rom3_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(6),
    .x_width(16),
    .y_width(7))
  lsb1 (
    .x(reinterpret9_output_port_net),
    .y(lsb1_y_net)
  );

  reinterpret_81e883cd82  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert8_dout_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_34f6390c19  reinterpret10 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert_dout_net),
    .output_port(reinterpret10_output_port_net)
  );

  reinterpret_016d92ab20  reinterpret11 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(lsb1_y_net),
    .output_port(reinterpret11_output_port_net)
  );

  reinterpret_6200c8761b  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice_y_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_8eee8341d8  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert7_dout_net),
    .output_port(reinterpret3_output_port_net)
  );

  reinterpret_fd8afbe046  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert9_dout_net),
    .output_port(reinterpret4_output_port_net)
  );

  reinterpret_79f2a2c095  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice2_y_net),
    .output_port(reinterpret5_output_port_net)
  );

  reinterpret_87da68fdf8  reinterpret6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice3_y_net),
    .output_port(reinterpret6_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay9_q_net_x1),
    .output_port(reinterpret9_output_port_net)
  );

  xlsprom_duc_16ch_341 #(

    .c_address_width(9),
    .c_width(50),
    .core_name0("bmg_72_b297e10d233cb875"),
    .latency(1))
  rom (
    .addr(reinterpret10_output_port_net),
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .en(1'b1),
    .rst(1'b0),
    .data(rom_data_net)
  );

  xlsprom_dist_duc_16ch_341 #(

    .addr_width(7),
    .c_address_width(7),
    .c_width(23),
    .core_name0("dmg_72_53c8fda674a6c63d"),
    .latency(1))
  rom3 (
    .addr(reinterpret11_output_port_net),
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .en(1'b1),
    .data(rom3_data_net)
  );

  shift_447ff429c9  shift1 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift1_op_net)
  );

  shift_0be5f5842d  shift2 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .ip(convert1_dout_net),
    .op(shift2_op_net)
  );

  shift_13f7182392  shift3 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_0b3d34a3d5  shift4 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift4_op_net_x0)
  );

  shift_091db5281e  shift5 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift5_op_net_x0)
  );

  shift_bc177199ac  shift8 (
    .ce(ce_1_sg_x234),
    .clk(clk_1_sg_x234),
    .clr(1'b0),
    .ip(convert4_dout_net),
    .op(shift8_op_net_x0)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(14),
    .x_width(50),
    .y_width(15))
  slice (
    .x(rom_data_net),
    .y(slice_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(5),
    .x_width(23),
    .y_width(6))
  slice1 (
    .x(delay_q_net),
    .y(slice1_y_net)
  );

  xlslice #(

    .new_lsb(15),
    .new_msb(31),
    .x_width(50),
    .y_width(17))
  slice2 (
    .x(rom_data_net),
    .y(slice2_y_net)
  );

  xlslice #(

    .new_lsb(32),
    .new_msb(49),
    .x_width(50),
    .y_width(18))
  slice3 (
    .x(rom_data_net),
    .y(slice3_y_net)
  );

  xlslice #(

    .new_lsb(6),
    .new_msb(13),
    .x_width(23),
    .y_width(8))
  slice4 (
    .x(delay_q_net),
    .y(slice4_y_net)
  );

  xlslice #(

    .new_lsb(14),
    .new_msb(22),
    .x_width(23),
    .y_width(9))
  slice5 (
    .x(delay_q_net),
    .y(slice5_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X4FIR Filter1/mult_general1"

module mult_general1_module_f0d6a56532 (
  c4_x,
  c5_x,
  c6_x,
  ce_1,
  clk_1,
  din
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] din;
  output [18:0] c4_x;
  output [18:0] c5_x;
  output [18:0] c6_x;

  wire [18:0] addsub1_s_net;
  wire [18:0] addsub2_s_net;
  wire [17:0] addsub3_s_net;
  wire [0:0] ce_1_sg_x235;
  wire [0:0] clk_1_sg_x235;
  wire [18:0] convert1_dout_net;
  wire [17:0] convert2_dout_net;
  wire [18:0] convert3_dout_net;
  wire [18:0] convert4_dout_net;
  wire [18:0] convert5_dout_net;
  wire [18:0] convert6_dout_net;
  wire [9:0] convert7_dout_net;
  wire [10:0] convert8_dout_net;
  wire [10:0] convert9_dout_net;
  wire [8:0] convert_dout_net;
  wire [28:0] delay_q_net_x0;
  wire [15:0] delay_q_net_x1;
  wire [6:0] lsb1_y_net;
  wire [8:0] reinterpret10_output_port_net;
  wire [6:0] reinterpret11_output_port_net;
  wire [10:0] reinterpret1_output_port_net;
  wire [17:0] reinterpret2_output_port_net;
  wire [9:0] reinterpret3_output_port_net;
  wire [10:0] reinterpret4_output_port_net;
  wire [18:0] reinterpret5_output_port_net;
  wire [18:0] reinterpret6_output_port_net;
  wire [15:0] reinterpret9_output_port_net;
  wire [28:0] rom3_data_net;
  wire [55:0] rom_data_net;
  wire [17:0] shift1_op_net;
  wire [18:0] shift2_op_net;
  wire [18:0] shift3_op_net;
  wire [18:0] shift4_op_net_x0;
  wire [18:0] shift5_op_net_x0;
  wire [18:0] shift8_op_net_x0;
  wire [8:0] slice1_y_net;
  wire [18:0] slice2_y_net;
  wire [18:0] slice3_y_net;
  wire [9:0] slice4_y_net;
  wire [9:0] slice5_y_net;
  wire [17:0] slice_y_net;

  assign c4_x = shift8_op_net_x0;
  assign c5_x = shift4_op_net_x0;
  assign c6_x = shift5_op_net_x0;
  assign ce_1_sg_x235 = ce_1;
  assign clk_1_sg_x235 = clk_1;
  assign delay_q_net_x1 = din;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub1 (
    .a(reinterpret5_output_port_net),
    .b(shift2_op_net),
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub2 (
    .a(reinterpret6_output_port_net),
    .b(shift3_op_net),
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(17),
    .a_width(18),
    .b_arith(`xlSigned),
    .b_bin_pt(17),
    .b_width(18),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(19),
    .core_name0("addsb_11_0_490e4beeb7992ef4"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(19),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(17),
    .s_width(18))
  addsub3 (
    .a(reinterpret2_output_port_net),
    .b(shift1_op_net),
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(7),
    .din_width(16),
    .dout_arith(2),
    .dout_bin_pt(0),
    .dout_width(9),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(reinterpret9_output_port_net),
    .en(1'b1),
    .dout(convert_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(10),
    .din_width(11),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(reinterpret1_output_port_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(9),
    .din_width(10),
    .dout_arith(2),
    .dout_bin_pt(17),
    .dout_width(18),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(reinterpret3_output_port_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(10),
    .din_width(11),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(reinterpret4_output_port_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(17),
    .din_width(18),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(addsub3_s_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(18),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert5 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(addsub1_s_net),
    .en(1'b1),
    .dout(convert5_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(18),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(18),
    .dout_width(19),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert6 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(addsub2_s_net),
    .en(1'b1),
    .dout(convert6_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(9),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(10),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert7 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(slice1_y_net),
    .en(1'b1),
    .dout(convert7_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(10),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(11),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert8 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(slice4_y_net),
    .en(1'b1),
    .dout(convert8_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(1),
    .din_bin_pt(0),
    .din_width(10),
    .dout_arith(1),
    .dout_bin_pt(0),
    .dout_width(11),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert9 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .din(slice5_y_net),
    .en(1'b1),
    .dout(convert9_dout_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(29))
  delay (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .d(rom3_data_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net_x0)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(6),
    .x_width(16),
    .y_width(7))
  lsb1 (
    .x(reinterpret9_output_port_net),
    .y(lsb1_y_net)
  );

  reinterpret_7fc77e4dea  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert8_dout_net),
    .output_port(reinterpret1_output_port_net)
  );

  reinterpret_34f6390c19  reinterpret10 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert_dout_net),
    .output_port(reinterpret10_output_port_net)
  );

  reinterpret_016d92ab20  reinterpret11 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(lsb1_y_net),
    .output_port(reinterpret11_output_port_net)
  );

  reinterpret_87da68fdf8  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice_y_net),
    .output_port(reinterpret2_output_port_net)
  );

  reinterpret_fd8afbe046  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert7_dout_net),
    .output_port(reinterpret3_output_port_net)
  );

  reinterpret_7fc77e4dea  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(convert9_dout_net),
    .output_port(reinterpret4_output_port_net)
  );

  reinterpret_888f8372ca  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice2_y_net),
    .output_port(reinterpret5_output_port_net)
  );

  reinterpret_888f8372ca  reinterpret6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(slice3_y_net),
    .output_port(reinterpret6_output_port_net)
  );

  reinterpret_81b71e1f8b  reinterpret9 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay_q_net_x1),
    .output_port(reinterpret9_output_port_net)
  );

  xlsprom_duc_16ch_341 #(

    .c_address_width(9),
    .c_width(56),
    .core_name0("bmg_72_a3b5d83d934b45b5"),
    .latency(1))
  rom (
    .addr(reinterpret10_output_port_net),
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .en(1'b1),
    .rst(1'b0),
    .data(rom_data_net)
  );

  xlsprom_dist_duc_16ch_341 #(

    .addr_width(7),
    .c_address_width(7),
    .c_width(29),
    .core_name0("dmg_72_9651f078ad2c9f1b"),
    .latency(1))
  rom3 (
    .addr(reinterpret11_output_port_net),
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .en(1'b1),
    .data(rom3_data_net)
  );

  shift_13f7182392  shift1 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .ip(convert2_dout_net),
    .op(shift1_op_net)
  );

  shift_ca62c0bb60  shift2 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .ip(convert1_dout_net),
    .op(shift2_op_net)
  );

  shift_ca62c0bb60  shift3 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .ip(convert3_dout_net),
    .op(shift3_op_net)
  );

  shift_c01ac94bc0  shift4 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .ip(convert5_dout_net),
    .op(shift4_op_net_x0)
  );

  shift_c01ac94bc0  shift5 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .ip(convert6_dout_net),
    .op(shift5_op_net_x0)
  );

  shift_091db5281e  shift8 (
    .ce(ce_1_sg_x235),
    .clk(clk_1_sg_x235),
    .clr(1'b0),
    .ip(convert4_dout_net),
    .op(shift8_op_net_x0)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(17),
    .x_width(56),
    .y_width(18))
  slice (
    .x(rom_data_net),
    .y(slice_y_net)
  );

  xlslice #(

    .new_lsb(0),
    .new_msb(8),
    .x_width(29),
    .y_width(9))
  slice1 (
    .x(delay_q_net_x0),
    .y(slice1_y_net)
  );

  xlslice #(

    .new_lsb(18),
    .new_msb(36),
    .x_width(56),
    .y_width(19))
  slice2 (
    .x(rom_data_net),
    .y(slice2_y_net)
  );

  xlslice #(

    .new_lsb(37),
    .new_msb(55),
    .x_width(56),
    .y_width(19))
  slice3 (
    .x(rom_data_net),
    .y(slice3_y_net)
  );

  xlslice #(

    .new_lsb(9),
    .new_msb(18),
    .x_width(29),
    .y_width(10))
  slice4 (
    .x(delay_q_net_x0),
    .y(slice4_y_net)
  );

  xlslice #(

    .new_lsb(19),
    .new_msb(28),
    .x_width(29),
    .y_width(10))
  slice5 (
    .x(delay_q_net_x0),
    .y(slice5_y_net)
  );
endmodule
// Generated from Simulink block "duc_16ch_341/X4FIR Filter1"

module x4fir_filter1_module_d5db126e54 (
  ce_1,
  clk_1,
  in1,
  out1,
  out2,
  out3,
  out4,
  valid_in
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] in1;
  input [0:0] valid_in;
  output [15:0] out1;
  output [15:0] out2;
  output [15:0] out3;
  output [15:0] out4;

  wire [18:0] addsub10_s_net;
  wire [18:0] addsub11_s_net;
  wire [18:0] addsub12_s_net;
  wire [18:0] addsub13_s_net;
  wire [18:0] addsub1_s_net;
  wire [18:0] addsub2_s_net;
  wire [18:0] addsub3_s_net;
  wire [18:0] addsub4_s_net;
  wire [18:0] addsub5_s_net;
  wire [18:0] addsub6_s_net;
  wire [18:0] addsub7_s_net;
  wire [18:0] addsub8_s_net;
  wire [18:0] addsub9_s_net;
  wire [0:0] ce_1_sg_x236;
  wire [0:0] clk_1_sg_x236;
  wire [18:0] constant_op_net;
  wire [15:0] convert1_dout_net;
  wire [18:0] convert1_dout_net_x0;
  wire [15:0] convert2_dout_net;
  wire [15:0] convert3_dout_net;
  wire [15:0] convert4_dout_net;
  wire [1:0] counter_op_net;
  wire [1:0] delay10_q_net;
  wire [1:0] delay11_q_net;
  wire [1:0] delay12_q_net;
  wire [15:0] delay13_q_net_x2;
  wire [15:0] delay14_q_net_x2;
  wire [15:0] delay15_q_net_x2;
  wire [18:0] delay16_q_net;
  wire [0:0] delay17_q_net_x1;
  wire [0:0] delay1_q_net;
  wire [15:0] delay1_q_net_x5;
  wire [18:0] delay2_q_net;
  wire [15:0] delay3_q_net;
  wire [15:0] delay4_q_net;
  wire [15:0] delay5_q_net;
  wire [18:0] delay6_q_net;
  wire [18:0] delay7_q_net;
  wire [18:0] delay8_q_net;
  wire [15:0] delay9_q_net_x1;
  wire [15:0] delay_q_net_x1;
  wire [15:0] mux1_y_net;
  wire [15:0] mux2_y_net;
  wire [15:0] mux3_y_net_x2;
  wire [15:0] mux_y_net;
  wire [18:0] shift4_op_net_x0;
  wire [18:0] shift4_op_net_x1;
  wire [18:0] shift5_op_net_x0;
  wire [18:0] shift5_op_net_x1;
  wire [18:0] shift8_op_net_x0;
  wire [18:0] shift8_op_net_x1;

  assign ce_1_sg_x236 = ce_1;
  assign clk_1_sg_x236 = clk_1;
  assign delay1_q_net_x5 = in1;
  assign out1 = delay15_q_net_x2;
  assign out2 = delay14_q_net_x2;
  assign out3 = delay13_q_net_x2;
  assign out4 = mux3_y_net_x2;
  assign delay17_q_net_x1 = valid_in;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub1 (
    .a(delay16_q_net),
    .b(shift4_op_net_x1),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub10 (
    .a(addsub9_s_net),
    .b(constant_op_net),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub10_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub11 (
    .a(addsub13_s_net),
    .b(constant_op_net),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub11_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub12 (
    .a(addsub2_s_net),
    .b(convert1_dout_net_x0),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub12_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub13 (
    .a(addsub1_s_net),
    .b(shift5_op_net_x0),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub13_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub2 (
    .a(addsub5_s_net),
    .b(shift8_op_net_x1),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub3 (
    .a(delay7_q_net),
    .b(shift4_op_net_x1),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub4 (
    .a(addsub3_s_net),
    .b(shift8_op_net_x0),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub5 (
    .a(delay6_q_net),
    .b(delay2_q_net),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub6 (
    .a(delay8_q_net),
    .b(shift5_op_net_x1),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub7 (
    .a(addsub12_s_net),
    .b(constant_op_net),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub7_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub8 (
    .a(addsub4_s_net),
    .b(constant_op_net),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub8_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(18),
    .a_width(19),
    .b_arith(`xlSigned),
    .b_bin_pt(18),
    .b_width(19),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(20),
    .core_name0("addsb_11_0_cfbd5258ba626a7a"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(20),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(18),
    .s_width(19))
  addsub9 (
    .a(addsub6_s_net),
    .b(shift4_op_net_x0),
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub9_s_net)
  );

  c0_module_8c7fb17193  c0_8c7fb17193 (
    .ce_1(ce_1_sg_x236),
    .clk_1(clk_1_sg_x236),
    .din(delay9_q_net_x1),
    .dout(convert1_dout_net_x0)
  );

  constant_c3c0af03bb  constant_x0 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .op(constant_op_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(18),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert1 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .din(addsub7_s_net),
    .en(1'b1),
    .dout(convert1_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(18),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert2 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .din(addsub10_s_net),
    .en(1'b1),
    .dout(convert2_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(18),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert3 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .din(addsub11_s_net),
    .en(1'b1),
    .dout(convert3_dout_net)
  );

  xlconvert #(

    .bool_conversion(0),
    .din_arith(2),
    .din_bin_pt(18),
    .din_width(19),
    .dout_arith(2),
    .dout_bin_pt(15),
    .dout_width(16),
    .latency(0),
    .overflow(`xlWrap),
    .quantization(`xlTruncate))
  convert4 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .din(addsub8_s_net),
    .en(1'b1),
    .dout(convert4_dout_net)
  );

  xlcounter_free_duc_16ch_341 #(

    .core_name0("cntr_11_0_76451075d188e63f"),
    .op_arith(`xlUnsigned),
    .op_width(2))
  counter (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .en(1'b1),
    .rst(delay1_q_net),
    .op(counter_op_net)
  );

  xldelay #(

    .latency(3),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(delay9_q_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net_x1)
  );

  xldelay #(

    .latency(20),
    .reg_retiming(0),
    .reset(0),
    .width(1))
  delay1 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(delay17_q_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay10 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(counter_op_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay10_q_net)
  );

  xldelay #(

    .latency(3),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay11 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(counter_op_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay11_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(2))
  delay12 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(counter_op_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay12_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay13 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(mux2_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay13_q_net_x2)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay14 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(mux1_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay14_q_net_x2)
  );

  xldelay #(

    .latency(3),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay15 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(mux_y_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay15_q_net_x2)
  );

  xldelay #(

    .latency(7),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay16 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(shift8_op_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay16_q_net)
  );

  xldelay #(

    .latency(3),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay2 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(shift8_op_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay3 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(convert4_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay3_q_net)
  );

  xldelay #(

    .latency(2),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay4 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(convert2_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay4_q_net)
  );

  xldelay #(

    .latency(3),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay5 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(convert3_dout_net),
    .en(1'b1),
    .rst(1'b1),
    .q(delay5_q_net)
  );

  xldelay #(

    .latency(10),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay6 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(convert1_dout_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay6_q_net)
  );

  xldelay #(

    .latency(7),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay7 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(shift5_op_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay7_q_net)
  );

  xldelay #(

    .latency(7),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay8 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(shift4_op_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay8_q_net)
  );

  xldelay #(

    .latency(3),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay9 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .d(delay1_q_net_x5),
    .en(1'b1),
    .rst(1'b1),
    .q(delay9_q_net_x1)
  );

  mult_general1_module_f0d6a56532  mult_general1_f0d6a56532 (
    .ce_1(ce_1_sg_x236),
    .clk_1(clk_1_sg_x236),
    .din(delay_q_net_x1),
    .c4_x(shift8_op_net_x1),
    .c5_x(shift4_op_net_x1),
    .c6_x(shift5_op_net_x1)
  );

  mult_general_module_9393106193  mult_general_9393106193 (
    .ce_1(ce_1_sg_x236),
    .clk_1(clk_1_sg_x236),
    .din(delay9_q_net_x1),
    .c1_x(shift8_op_net_x0),
    .c2_x(shift4_op_net_x0),
    .c3_x(shift5_op_net_x0)
  );

  mux_a6eee4b271  mux (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .d0(convert1_dout_net),
    .d1(delay3_q_net),
    .d2(delay4_q_net),
    .d3(delay5_q_net),
    .sel(counter_op_net),
    .y(mux_y_net)
  );

  mux_a6eee4b271  mux1 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .d0(convert1_dout_net),
    .d1(delay3_q_net),
    .d2(delay4_q_net),
    .d3(delay5_q_net),
    .sel(delay12_q_net),
    .y(mux1_y_net)
  );

  mux_a6eee4b271  mux2 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .d0(convert1_dout_net),
    .d1(delay3_q_net),
    .d2(delay4_q_net),
    .d3(delay5_q_net),
    .sel(delay10_q_net),
    .y(mux2_y_net)
  );

  mux_a6eee4b271  mux3 (
    .ce(ce_1_sg_x236),
    .clk(clk_1_sg_x236),
    .clr(1'b0),
    .d0(convert1_dout_net),
    .d1(delay3_q_net),
    .d2(delay4_q_net),
    .d3(delay5_q_net),
    .sel(delay11_q_net),
    .y(mux3_y_net_x2)
  );
endmodule
// Generated from Simulink block "duc_16ch_341"

(* core_generation_info = "duc_16ch_341,sysgen_core,{clock_period=2.92900000,clocking=Clock_Enables,compilation=HDL_Netlist,sample_periods=1.00000000000,testbench=0,total_blocks=8029,xilinx_accumulator_block=16,xilinx_adder_subtracter_block=738,xilinx_binary_shift_operator_block=524,xilinx_bit_slice_extractor_block=370,xilinx_bus_concatenator_block=6,xilinx_bus_multiplexer_block=64,xilinx_constant_block_block=277,xilinx_counter_block=25,xilinx_delay_block=684,xilinx_dsp48e1_block=191,xilinx_dual_port_random_access_memory_block=22,xilinx_fdatool_interface_block=6,xilinx_gateway_in_block=79,xilinx_gateway_out_block=20,xilinx_instruction_block_block=127,xilinx_inverter_block=9,xilinx_logical_block_block=8,xilinx_register_block=96,xilinx_single_port_read_only_memory_block=126,xilinx_system_generator_block=1,xilinx_type_converter_block=1182,xilinx_type_reinterpreter_block=951,}" *)
module duc_16ch_341 (
  ce_1,
  clk_1,
  din1,
  din2,
  ena_b0c0,
  ena_b0c1,
  ena_b0c10,
  ena_b0c11,
  ena_b0c12,
  ena_b0c13,
  ena_b0c14,
  ena_b0c15,
  ena_b0c2,
  ena_b0c3,
  ena_b0c4,
  ena_b0c5,
  ena_b0c6,
  ena_b0c7,
  ena_b0c8,
  ena_b0c9,
  ena_b1c0,
  ena_b1c1,
  ena_b1c10,
  ena_b1c11,
  ena_b1c12,
  ena_b1c13,
  ena_b1c14,
  ena_b1c15,
  ena_b1c2,
  ena_b1c3,
  ena_b1c4,
  ena_b1c5,
  ena_b1c6,
  ena_b1c7,
  ena_b1c8,
  ena_b1c9,
  ena_b2c0,
  ena_b2c1,
  ena_b2c10,
  ena_b2c11,
  ena_b2c12,
  ena_b2c13,
  ena_b2c14,
  ena_b2c15,
  ena_b2c2,
  ena_b2c3,
  ena_b2c4,
  ena_b2c5,
  ena_b2c6,
  ena_b2c7,
  ena_b2c8,
  ena_b2c9,
  freq_word0,
  freq_word1,
  freq_word10,
  freq_word11,
  freq_word12,
  freq_word13,
  freq_word14,
  freq_word15,
  freq_word2,
  freq_word24,
  freq_word25,
  freq_word26,
  freq_word27,
  freq_word28,
  freq_word29,
  freq_word3,
  freq_word30,
  freq_word31,
  freq_word32,
  freq_word33,
  freq_word34,
  freq_word35,
  freq_word4,
  freq_word5,
  freq_word6,
  freq_word7,
  freq_word8,
  freq_word9,
  iout0,
  iout1,
  iout10,
  iout11,
  iout2,
  iout3,
  iout4,
  iout5,
  iout6,
  iout7,
  iout8,
  iout9,
  rst
);

  input [0:0] ce_1;
  input [0:0] clk_1;
  input [15:0] din1;
  input [15:0] din2;
  input [0:0] ena_b0c0;
  input [0:0] ena_b0c1;
  input [0:0] ena_b0c10;
  input [0:0] ena_b0c11;
  input [0:0] ena_b0c12;
  input [0:0] ena_b0c13;
  input [0:0] ena_b0c14;
  input [0:0] ena_b0c15;
  input [0:0] ena_b0c2;
  input [0:0] ena_b0c3;
  input [0:0] ena_b0c4;
  input [0:0] ena_b0c5;
  input [0:0] ena_b0c6;
  input [0:0] ena_b0c7;
  input [0:0] ena_b0c8;
  input [0:0] ena_b0c9;
  input [0:0] ena_b1c0;
  input [0:0] ena_b1c1;
  input [0:0] ena_b1c10;
  input [0:0] ena_b1c11;
  input [0:0] ena_b1c12;
  input [0:0] ena_b1c13;
  input [0:0] ena_b1c14;
  input [0:0] ena_b1c15;
  input [0:0] ena_b1c2;
  input [0:0] ena_b1c3;
  input [0:0] ena_b1c4;
  input [0:0] ena_b1c5;
  input [0:0] ena_b1c6;
  input [0:0] ena_b1c7;
  input [0:0] ena_b1c8;
  input [0:0] ena_b1c9;
  input [0:0] ena_b2c0;
  input [0:0] ena_b2c1;
  input [0:0] ena_b2c10;
  input [0:0] ena_b2c11;
  input [0:0] ena_b2c12;
  input [0:0] ena_b2c13;
  input [0:0] ena_b2c14;
  input [0:0] ena_b2c15;
  input [0:0] ena_b2c2;
  input [0:0] ena_b2c3;
  input [0:0] ena_b2c4;
  input [0:0] ena_b2c5;
  input [0:0] ena_b2c6;
  input [0:0] ena_b2c7;
  input [0:0] ena_b2c8;
  input [0:0] ena_b2c9;
  input [9:0] freq_word0;
  input [9:0] freq_word1;
  input [9:0] freq_word10;
  input [9:0] freq_word11;
  input [9:0] freq_word12;
  input [9:0] freq_word13;
  input [9:0] freq_word14;
  input [9:0] freq_word15;
  input [9:0] freq_word2;
  input [9:0] freq_word24;
  input [9:0] freq_word25;
  input [9:0] freq_word26;
  input [9:0] freq_word27;
  input [9:0] freq_word28;
  input [9:0] freq_word29;
  input [9:0] freq_word3;
  input [9:0] freq_word30;
  input [9:0] freq_word31;
  input [9:0] freq_word32;
  input [9:0] freq_word33;
  input [9:0] freq_word34;
  input [9:0] freq_word35;
  input [9:0] freq_word4;
  input [9:0] freq_word5;
  input [9:0] freq_word6;
  input [9:0] freq_word7;
  input [9:0] freq_word8;
  input [9:0] freq_word9;
  input [0:0] rst;
  output [13:0] iout0;
  output [13:0] iout1;
  output [13:0] iout10;
  output [13:0] iout11;
  output [13:0] iout2;
  output [13:0] iout3;
  output [13:0] iout4;
  output [13:0] iout5;
  output [13:0] iout6;
  output [13:0] iout7;
  output [13:0] iout8;
  output [13:0] iout9;

  wire [15:0] addsub10_s_net;
  wire [15:0] addsub11_s_net_x0;
  wire [15:0] addsub12_s_net;
  wire [15:0] addsub13_s_net_x0;
  wire [15:0] addsub14_s_net;
  wire [15:0] addsub15_s_net_x0;
  wire [15:0] addsub1_s_net_x0;
  wire [15:0] addsub1_s_net_x2;
  wire [15:0] addsub1_s_net_x3;
  wire [15:0] addsub1_s_net_x4;
  wire [15:0] addsub1_s_net_x5;
  wire [15:0] addsub2_s_net;
  wire [15:0] addsub3_s_net_x0;
  wire [15:0] addsub3_s_net_x10;
  wire [15:0] addsub3_s_net_x11;
  wire [15:0] addsub3_s_net_x12;
  wire [15:0] addsub3_s_net_x13;
  wire [15:0] addsub3_s_net_x14;
  wire [15:0] addsub3_s_net_x15;
  wire [15:0] addsub3_s_net_x16;
  wire [15:0] addsub3_s_net_x17;
  wire [15:0] addsub3_s_net_x6;
  wire [15:0] addsub3_s_net_x7;
  wire [15:0] addsub3_s_net_x8;
  wire [15:0] addsub3_s_net_x9;
  wire [18:0] addsub42_s_net_x0;
  wire [18:0] addsub42_s_net_x1;
  wire [18:0] addsub42_s_net_x2;
  wire [18:0] addsub43_s_net_x0;
  wire [18:0] addsub43_s_net_x1;
  wire [18:0] addsub43_s_net_x2;
  wire [15:0] addsub4_s_net;
  wire [15:0] addsub5_s_net_x0;
  wire [17:0] addsub5_s_net_x38;
  wire [17:0] addsub5_s_net_x39;
  wire [17:0] addsub5_s_net_x40;
  wire [17:0] addsub5_s_net_x41;
  wire [17:0] addsub5_s_net_x42;
  wire [17:0] addsub5_s_net_x43;
  wire [17:0] addsub5_s_net_x44;
  wire [17:0] addsub5_s_net_x45;
  wire [17:0] addsub5_s_net_x46;
  wire [17:0] addsub5_s_net_x47;
  wire [17:0] addsub5_s_net_x48;
  wire [17:0] addsub5_s_net_x49;
  wire [17:0] addsub5_s_net_x50;
  wire [17:0] addsub5_s_net_x51;
  wire [17:0] addsub5_s_net_x52;
  wire [17:0] addsub5_s_net_x53;
  wire [17:0] addsub5_s_net_x54;
  wire [17:0] addsub5_s_net_x55;
  wire [17:0] addsub5_s_net_x56;
  wire [17:0] addsub5_s_net_x57;
  wire [17:0] addsub5_s_net_x58;
  wire [17:0] addsub5_s_net_x59;
  wire [17:0] addsub5_s_net_x60;
  wire [17:0] addsub5_s_net_x61;
  wire [15:0] addsub6_s_net;
  wire [15:0] addsub7_s_net_x0;
  wire [15:0] addsub8_s_net;
  wire [15:0] addsub9_s_net_x0;
  wire [15:0] addsub_s_net;
  wire [0:0] ce_1_sg_x265;
  wire [0:0] clk_1_sg_x265;
  wire [15:0] convert3_dout_net_x3;
  wire [15:0] convert3_dout_net_x4;
  wire [15:0] convert3_dout_net_x5;
  wire [15:0] convert3_dout_net_x6;
  wire [15:0] convert3_dout_net_x7;
  wire [15:0] convert3_dout_net_x8;
  wire [15:0] convert4_dout_net_x48;
  wire [15:0] convert4_dout_net_x49;
  wire [15:0] convert4_dout_net_x50;
  wire [15:0] convert4_dout_net_x51;
  wire [15:0] convert4_dout_net_x52;
  wire [15:0] convert4_dout_net_x53;
  wire [15:0] convert4_dout_net_x54;
  wire [15:0] convert4_dout_net_x55;
  wire [15:0] convert4_dout_net_x56;
  wire [15:0] convert4_dout_net_x57;
  wire [15:0] convert4_dout_net_x58;
  wire [15:0] convert4_dout_net_x59;
  wire [15:0] convert4_dout_net_x60;
  wire [15:0] convert4_dout_net_x61;
  wire [15:0] convert4_dout_net_x62;
  wire [15:0] convert4_dout_net_x63;
  wire [15:0] convert5_dout_net_x48;
  wire [15:0] convert5_dout_net_x49;
  wire [15:0] convert5_dout_net_x50;
  wire [15:0] convert5_dout_net_x51;
  wire [15:0] convert5_dout_net_x52;
  wire [15:0] convert5_dout_net_x53;
  wire [15:0] convert5_dout_net_x54;
  wire [15:0] convert5_dout_net_x55;
  wire [15:0] convert5_dout_net_x56;
  wire [15:0] convert5_dout_net_x57;
  wire [15:0] convert5_dout_net_x58;
  wire [15:0] convert5_dout_net_x59;
  wire [15:0] convert5_dout_net_x60;
  wire [15:0] convert5_dout_net_x61;
  wire [15:0] convert5_dout_net_x62;
  wire [15:0] convert5_dout_net_x63;
  wire [15:0] delay10_q_net_x2;
  wire [15:0] delay11_q_net_x2;
  wire [15:0] delay12_q_net_x2;
  wire [15:0] delay13_q_net_x10;
  wire [15:0] delay13_q_net_x2;
  wire [15:0] delay13_q_net_x3;
  wire [15:0] delay13_q_net_x4;
  wire [15:0] delay13_q_net_x5;
  wire [15:0] delay13_q_net_x6;
  wire [15:0] delay13_q_net_x7;
  wire [15:0] delay13_q_net_x8;
  wire [15:0] delay13_q_net_x9;
  wire [15:0] delay14_q_net_x10;
  wire [15:0] delay14_q_net_x2;
  wire [15:0] delay14_q_net_x3;
  wire [15:0] delay14_q_net_x4;
  wire [15:0] delay14_q_net_x5;
  wire [15:0] delay14_q_net_x6;
  wire [15:0] delay14_q_net_x7;
  wire [15:0] delay14_q_net_x8;
  wire [15:0] delay14_q_net_x9;
  wire [15:0] delay15_q_net_x0;
  wire [15:0] delay15_q_net_x1;
  wire [15:0] delay15_q_net_x10;
  wire [15:0] delay15_q_net_x11;
  wire [15:0] delay15_q_net_x12;
  wire [15:0] delay15_q_net_x13;
  wire [15:0] delay15_q_net_x14;
  wire [15:0] delay15_q_net_x2;
  wire [15:0] delay15_q_net_x3;
  wire [15:0] delay15_q_net_x4;
  wire [15:0] delay15_q_net_x5;
  wire [15:0] delay15_q_net_x6;
  wire [15:0] delay15_q_net_x7;
  wire [15:0] delay15_q_net_x8;
  wire [15:0] delay15_q_net_x9;
  wire [15:0] delay16_q_net_x0;
  wire [15:0] delay16_q_net_x1;
  wire [15:0] delay16_q_net_x2;
  wire [15:0] delay16_q_net_x3;
  wire [15:0] delay16_q_net_x4;
  wire [15:0] delay16_q_net_x5;
  wire [0:0] delay17_q_net_x4;
  wire [0:0] delay17_q_net_x5;
  wire [15:0] delay1_q_net;
  wire [15:0] delay1_q_net_x10;
  wire [15:0] delay1_q_net_x11;
  wire [15:0] delay1_q_net_x12;
  wire [15:0] delay1_q_net_x13;
  wire [15:0] delay1_q_net_x14;
  wire [15:0] delay1_q_net_x2;
  wire [15:0] delay1_q_net_x3;
  wire [15:0] delay1_q_net_x5;
  wire [15:0] delay1_q_net_x6;
  wire [15:0] delay1_q_net_x7;
  wire [15:0] delay1_q_net_x8;
  wire [15:0] delay1_q_net_x9;
  wire [15:0] delay24_q_net_x2;
  wire [15:0] delay25_q_net_x2;
  wire [15:0] delay26_q_net_x2;
  wire [15:0] delay27_q_net_x2;
  wire [15:0] delay28_q_net_x2;
  wire [15:0] delay29_q_net_x2;
  wire [15:0] delay2_q_net;
  wire [15:0] delay30_q_net_x2;
  wire [15:0] delay31_q_net_x2;
  wire [0:0] delay34_q_net_x2;
  wire [15:0] delay3_q_net;
  wire [15:0] delay3_q_net_x0;
  wire [15:0] delay3_q_net_x1;
  wire [15:0] delay3_q_net_x2;
  wire [15:0] delay3_q_net_x3;
  wire [15:0] delay3_q_net_x4;
  wire [15:0] delay3_q_net_x5;
  wire [18:0] delay45_q_net;
  wire [18:0] delay46_q_net;
  wire [18:0] delay47_q_net;
  wire [18:0] delay48_q_net;
  wire [18:0] delay49_q_net;
  wire [15:0] delay4_q_net;
  wire [18:0] delay50_q_net;
  wire [15:0] delay5_q_net;
  wire [15:0] delay6_q_net;
  wire [15:0] delay7_q_net;
  wire [15:0] delay7_q_net_x0;
  wire [15:0] delay7_q_net_x1;
  wire [15:0] delay7_q_net_x2;
  wire [15:0] delay7_q_net_x3;
  wire [15:0] delay7_q_net_x4;
  wire [15:0] delay7_q_net_x5;
  wire [15:0] delay8_q_net_x2;
  wire [15:0] delay9_q_net_x2;
  wire [15:0] delay_q_net;
  wire [15:0] delay_q_net_x3;
  wire [15:0] delay_q_net_x5;
  wire [15:0] delay_q_net_x6;
  wire [15:0] delay_q_net_x7;
  wire [15:0] delay_q_net_x8;
  wire [15:0] delay_q_net_x9;
  wire [15:0] din1_net;
  wire [15:0] din2_net;
  wire [0:0] ena_b0c0_net;
  wire [0:0] ena_b0c10_net;
  wire [0:0] ena_b0c11_net;
  wire [0:0] ena_b0c12_net;
  wire [0:0] ena_b0c13_net;
  wire [0:0] ena_b0c14_net;
  wire [0:0] ena_b0c15_net;
  wire [0:0] ena_b0c1_net;
  wire [0:0] ena_b0c2_net;
  wire [0:0] ena_b0c3_net;
  wire [0:0] ena_b0c4_net;
  wire [0:0] ena_b0c5_net;
  wire [0:0] ena_b0c6_net;
  wire [0:0] ena_b0c7_net;
  wire [0:0] ena_b0c8_net;
  wire [0:0] ena_b0c9_net;
  wire [0:0] ena_b1c0_net;
  wire [0:0] ena_b1c10_net;
  wire [0:0] ena_b1c11_net;
  wire [0:0] ena_b1c12_net;
  wire [0:0] ena_b1c13_net;
  wire [0:0] ena_b1c14_net;
  wire [0:0] ena_b1c15_net;
  wire [0:0] ena_b1c1_net;
  wire [0:0] ena_b1c2_net;
  wire [0:0] ena_b1c3_net;
  wire [0:0] ena_b1c4_net;
  wire [0:0] ena_b1c5_net;
  wire [0:0] ena_b1c6_net;
  wire [0:0] ena_b1c7_net;
  wire [0:0] ena_b1c8_net;
  wire [0:0] ena_b1c9_net;
  wire [0:0] ena_b2c0_net;
  wire [0:0] ena_b2c10_net;
  wire [0:0] ena_b2c11_net;
  wire [0:0] ena_b2c12_net;
  wire [0:0] ena_b2c13_net;
  wire [0:0] ena_b2c14_net;
  wire [0:0] ena_b2c15_net;
  wire [0:0] ena_b2c1_net;
  wire [0:0] ena_b2c2_net;
  wire [0:0] ena_b2c3_net;
  wire [0:0] ena_b2c4_net;
  wire [0:0] ena_b2c5_net;
  wire [0:0] ena_b2c6_net;
  wire [0:0] ena_b2c7_net;
  wire [0:0] ena_b2c8_net;
  wire [0:0] ena_b2c9_net;
  wire [9:0] freq_word0_net;
  wire [9:0] freq_word10_net;
  wire [9:0] freq_word11_net;
  wire [9:0] freq_word12_net;
  wire [9:0] freq_word13_net;
  wire [9:0] freq_word14_net;
  wire [9:0] freq_word15_net;
  wire [9:0] freq_word1_net;
  wire [9:0] freq_word24_net;
  wire [9:0] freq_word25_net;
  wire [9:0] freq_word26_net;
  wire [9:0] freq_word27_net;
  wire [9:0] freq_word28_net;
  wire [9:0] freq_word29_net;
  wire [9:0] freq_word2_net;
  wire [9:0] freq_word30_net;
  wire [9:0] freq_word31_net;
  wire [9:0] freq_word32_net;
  wire [9:0] freq_word33_net;
  wire [9:0] freq_word34_net;
  wire [9:0] freq_word35_net;
  wire [9:0] freq_word3_net;
  wire [9:0] freq_word4_net;
  wire [9:0] freq_word5_net;
  wire [9:0] freq_word6_net;
  wire [9:0] freq_word7_net;
  wire [9:0] freq_word8_net;
  wire [9:0] freq_word9_net;
  wire [13:0] iout0_net;
  wire [13:0] iout10_net;
  wire [13:0] iout11_net;
  wire [13:0] iout1_net;
  wire [13:0] iout2_net;
  wire [13:0] iout3_net;
  wire [13:0] iout4_net;
  wire [13:0] iout5_net;
  wire [13:0] iout6_net;
  wire [13:0] iout7_net;
  wire [13:0] iout8_net;
  wire [13:0] iout9_net;
  wire [15:0] mux3_y_net_x2;
  wire [15:0] mux3_y_net_x3;
  wire [15:0] mux3_y_net_x4;
  wire [15:0] mux3_y_net_x5;
  wire [15:0] mux3_y_net_x6;
  wire [15:0] mux3_y_net_x7;
  wire [15:0] mux3_y_net_x8;
  wire [15:0] mux3_y_net_x9;
  wire [18:0] reinterpret1_output_port_net_x1;
  wire [18:0] reinterpret2_output_port_net_x1;
  wire [18:0] reinterpret3_output_port_net_x1;
  wire [18:0] reinterpret4_output_port_net_x1;
  wire [18:0] reinterpret5_output_port_net_x1;
  wire [18:0] reinterpret6_output_port_net_x1;
  wire [0:0] rst_net;

  assign ce_1_sg_x265 = ce_1;
  assign clk_1_sg_x265 = clk_1;
  assign din1_net = din1;
  assign din2_net = din2;
  assign ena_b0c0_net = ena_b0c0;
  assign ena_b0c1_net = ena_b0c1;
  assign ena_b0c10_net = ena_b0c10;
  assign ena_b0c11_net = ena_b0c11;
  assign ena_b0c12_net = ena_b0c12;
  assign ena_b0c13_net = ena_b0c13;
  assign ena_b0c14_net = ena_b0c14;
  assign ena_b0c15_net = ena_b0c15;
  assign ena_b0c2_net = ena_b0c2;
  assign ena_b0c3_net = ena_b0c3;
  assign ena_b0c4_net = ena_b0c4;
  assign ena_b0c5_net = ena_b0c5;
  assign ena_b0c6_net = ena_b0c6;
  assign ena_b0c7_net = ena_b0c7;
  assign ena_b0c8_net = ena_b0c8;
  assign ena_b0c9_net = ena_b0c9;
  assign ena_b1c0_net = ena_b1c0;
  assign ena_b1c1_net = ena_b1c1;
  assign ena_b1c10_net = ena_b1c10;
  assign ena_b1c11_net = ena_b1c11;
  assign ena_b1c12_net = ena_b1c12;
  assign ena_b1c13_net = ena_b1c13;
  assign ena_b1c14_net = ena_b1c14;
  assign ena_b1c15_net = ena_b1c15;
  assign ena_b1c2_net = ena_b1c2;
  assign ena_b1c3_net = ena_b1c3;
  assign ena_b1c4_net = ena_b1c4;
  assign ena_b1c5_net = ena_b1c5;
  assign ena_b1c6_net = ena_b1c6;
  assign ena_b1c7_net = ena_b1c7;
  assign ena_b1c8_net = ena_b1c8;
  assign ena_b1c9_net = ena_b1c9;
  assign ena_b2c0_net = ena_b2c0;
  assign ena_b2c1_net = ena_b2c1;
  assign ena_b2c10_net = ena_b2c10;
  assign ena_b2c11_net = ena_b2c11;
  assign ena_b2c12_net = ena_b2c12;
  assign ena_b2c13_net = ena_b2c13;
  assign ena_b2c14_net = ena_b2c14;
  assign ena_b2c15_net = ena_b2c15;
  assign ena_b2c2_net = ena_b2c2;
  assign ena_b2c3_net = ena_b2c3;
  assign ena_b2c4_net = ena_b2c4;
  assign ena_b2c5_net = ena_b2c5;
  assign ena_b2c6_net = ena_b2c6;
  assign ena_b2c7_net = ena_b2c7;
  assign ena_b2c8_net = ena_b2c8;
  assign ena_b2c9_net = ena_b2c9;
  assign freq_word0_net = freq_word0;
  assign freq_word1_net = freq_word1;
  assign freq_word10_net = freq_word10;
  assign freq_word11_net = freq_word11;
  assign freq_word12_net = freq_word12;
  assign freq_word13_net = freq_word13;
  assign freq_word14_net = freq_word14;
  assign freq_word15_net = freq_word15;
  assign freq_word2_net = freq_word2;
  assign freq_word24_net = freq_word24;
  assign freq_word25_net = freq_word25;
  assign freq_word26_net = freq_word26;
  assign freq_word27_net = freq_word27;
  assign freq_word28_net = freq_word28;
  assign freq_word29_net = freq_word29;
  assign freq_word3_net = freq_word3;
  assign freq_word30_net = freq_word30;
  assign freq_word31_net = freq_word31;
  assign freq_word32_net = freq_word32;
  assign freq_word33_net = freq_word33;
  assign freq_word34_net = freq_word34;
  assign freq_word35_net = freq_word35;
  assign freq_word4_net = freq_word4;
  assign freq_word5_net = freq_word5;
  assign freq_word6_net = freq_word6;
  assign freq_word7_net = freq_word7;
  assign freq_word8_net = freq_word8;
  assign freq_word9_net = freq_word9;
  assign iout0 = iout0_net;
  assign iout1 = iout1_net;
  assign iout10 = iout10_net;
  assign iout11 = iout11_net;
  assign iout2 = iout2_net;
  assign iout3 = iout3_net;
  assign iout4 = iout4_net;
  assign iout5 = iout5_net;
  assign iout6 = iout6_net;
  assign iout7 = iout7_net;
  assign iout8 = iout8_net;
  assign iout9 = iout9_net;
  assign rst_net = rst;


  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub (
    .a(addsub1_s_net_x4),
    .b(addsub1_s_net_x2),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub1 (
    .a(addsub_s_net),
    .b(delay_q_net),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub1_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub10 (
    .a(addsub3_s_net_x15),
    .b(addsub3_s_net_x9),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub10_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub11 (
    .a(addsub10_s_net),
    .b(delay5_q_net),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub11_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub12 (
    .a(addsub3_s_net_x16),
    .b(addsub3_s_net_x10),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub12_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub13 (
    .a(addsub12_s_net),
    .b(delay6_q_net),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub13_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub14 (
    .a(addsub3_s_net_x17),
    .b(addsub3_s_net_x11),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub14_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub15 (
    .a(addsub14_s_net),
    .b(delay7_q_net),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub15_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub2 (
    .a(addsub3_s_net_x12),
    .b(addsub3_s_net_x6),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub2_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub3 (
    .a(addsub2_s_net),
    .b(delay1_q_net),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub3_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub4 (
    .a(addsub3_s_net_x13),
    .b(addsub3_s_net_x7),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub4_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub5 (
    .a(addsub4_s_net),
    .b(delay2_q_net),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub5_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub6 (
    .a(addsub3_s_net_x14),
    .b(addsub3_s_net_x8),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub6_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub7 (
    .a(addsub6_s_net),
    .b(delay3_q_net),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub7_s_net_x0)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub8 (
    .a(addsub1_s_net_x5),
    .b(addsub1_s_net_x3),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub8_s_net)
  );

  xladdsub_duc_16ch_341 #(

    .a_arith(`xlSigned),
    .a_bin_pt(15),
    .a_width(16),
    .b_arith(`xlSigned),
    .b_bin_pt(15),
    .b_width(16),
    .c_has_c_out(0),
    .c_latency(1),
    .c_output_width(17),
    .core_name0("addsb_11_0_3b5cfe2278dc7df8"),
    .extra_registers(0),
    .full_s_arith(2),
    .full_s_width(17),
    .latency(1),
    .overflow(1),
    .quantization(1),
    .s_arith(`xlSigned),
    .s_bin_pt(15),
    .s_width(16))
  addsub9 (
    .a(addsub8_s_net),
    .b(delay4_q_net),
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .clr(1'b0),
    .en(1'b1),
    .s(addsub9_s_net_x0)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay7_q_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay1 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay3_q_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay1_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay10 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay16_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay10_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay11 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay15_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay11_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay12 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay7_q_net_x4),
    .en(1'b1),
    .rst(1'b1),
    .q(delay12_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay13 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay3_q_net_x4),
    .en(1'b1),
    .rst(1'b1),
    .q(delay13_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay14 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay16_q_net_x4),
    .en(1'b1),
    .rst(1'b1),
    .q(delay14_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay15 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay15_q_net_x5),
    .en(1'b1),
    .rst(1'b1),
    .q(delay15_q_net_x2)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay2 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay16_q_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay2_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay24 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay7_q_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay24_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay25 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay3_q_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay25_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay26 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay16_q_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay26_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay27 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay15_q_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay27_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay28 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay7_q_net_x5),
    .en(1'b1),
    .rst(1'b1),
    .q(delay28_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay29 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay3_q_net_x5),
    .en(1'b1),
    .rst(1'b1),
    .q(delay29_q_net_x2)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay3 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay15_q_net_x4),
    .en(1'b1),
    .rst(1'b1),
    .q(delay3_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay30 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay16_q_net_x5),
    .en(1'b1),
    .rst(1'b1),
    .q(delay30_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay31 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay15_q_net_x6),
    .en(1'b1),
    .rst(1'b1),
    .q(delay31_q_net_x2)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay4 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay7_q_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay4_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay45 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(addsub42_s_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay45_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay46 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(addsub43_s_net_x1),
    .en(1'b1),
    .rst(1'b1),
    .q(delay46_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay47 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(addsub42_s_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay47_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay48 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(addsub43_s_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay48_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay49 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(addsub42_s_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay49_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay5 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay3_q_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay5_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(19))
  delay50 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(addsub43_s_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay50_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay6 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay16_q_net_x2),
    .en(1'b1),
    .rst(1'b1),
    .q(delay6_q_net)
  );

  xldelay #(

    .latency(8),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay7 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay15_q_net_x3),
    .en(1'b1),
    .rst(1'b1),
    .q(delay7_q_net)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay8 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay7_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay8_q_net_x2)
  );

  xldelay #(

    .latency(1),
    .reg_retiming(0),
    .reset(0),
    .width(16))
  delay9 (
    .ce(ce_1_sg_x265),
    .clk(clk_1_sg_x265),
    .d(delay3_q_net_x0),
    .en(1'b1),
    .rst(1'b1),
    .q(delay9_q_net_x2)
  );

  hbf1_filter_module_9817535529  hbf1_filter_9817535529 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(din1_net),
    .in2(din2_net),
    .rst(rst_net),
    .out1(delay_q_net_x5),
    .out2(delay1_q_net_x3),
    .out3(delay_q_net_x6),
    .out4(delay1_q_net_x5),
    .valid_out(delay34_q_net_x2)
  );

  hbf2_filter_module_d8198f572c  hbf2_filter2_f2a48c83ea (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay_q_net_x6),
    .in2(delay1_q_net_x5),
    .valid_in(delay34_q_net_x2),
    .out1(delay_q_net_x3),
    .out2(delay1_q_net_x8),
    .out3(delay_q_net_x9),
    .out4(delay1_q_net_x9),
    .valid_out(delay17_q_net_x5)
  );

  hbf2_filter_module_d8198f572c  hbf2_filter_d8198f572c (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay_q_net_x5),
    .in2(delay1_q_net_x3),
    .valid_in(delay34_q_net_x2),
    .out1(delay_q_net_x7),
    .out2(delay1_q_net_x6),
    .out3(delay_q_net_x8),
    .out4(delay1_q_net_x7),
    .valid_out(delay17_q_net_x4)
  );

  hbf3_filter_module_bbc5cff1b4  hbf3_filter1_f2a845dab1 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .xn(reinterpret4_output_port_net_x1),
    .y1(delay1_q_net_x10),
    .y2(convert3_dout_net_x4)
  );

  hbf3_filter_module_bbc5cff1b4  hbf3_filter2_167001775c (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .xn(reinterpret6_output_port_net_x1),
    .y1(delay1_q_net_x11),
    .y2(convert3_dout_net_x5)
  );

  hbf3_filter_module_bbc5cff1b4  hbf3_filter3_9d76a0560f (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .xn(reinterpret1_output_port_net_x1),
    .y1(delay1_q_net_x12),
    .y2(convert3_dout_net_x6)
  );

  hbf3_filter_module_bbc5cff1b4  hbf3_filter4_adbfeadc22 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .xn(reinterpret2_output_port_net_x1),
    .y1(delay1_q_net_x13),
    .y2(convert3_dout_net_x7)
  );

  hbf3_filter_module_bbc5cff1b4  hbf3_filter5_42cb15d699 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .xn(reinterpret3_output_port_net_x1),
    .y1(delay1_q_net_x14),
    .y2(convert3_dout_net_x8)
  );

  hbf3_filter_module_bbc5cff1b4  hbf3_filter_bbc5cff1b4 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .xn(reinterpret5_output_port_net_x1),
    .y1(delay1_q_net_x2),
    .y2(convert3_dout_net_x3)
  );

  hbf4_filter_module_40c93c6ad9  hbf4_filter1_b92763b168 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .x1(delay1_q_net_x13),
    .x2(convert3_dout_net_x7),
    .y1(delay7_q_net_x1),
    .y2(delay3_q_net_x1),
    .y3(delay16_q_net_x1),
    .y4(delay15_q_net_x1)
  );

  hbf4_filter_module_40c93c6ad9  hbf4_filter2_2651e20170 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .x1(delay1_q_net_x12),
    .x2(convert3_dout_net_x6),
    .y1(delay7_q_net_x2),
    .y2(delay3_q_net_x2),
    .y3(delay16_q_net_x2),
    .y4(delay15_q_net_x3)
  );

  hbf4_filter_module_40c93c6ad9  hbf4_filter3_f05b81a80b (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .x1(delay1_q_net_x11),
    .x2(convert3_dout_net_x5),
    .y1(delay7_q_net_x3),
    .y2(delay3_q_net_x3),
    .y3(delay16_q_net_x3),
    .y4(delay15_q_net_x4)
  );

  hbf4_filter_module_40c93c6ad9  hbf4_filter4_9b831ca212 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .x1(delay1_q_net_x10),
    .x2(convert3_dout_net_x4),
    .y1(delay7_q_net_x4),
    .y2(delay3_q_net_x4),
    .y3(delay16_q_net_x4),
    .y4(delay15_q_net_x5)
  );

  hbf4_filter_module_40c93c6ad9  hbf4_filter5_2751400e66 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .x1(delay1_q_net_x14),
    .x2(convert3_dout_net_x8),
    .y1(delay7_q_net_x5),
    .y2(delay3_q_net_x5),
    .y3(delay16_q_net_x5),
    .y4(delay15_q_net_x6)
  );

  hbf4_filter_module_40c93c6ad9  hbf4_filter_40c93c6ad9 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .x1(delay1_q_net_x2),
    .x2(convert3_dout_net_x3),
    .y1(delay7_q_net_x0),
    .y2(delay3_q_net_x0),
    .y3(delay16_q_net_x0),
    .y4(delay15_q_net_x0)
  );

  mixer1_module_08be5a3870  mixer10_1f73079556 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word10_net),
    .i(delay13_q_net_x3),
    .q(delay13_q_net_x8),
    .iout(convert4_dout_net_x49),
    .qout(convert5_dout_net_x49)
  );

  mixer1_module_08be5a3870  mixer11_b1c2b229bf (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word11_net),
    .i(delay13_q_net_x6),
    .q(delay13_q_net_x10),
    .iout(convert4_dout_net_x50),
    .qout(convert5_dout_net_x50)
  );

  mixer1_module_08be5a3870  mixer12_8a3bd84b6b (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word12_net),
    .i(mux3_y_net_x3),
    .q(mux3_y_net_x6),
    .iout(convert4_dout_net_x51),
    .qout(convert5_dout_net_x51)
  );

  mixer1_module_08be5a3870  mixer13_789f5a6249 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word13_net),
    .i(mux3_y_net_x4),
    .q(mux3_y_net_x8),
    .iout(convert4_dout_net_x52),
    .qout(convert5_dout_net_x52)
  );

  mixer1_module_08be5a3870  mixer14_7405cea9ee (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word14_net),
    .i(mux3_y_net_x2),
    .q(mux3_y_net_x7),
    .iout(convert4_dout_net_x53),
    .qout(convert5_dout_net_x53)
  );

  mixer1536_band3_module_8c4b7efa2b  mixer1536_band3_8c4b7efa2b (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .i0(delay24_q_net_x2),
    .i1(delay25_q_net_x2),
    .i2(delay26_q_net_x2),
    .i3(delay27_q_net_x2),
    .q0(delay28_q_net_x2),
    .q1(delay29_q_net_x2),
    .q2(delay30_q_net_x2),
    .q3(delay31_q_net_x2),
    .i0_out(addsub1_s_net_x2),
    .i1_out(addsub3_s_net_x6),
    .i2_out(addsub3_s_net_x7),
    .i3_out(addsub3_s_net_x8),
    .q0_out(addsub1_s_net_x3),
    .q1_out(addsub3_s_net_x9),
    .q2_out(addsub3_s_net_x10),
    .q3_out(addsub3_s_net_x11)
  );

  mixer1536_minus_band3_module_42ab45e797  mixer1536_minus_band3_42ab45e797 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .i0(delay8_q_net_x2),
    .i1(delay9_q_net_x2),
    .i2(delay10_q_net_x2),
    .i3(delay11_q_net_x2),
    .q0(delay12_q_net_x2),
    .q1(delay13_q_net_x2),
    .q2(delay14_q_net_x2),
    .q3(delay15_q_net_x2),
    .i0_out(addsub1_s_net_x4),
    .i1_out(addsub3_s_net_x12),
    .i2_out(addsub3_s_net_x13),
    .i3_out(addsub3_s_net_x14),
    .q0_out(addsub1_s_net_x5),
    .q1_out(addsub3_s_net_x15),
    .q2_out(addsub3_s_net_x16),
    .q3_out(addsub3_s_net_x17)
  );

  mixer1_module_08be5a3870  mixer15_06c4305ed4 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word15_net),
    .i(mux3_y_net_x5),
    .q(mux3_y_net_x9),
    .iout(convert4_dout_net_x54),
    .qout(convert5_dout_net_x54)
  );

  mixer1_module_08be5a3870  mixer1_08be5a3870 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word1_net),
    .i(delay15_q_net_x9),
    .q(delay15_q_net_x13),
    .iout(convert4_dout_net_x48),
    .qout(convert5_dout_net_x48)
  );

  mixer1_module_08be5a3870  mixer2_2fa2933348 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word2_net),
    .i(delay15_q_net_x7),
    .q(delay15_q_net_x12),
    .iout(convert4_dout_net_x55),
    .qout(convert5_dout_net_x55)
  );

  mixer1_module_08be5a3870  mixer384_4fc6bef267 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word0_net),
    .i(delay15_q_net_x8),
    .q(delay15_q_net_x11),
    .iout(convert4_dout_net_x57),
    .qout(convert5_dout_net_x57)
  );

  mixer1_module_08be5a3870  mixer3_9e177c9074 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word3_net),
    .i(delay15_q_net_x10),
    .q(delay15_q_net_x14),
    .iout(convert4_dout_net_x56),
    .qout(convert5_dout_net_x56)
  );

  mixer1_module_08be5a3870  mixer4_5785191862 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word4_net),
    .i(delay14_q_net_x4),
    .q(delay14_q_net_x7),
    .iout(convert4_dout_net_x58),
    .qout(convert5_dout_net_x58)
  );

  mixer1_module_08be5a3870  mixer5_ff75501c94 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word5_net),
    .i(delay14_q_net_x5),
    .q(delay14_q_net_x9),
    .iout(convert4_dout_net_x59),
    .qout(convert5_dout_net_x59)
  );

  mixer1_module_08be5a3870  mixer6_fd55ddbb80 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word6_net),
    .i(delay14_q_net_x3),
    .q(delay14_q_net_x8),
    .iout(convert4_dout_net_x60),
    .qout(convert5_dout_net_x60)
  );

  mixer1_module_08be5a3870  mixer7_389d9cef38 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word7_net),
    .i(delay14_q_net_x6),
    .q(delay14_q_net_x10),
    .iout(convert4_dout_net_x61),
    .qout(convert5_dout_net_x61)
  );

  mixer1_module_08be5a3870  mixer8_9e29205e6e (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word8_net),
    .i(delay13_q_net_x4),
    .q(delay13_q_net_x7),
    .iout(convert4_dout_net_x62),
    .qout(convert5_dout_net_x62)
  );

  mixer1_module_08be5a3870  mixer9_17a8b95971 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word(freq_word9_net),
    .i(delay13_q_net_x5),
    .q(delay13_q_net_x9),
    .iout(convert4_dout_net_x63),
    .qout(convert5_dout_net_x63)
  );

  reinterpret_f67f49dab9  reinterpret1 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay46_q_net),
    .output_port(reinterpret1_output_port_net_x1)
  );

  reinterpret_f67f49dab9  reinterpret2 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay47_q_net),
    .output_port(reinterpret2_output_port_net_x1)
  );

  reinterpret_f67f49dab9  reinterpret3 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay48_q_net),
    .output_port(reinterpret3_output_port_net_x1)
  );

  reinterpret_f67f49dab9  reinterpret4 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay50_q_net),
    .output_port(reinterpret4_output_port_net_x1)
  );

  reinterpret_f67f49dab9  reinterpret5 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay49_q_net),
    .output_port(reinterpret5_output_port_net_x1)
  );

  reinterpret_f67f49dab9  reinterpret6 (
    .ce(1'b0),
    .clk(1'b0),
    .clr(1'b0),
    .input_port(delay45_q_net),
    .output_port(reinterpret6_output_port_net_x1)
  );

  rf_mixer_module_666360da93  rf_mixer_666360da93 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .freq_word1(freq_word24_net),
    .freq_word10(freq_word33_net),
    .freq_word11(freq_word34_net),
    .freq_word12(freq_word35_net),
    .freq_word2(freq_word25_net),
    .freq_word3(freq_word26_net),
    .freq_word4(freq_word27_net),
    .freq_word5(freq_word28_net),
    .freq_word6(freq_word29_net),
    .freq_word7(freq_word30_net),
    .freq_word8(freq_word31_net),
    .freq_word9(freq_word32_net),
    .i1(addsub5_s_net_x38),
    .i10(addsub5_s_net_x41),
    .i11(addsub5_s_net_x48),
    .i12(addsub5_s_net_x49),
    .i2(addsub5_s_net_x42),
    .i3(addsub5_s_net_x43),
    .i4(addsub5_s_net_x39),
    .i5(addsub5_s_net_x44),
    .i6(addsub5_s_net_x45),
    .i7(addsub5_s_net_x40),
    .i8(addsub5_s_net_x46),
    .i9(addsub5_s_net_x47),
    .q1(addsub5_s_net_x50),
    .q10(addsub5_s_net_x53),
    .q11(addsub5_s_net_x60),
    .q12(addsub5_s_net_x61),
    .q2(addsub5_s_net_x54),
    .q3(addsub5_s_net_x55),
    .q4(addsub5_s_net_x51),
    .q5(addsub5_s_net_x56),
    .q6(addsub5_s_net_x57),
    .q7(addsub5_s_net_x52),
    .q8(addsub5_s_net_x58),
    .q9(addsub5_s_net_x59),
    .out1(iout0_net),
    .out10(iout9_net),
    .out11(iout10_net),
    .out12(iout11_net),
    .out2(iout1_net),
    .out3(iout2_net),
    .out4(iout3_net),
    .out5(iout4_net),
    .out6(iout5_net),
    .out7(iout6_net),
    .out8(iout7_net),
    .out9(iout8_net)
  );

  subsystem_module_251f158845  subsystem1_f9b003eb4b (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .ena_c0(ena_b1c0_net),
    .ena_c1(ena_b1c1_net),
    .ena_c10(ena_b1c10_net),
    .ena_c11(ena_b1c11_net),
    .ena_c12(ena_b1c12_net),
    .ena_c13(ena_b1c13_net),
    .ena_c14(ena_b1c14_net),
    .ena_c15(ena_b1c15_net),
    .ena_c2(ena_b1c2_net),
    .ena_c3(ena_b1c3_net),
    .ena_c4(ena_b1c4_net),
    .ena_c5(ena_b1c5_net),
    .ena_c6(ena_b1c6_net),
    .ena_c7(ena_b1c7_net),
    .ena_c8(ena_b1c8_net),
    .ena_c9(ena_b1c9_net),
    .i0(convert4_dout_net_x57),
    .i1(convert4_dout_net_x48),
    .i10(convert4_dout_net_x49),
    .i11(convert4_dout_net_x50),
    .i12(convert4_dout_net_x51),
    .i13(convert4_dout_net_x52),
    .i14(convert4_dout_net_x53),
    .i15(convert4_dout_net_x54),
    .i2(convert4_dout_net_x55),
    .i3(convert4_dout_net_x56),
    .i4(convert4_dout_net_x58),
    .i5(convert4_dout_net_x59),
    .i6(convert4_dout_net_x60),
    .i7(convert4_dout_net_x61),
    .i8(convert4_dout_net_x62),
    .i9(convert4_dout_net_x63),
    .q0(convert5_dout_net_x57),
    .q1(convert5_dout_net_x48),
    .q10(convert5_dout_net_x49),
    .q11(convert5_dout_net_x50),
    .q12(convert5_dout_net_x51),
    .q13(convert5_dout_net_x52),
    .q14(convert5_dout_net_x53),
    .q15(convert5_dout_net_x54),
    .q2(convert5_dout_net_x55),
    .q3(convert5_dout_net_x56),
    .q4(convert5_dout_net_x58),
    .q5(convert5_dout_net_x59),
    .q6(convert5_dout_net_x60),
    .q7(convert5_dout_net_x61),
    .q8(convert5_dout_net_x62),
    .q9(convert5_dout_net_x63),
    .out1(addsub42_s_net_x1),
    .out2(addsub43_s_net_x1)
  );

  subsystem_module_251f158845  subsystem2_40c0cc3ff2 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .ena_c0(ena_b2c0_net),
    .ena_c1(ena_b2c1_net),
    .ena_c10(ena_b2c10_net),
    .ena_c11(ena_b2c11_net),
    .ena_c12(ena_b2c12_net),
    .ena_c13(ena_b2c13_net),
    .ena_c14(ena_b2c14_net),
    .ena_c15(ena_b2c15_net),
    .ena_c2(ena_b2c2_net),
    .ena_c3(ena_b2c3_net),
    .ena_c4(ena_b2c4_net),
    .ena_c5(ena_b2c5_net),
    .ena_c6(ena_b2c6_net),
    .ena_c7(ena_b2c7_net),
    .ena_c8(ena_b2c8_net),
    .ena_c9(ena_b2c9_net),
    .i0(convert4_dout_net_x57),
    .i1(convert4_dout_net_x48),
    .i10(convert4_dout_net_x49),
    .i11(convert4_dout_net_x50),
    .i12(convert4_dout_net_x51),
    .i13(convert4_dout_net_x52),
    .i14(convert4_dout_net_x53),
    .i15(convert4_dout_net_x54),
    .i2(convert4_dout_net_x55),
    .i3(convert4_dout_net_x56),
    .i4(convert4_dout_net_x58),
    .i5(convert4_dout_net_x59),
    .i6(convert4_dout_net_x60),
    .i7(convert4_dout_net_x61),
    .i8(convert4_dout_net_x62),
    .i9(convert4_dout_net_x63),
    .q0(convert5_dout_net_x57),
    .q1(convert5_dout_net_x48),
    .q10(convert5_dout_net_x49),
    .q11(convert5_dout_net_x50),
    .q12(convert5_dout_net_x51),
    .q13(convert5_dout_net_x52),
    .q14(convert5_dout_net_x53),
    .q15(convert5_dout_net_x54),
    .q2(convert5_dout_net_x55),
    .q3(convert5_dout_net_x56),
    .q4(convert5_dout_net_x58),
    .q5(convert5_dout_net_x59),
    .q6(convert5_dout_net_x60),
    .q7(convert5_dout_net_x61),
    .q8(convert5_dout_net_x62),
    .q9(convert5_dout_net_x63),
    .out1(addsub42_s_net_x2),
    .out2(addsub43_s_net_x2)
  );

  subsystem_module_251f158845  subsystem_251f158845 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .ena_c0(ena_b0c0_net),
    .ena_c1(ena_b0c1_net),
    .ena_c10(ena_b0c10_net),
    .ena_c11(ena_b0c11_net),
    .ena_c12(ena_b0c12_net),
    .ena_c13(ena_b0c13_net),
    .ena_c14(ena_b0c14_net),
    .ena_c15(ena_b0c15_net),
    .ena_c2(ena_b0c2_net),
    .ena_c3(ena_b0c3_net),
    .ena_c4(ena_b0c4_net),
    .ena_c5(ena_b0c5_net),
    .ena_c6(ena_b0c6_net),
    .ena_c7(ena_b0c7_net),
    .ena_c8(ena_b0c8_net),
    .ena_c9(ena_b0c9_net),
    .i0(convert4_dout_net_x57),
    .i1(convert4_dout_net_x48),
    .i10(convert4_dout_net_x49),
    .i11(convert4_dout_net_x50),
    .i12(convert4_dout_net_x51),
    .i13(convert4_dout_net_x52),
    .i14(convert4_dout_net_x53),
    .i15(convert4_dout_net_x54),
    .i2(convert4_dout_net_x55),
    .i3(convert4_dout_net_x56),
    .i4(convert4_dout_net_x58),
    .i5(convert4_dout_net_x59),
    .i6(convert4_dout_net_x60),
    .i7(convert4_dout_net_x61),
    .i8(convert4_dout_net_x62),
    .i9(convert4_dout_net_x63),
    .q0(convert5_dout_net_x57),
    .q1(convert5_dout_net_x48),
    .q10(convert5_dout_net_x49),
    .q11(convert5_dout_net_x50),
    .q12(convert5_dout_net_x51),
    .q13(convert5_dout_net_x52),
    .q14(convert5_dout_net_x53),
    .q15(convert5_dout_net_x54),
    .q2(convert5_dout_net_x55),
    .q3(convert5_dout_net_x56),
    .q4(convert5_dout_net_x58),
    .q5(convert5_dout_net_x59),
    .q6(convert5_dout_net_x60),
    .q7(convert5_dout_net_x61),
    .q8(convert5_dout_net_x62),
    .q9(convert5_dout_net_x63),
    .out1(addsub42_s_net_x0),
    .out2(addsub43_s_net_x0)
  );

  x3fir_filter_module_4b5604b66f  x3fir_filter1_8956af56a7 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .x1(addsub9_s_net_x0),
    .x2(addsub11_s_net_x0),
    .x3(addsub13_s_net_x0),
    .x4(addsub15_s_net_x0),
    .y1(addsub5_s_net_x50),
    .y10(addsub5_s_net_x53),
    .y11(addsub5_s_net_x60),
    .y12(addsub5_s_net_x61),
    .y2(addsub5_s_net_x54),
    .y3(addsub5_s_net_x55),
    .y4(addsub5_s_net_x51),
    .y5(addsub5_s_net_x56),
    .y6(addsub5_s_net_x57),
    .y7(addsub5_s_net_x52),
    .y8(addsub5_s_net_x58),
    .y9(addsub5_s_net_x59)
  );

  x3fir_filter_module_4b5604b66f  x3fir_filter_4b5604b66f (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .x1(addsub1_s_net_x0),
    .x2(addsub3_s_net_x0),
    .x3(addsub5_s_net_x0),
    .x4(addsub7_s_net_x0),
    .y1(addsub5_s_net_x38),
    .y10(addsub5_s_net_x41),
    .y11(addsub5_s_net_x48),
    .y12(addsub5_s_net_x49),
    .y2(addsub5_s_net_x42),
    .y3(addsub5_s_net_x43),
    .y4(addsub5_s_net_x39),
    .y5(addsub5_s_net_x44),
    .y6(addsub5_s_net_x45),
    .y7(addsub5_s_net_x40),
    .y8(addsub5_s_net_x46),
    .y9(addsub5_s_net_x47)
  );

  x4fir_filter1_module_d5db126e54  x4fir_filter12_9c05668081 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay_q_net_x7),
    .valid_in(delay17_q_net_x4),
    .out1(delay15_q_net_x8),
    .out2(delay14_q_net_x4),
    .out3(delay13_q_net_x4),
    .out4(mux3_y_net_x3)
  );

  x4fir_filter1_module_d5db126e54  x4fir_filter1_d5db126e54 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay1_q_net_x6),
    .valid_in(delay17_q_net_x4),
    .out1(delay15_q_net_x7),
    .out2(delay14_q_net_x3),
    .out3(delay13_q_net_x3),
    .out4(mux3_y_net_x2)
  );

  x4fir_filter1_module_d5db126e54  x4fir_filter2_f02d614ce8 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay_q_net_x8),
    .valid_in(delay17_q_net_x4),
    .out1(delay15_q_net_x9),
    .out2(delay14_q_net_x5),
    .out3(delay13_q_net_x5),
    .out4(mux3_y_net_x4)
  );

  x4fir_filter1_module_d5db126e54  x4fir_filter3_13a55d9964 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay1_q_net_x7),
    .valid_in(delay17_q_net_x4),
    .out1(delay15_q_net_x10),
    .out2(delay14_q_net_x6),
    .out3(delay13_q_net_x6),
    .out4(mux3_y_net_x5)
  );

  x4fir_filter1_module_d5db126e54  x4fir_filter4_34dc3dc03a (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay_q_net_x3),
    .valid_in(delay17_q_net_x5),
    .out1(delay15_q_net_x11),
    .out2(delay14_q_net_x7),
    .out3(delay13_q_net_x7),
    .out4(mux3_y_net_x6)
  );

  x4fir_filter1_module_d5db126e54  x4fir_filter5_36d53b1ca2 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay1_q_net_x8),
    .valid_in(delay17_q_net_x5),
    .out1(delay15_q_net_x12),
    .out2(delay14_q_net_x8),
    .out3(delay13_q_net_x8),
    .out4(mux3_y_net_x7)
  );

  x4fir_filter1_module_d5db126e54  x4fir_filter6_cb948493ef (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay_q_net_x9),
    .valid_in(delay17_q_net_x5),
    .out1(delay15_q_net_x13),
    .out2(delay14_q_net_x9),
    .out3(delay13_q_net_x9),
    .out4(mux3_y_net_x8)
  );

  x4fir_filter1_module_d5db126e54  x4fir_filter7_9460589eb2 (
    .ce_1(ce_1_sg_x265),
    .clk_1(clk_1_sg_x265),
    .in1(delay1_q_net_x9),
    .valid_in(delay17_q_net_x5),
    .out1(delay15_q_net_x14),
    .out2(delay14_q_net_x10),
    .out3(delay13_q_net_x10),
    .out4(mux3_y_net_x9)
  );
endmodule
