<HTML>
<HEAD><TITLE>I/O Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Loading design for application iotiming from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
// Design: sdram_controller
// Package: CABGA256
// ncd File: sdram_controller_impl1.ncd
// Version: Diamond (64-bit) 3.14.0.75.2
// Written on Thu Mar 20 11:16:54 2025
// M: Minimum Performance Grade
// iotiming sdram_controller_impl1.ncd sdram_controller_impl1.prf -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 6, 5, 4):

// Input Setup and Hold Times

Port                     Clock Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
soc_side_rd_en_pin       clk   R     4.331      4       0.035     M
soc_side_reset_n_pin     clk   R     5.566      4       0.288     6
soc_side_wr_data_pin[0]  clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[10] clk   R    -0.203      M       2.403     4
soc_side_wr_data_pin[11] clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[12] clk   R    -0.212      M       2.444     4
soc_side_wr_data_pin[13] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[14] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[15] clk   R    -0.212      M       2.444     4
soc_side_wr_data_pin[16] clk   R    -0.209      M       2.445     4
soc_side_wr_data_pin[17] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[18] clk   R    -0.206      M       2.415     4
soc_side_wr_data_pin[19] clk   R    -0.205      M       2.426     4
soc_side_wr_data_pin[1]  clk   R    -0.183      M       2.361     4
soc_side_wr_data_pin[20] clk   R    -0.206      M       2.415     4
soc_side_wr_data_pin[21] clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[22] clk   R    -0.212      M       2.444     4
soc_side_wr_data_pin[23] clk   R    -0.203      M       2.403     4
soc_side_wr_data_pin[24] clk   R    -0.212      M       2.444     4
soc_side_wr_data_pin[25] clk   R    -0.206      M       2.415     4
soc_side_wr_data_pin[26] clk   R    -0.212      M       2.444     4
soc_side_wr_data_pin[27] clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[28] clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[29] clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[2]  clk   R    -0.187      M       2.373     4
soc_side_wr_data_pin[30] clk   R    -0.212      M       2.444     4
soc_side_wr_data_pin[31] clk   R    -0.203      M       2.403     4
soc_side_wr_data_pin[3]  clk   R    -0.183      M       2.361     4
soc_side_wr_data_pin[4]  clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[5]  clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[6]  clk   R    -0.203      M       2.403     4
soc_side_wr_data_pin[7]  clk   R    -0.203      M       2.403     4
soc_side_wr_data_pin[8]  clk   R    -0.155      M       2.253     4
soc_side_wr_data_pin[9]  clk   R    -0.205      M       2.426     4
soc_side_wr_en_pin       clk   R     6.579      4       0.238     6


// Clock to Output Delay

Port                        Clock Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
ram_side_addr_pin[0]        clk   R    15.409         4        3.764          M
ram_side_addr_pin[10]       clk   R    15.726         4        3.156          M
ram_side_addr_pin[11]       clk   R    12.924         4        3.385          M
ram_side_addr_pin[1]        clk   R    15.851         4        3.792          M
ram_side_addr_pin[2]        clk   R    15.327         4        3.544          M
ram_side_addr_pin[3]        clk   R    14.262         4        3.238          M
ram_side_addr_pin[4]        clk   R    14.250         4        3.465          M
ram_side_addr_pin[5]        clk   R    14.122         4        3.419          M
ram_side_addr_pin[6]        clk   R    14.992         4        3.460          M
ram_side_addr_pin[7]        clk   R    15.681         4        3.687          M
ram_side_addr_pin[8]        clk   R    15.074         4        3.680          M
ram_side_addr_pin[9]        clk   R    12.030         4        3.285          M
ram_side_bank_addr_pin[0]   clk   R    13.130         4        3.101          M
ram_side_bank_addr_pin[1]   clk   R    15.709         4        3.468          M
ram_side_cas_n_pin          clk   R     7.855         4        2.536          M
ram_side_chip0_data_pin[0]  clk   R    13.035         4        2.844          M
ram_side_chip0_data_pin[10] clk   R    13.484         4        2.721          M
ram_side_chip0_data_pin[11] clk   R    13.562         4        2.789          M
ram_side_chip0_data_pin[12] clk   R    12.947         4        2.709          M
ram_side_chip0_data_pin[13] clk   R    14.004         4        2.844          M
ram_side_chip0_data_pin[14] clk   R    14.986         4        2.764          M
ram_side_chip0_data_pin[15] clk   R    12.919         4        2.902          M
ram_side_chip0_data_pin[1]  clk   R    14.419         4        2.794          M
ram_side_chip0_data_pin[2]  clk   R    13.568         4        2.789          M
ram_side_chip0_data_pin[3]  clk   R    14.389         4        2.794          M
ram_side_chip0_data_pin[4]  clk   R    14.940         4        2.844          M
ram_side_chip0_data_pin[5]  clk   R    14.004         4        2.764          M
ram_side_chip0_data_pin[6]  clk   R    13.881         4        2.801          M
ram_side_chip0_data_pin[7]  clk   R    13.329         4        2.801          M
ram_side_chip0_data_pin[8]  clk   R    14.513         4        2.844          M
ram_side_chip0_data_pin[9]  clk   R    14.731         4        2.796          M
ram_side_chip0_ldqm_pin     clk   R    16.639         4        3.203          M
ram_side_chip0_udqm_pin     clk   R    17.225         4        3.207          M
ram_side_chip1_data_pin[0]  clk   R    14.938         4        2.790          M
ram_side_chip1_data_pin[10] clk   R    12.919         4        2.789          M
ram_side_chip1_data_pin[11] clk   R    13.538         4        2.789          M
ram_side_chip1_data_pin[12] clk   R    13.859         4        2.764          M
ram_side_chip1_data_pin[13] clk   R    13.562         4        2.789          M
ram_side_chip1_data_pin[14] clk   R    12.947         4        2.789          M
ram_side_chip1_data_pin[15] clk   R    12.917         4        2.801          M
ram_side_chip1_data_pin[1]  clk   R    14.487         4        2.844          M
ram_side_chip1_data_pin[2]  clk   R    13.518         4        2.798          M
ram_side_chip1_data_pin[3]  clk   R    14.655         4        2.716          M
ram_side_chip1_data_pin[4]  clk   R    13.915         4        2.718          M
ram_side_chip1_data_pin[5]  clk   R    13.562         4        2.789          M
ram_side_chip1_data_pin[6]  clk   R    13.387         4        2.709          M
ram_side_chip1_data_pin[7]  clk   R    12.917         4        2.801          M
ram_side_chip1_data_pin[8]  clk   R    13.784         4        2.789          M
ram_side_chip1_data_pin[9]  clk   R    14.493         4        2.798          M
ram_side_chip1_ldqm_pin     clk   R    17.644         4        3.319          M
ram_side_chip1_udqm_pin     clk   R    17.358         4        3.391          M
ram_side_ras_n_pin          clk   R     7.855         4        2.536          M
ram_side_wr_en_pin          clk   R     7.855         4        2.536          M
soc_side_busy_pin           clk   R     7.855         4        2.536          M
soc_side_rd_ready_pin       clk   R     7.855         4        2.536          M
WARNING: you must also run trce with hold speed: 4
WARNING: you must also run trce with hold speed: 6
WARNING: you must also run trce with setup speed: M



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
