Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Mon Jan  2 11:01:16 2023
| Host             : LAPTOP-07KLTU7T running 64-bit major release  (build 9200)
| Command          : report_power -file SYSTEM_TOP_power_routed.rpt -pb SYSTEM_TOP_power_summary_routed.pb -rpx SYSTEM_TOP_power_routed.rpx
| Design           : SYSTEM_TOP
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 28.277       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 27.381       |
| Device Static (W)        | 0.897        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 72.4         |
| Junction Temperature (C) | 52.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| CLB Logic                |    11.062 |    17429 |       --- |             --- |
|   LUT as Logic           |     6.125 |     3308 |    274080 |            1.21 |
|   LUT as Distributed RAM |     4.625 |     4608 |    144000 |            3.20 |
|   Register               |     0.277 |     4484 |    548160 |            0.82 |
|   CARRY8                 |     0.034 |       13 |     34260 |            0.04 |
|   BUFG                   |     0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |      140 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     3857 |    274080 |            1.41 |
| Signals                  |    14.150 |     7591 |       --- |             --- |
| I/O                      |     2.168 |       45 |       328 |           13.72 |
| Static Power             |     0.897 |          |           |                 |
| Total                    |    28.277 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |    30.167 |      29.662 |      0.506 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.226 |       0.185 |      0.042 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.186 |       0.000 |      0.186 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.274 |       0.241 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.876 |       0.876 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| SYSTEM_TOP                   |    27.381 |
|   AERIN_ADDR_IBUF[0]_inst    |     0.014 |
|   AERIN_ADDR_IBUF[10]_inst   |     0.012 |
|   AERIN_ADDR_IBUF[11]_inst   |     0.012 |
|   AERIN_ADDR_IBUF[12]_inst   |     0.013 |
|   AERIN_ADDR_IBUF[13]_inst   |     0.013 |
|   AERIN_ADDR_IBUF[14]_inst   |     0.014 |
|   AERIN_ADDR_IBUF[15]_inst   |     0.012 |
|   AERIN_ADDR_IBUF[16]_inst   |     0.013 |
|   AERIN_ADDR_IBUF[1]_inst    |     0.014 |
|   AERIN_ADDR_IBUF[2]_inst    |     0.016 |
|   AERIN_ADDR_IBUF[3]_inst    |     0.011 |
|   AERIN_ADDR_IBUF[4]_inst    |     0.013 |
|   AERIN_ADDR_IBUF[5]_inst    |     0.014 |
|   AERIN_ADDR_IBUF[6]_inst    |     0.014 |
|   AERIN_ADDR_IBUF[7]_inst    |     0.019 |
|   AERIN_ADDR_IBUF[8]_inst    |     0.012 |
|   AERIN_ADDR_IBUF[9]_inst    |     0.012 |
|   AERIN_REQ_IBUF_inst        |     0.008 |
|   AEROUT_ACK_IBUF_inst       |     0.012 |
|   CLK_IBUF_inst              |     0.006 |
|   MOSI_IBUF_inst             |     0.026 |
|   ODIN_test                  |    24.723 |
|     aer_out_0                |     0.198 |
|     controller_0             |     6.326 |
|     neuron_core_0            |     6.170 |
|       lif_neuron_0           |     1.771 |
|       neuarray_0             |     4.187 |
|     scheduler_0              |     3.491 |
|       fifo_spike_0           |     0.347 |
|       genblk1[0].fifo_burst  |     0.049 |
|       genblk1[10].fifo_burst |     0.054 |
|       genblk1[11].fifo_burst |     0.061 |
|       genblk1[12].fifo_burst |     0.061 |
|       genblk1[13].fifo_burst |     0.052 |
|       genblk1[14].fifo_burst |     0.049 |
|       genblk1[15].fifo_burst |     0.051 |
|       genblk1[16].fifo_burst |     0.055 |
|       genblk1[17].fifo_burst |     0.052 |
|       genblk1[18].fifo_burst |     0.049 |
|       genblk1[19].fifo_burst |     0.051 |
|       genblk1[1].fifo_burst  |     0.051 |
|       genblk1[20].fifo_burst |     0.051 |
|       genblk1[21].fifo_burst |     0.049 |
|       genblk1[22].fifo_burst |     0.046 |
|       genblk1[23].fifo_burst |     0.045 |
|       genblk1[24].fifo_burst |     0.048 |
|       genblk1[25].fifo_burst |     0.051 |
|       genblk1[26].fifo_burst |     0.046 |
|       genblk1[27].fifo_burst |     0.043 |
|       genblk1[28].fifo_burst |     0.053 |
|       genblk1[29].fifo_burst |     0.048 |
|       genblk1[2].fifo_burst  |     0.051 |
|       genblk1[30].fifo_burst |     0.048 |
|       genblk1[31].fifo_burst |     0.051 |
|       genblk1[32].fifo_burst |     0.052 |
|       genblk1[33].fifo_burst |     0.054 |
|       genblk1[34].fifo_burst |     0.047 |
|       genblk1[35].fifo_burst |     0.052 |
|       genblk1[36].fifo_burst |     0.052 |
|       genblk1[37].fifo_burst |     0.049 |
|       genblk1[38].fifo_burst |     0.049 |
|       genblk1[39].fifo_burst |     0.051 |
|       genblk1[3].fifo_burst  |     0.045 |
|       genblk1[40].fifo_burst |     0.049 |
|       genblk1[41].fifo_burst |     0.050 |
|       genblk1[42].fifo_burst |     0.043 |
|       genblk1[43].fifo_burst |     0.053 |
|       genblk1[44].fifo_burst |     0.054 |
|       genblk1[45].fifo_burst |     0.054 |
|       genblk1[46].fifo_burst |     0.052 |
|       genblk1[47].fifo_burst |     0.051 |
|       genblk1[48].fifo_burst |     0.050 |
|       genblk1[49].fifo_burst |     0.056 |
|       genblk1[4].fifo_burst  |     0.053 |
|       genblk1[50].fifo_burst |     0.049 |
|       genblk1[51].fifo_burst |     0.043 |
|       genblk1[52].fifo_burst |     0.047 |
|       genblk1[53].fifo_burst |     0.047 |
|       genblk1[54].fifo_burst |     0.057 |
|       genblk1[55].fifo_burst |     0.057 |
|       genblk1[56].fifo_burst |     0.058 |
|       genblk1[5].fifo_burst  |     0.054 |
|       genblk1[6].fifo_burst  |     0.056 |
|       genblk1[7].fifo_burst  |     0.051 |
|       genblk1[8].fifo_burst  |     0.056 |
|       genblk1[9].fifo_burst  |     0.048 |
|     spi_slave_0              |     0.945 |
|     synaptic_core_0          |     7.593 |
|       synarray_0             |     7.133 |
|   SCK_IBUF_inst              |     0.006 |
+------------------------------+-----------+


