Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May  4 23:27:15 2020
| Host         : FUMIMAKER6BEE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+
|              Clock Signal             |               Enable Signal              |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+
|  clk_wiz_0_inst/inst/CLKOUT_25_175MHZ | vga_out_inst/syncgen_inst/VGA_HS_i_1_n_0 | RST_IBUF                           |                1 |              1 |
|  clk_wiz_0_inst/inst/CLKOUT_25_175MHZ | vga_out_inst/syncgen_inst/VGA_VS_0       | RST_IBUF                           |                1 |              1 |
|  CAM_PCLK_IBUF_BUFG                   |                                          |                                    |                1 |              2 |
|  CAM_PCLK_IBUF_BUFG                   | CAM_HREF_IBUF                            | ov7670_IF_inst/DATA_OUT[4]_i_1_n_0 |                1 |              5 |
|  CAM_PCLK_IBUF_BUFG                   | ov7670_IF_inst/DATA_OUT[11]_i_1_n_0      | RST_IBUF                           |                4 |              7 |
|  CAM_PCLK_IBUF_BUFG                   | ov7670_IF_inst/ADDR_reg_i_1_n_0          | RST_IBUF                           |                3 |             10 |
|  CAM_PCLK_IBUF_BUFG                   | CAM_VSYNC_IBUF                           | ov7670_IF_inst/ADDR_reg_i_3_n_0    |                2 |             10 |
|  clk_wiz_0_inst/inst/CLKOUT_25_175MHZ |                                          | vga_out_inst/syncgen_inst/SR[0]    |                3 |             10 |
|  clk_wiz_0_inst/inst/CLKOUT_25_175MHZ | vga_out_inst/syncgen_inst/E[0]           | RST_IBUF                           |                3 |             10 |
|  clk_wiz_0_inst/inst/CLKOUT_25_175MHZ |                                          | RST_IBUF                           |                8 |             12 |
|  clk_wiz_0_inst/inst/CLKOUT_25_175MHZ |                                          |                                    |               12 |             18 |
+---------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+


