+incdir+/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module
+incdir+/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features
+incdir+/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures
+incdir+/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors
+incdir+/mnt/d/others/shulva-learning/projects/hias_arch/mult16x16/mult16x16/src
+incdir+/mnt/d/others/shulva-learning/projects/hias_arch/mult16x16/mult16x16/syn
+incdir+/mnt/d/others/shulva-learning/projects/hias_arch/multiplier
+incdir+/mnt/d/others/shulva-learning/projects/hias_arch
+incdir+/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Module
+incdir+/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/more_verilog_features
+incdir+/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Procedures
+incdir+/mnt/d/others/shulva-learning/projects/hdl_bits/Verilog/Vectors
+incdir+/mnt/d/others/shulva-learning/projects/hias_arch/mult16x16/mult16x16/src
+incdir+/mnt/d/others/shulva-learning/projects/hias_arch/mult16x16/mult16x16/syn
+incdir+/mnt/d/others/shulva-learning/projects/hias_arch/multiplier
+incdir+/mnt/d/others/shulva-learning/projects/hias_arch