Library IEEE;
Use IEEE.std.logic_1164.all;


entity tParity is
 Port( data: in std_logic_vector (6 downto 0);
  output:out std_logic_vector (7 downto 0));
   end tParity;


Architecture Behv of tParity is 
 signal ptemp: std_logic;

Begin
  ptemp <= data(0) xor data(1) xor data(2) xor data(3) xor data(4) xor data(5) xor data(6);
  output <= data & not ptemp ; 

end Behv;
