happi hybrid address base polici dram mohsen ghasempour aamer jaleel jim garsid mikel luj√°n school comput scienc univers manchest nvidia abstract memori control static closur poli cie decid row left open open polici close close polici ter row access appropri choic access reduc averag mem ori latenc applic access pattern chang time static polici guar ante deliv optimum execut time hybrid polici investig cover dynam scenario implement state art processor hybrid polici switch open close polici plicat run monitor access pattern row hit conflict predict futur behavior fortun size dram memori increas fine grain track analysi memori access pat tern remain practic propos compact memori address base encod ing techniqu improv maintain perfor manc dram closur predictor reduc ing hardwar overhead comparison state art techniqu case studi integr techniqu happi state art moni tor intel adapt open polici predictor ploy intel xeon tradit hybrid polici evalu mem ori intens workload mix consist singl thread multi thread applic experiment sult happi encod appli intel adapt closur polici reduc hardwar overhead evalu mem ori memori maintain predict accuraci introduct perform dram sensit mem ori access pattern run applic tradi tional dram control static row buffer access polici open close decid row left open close immedi ate access workload high local iti access open work best target row open multipl access row servic activ work load random memori access close better option case row will close mediat memori access memori request bank wait precharg process open row open close polici deliv best execut time workload dynam natur memori access situat hybrid polici mixtur open close desir techniqu propos lit eratur select open close dram memori control access base techniqu monitor histori row hit row miss granular dram predict futur closur pol ici hand time base techniqu focus predict optimum time row left open general techniqu reli predictor monitor number access row num ber row hit row miss time hit miss predict open close row dram intel includ xeon time base techniqu size dram increas data alyt applic fine grain predict monitor scheme ineffici scalabl hand coars grain scheme reduc accuraci predict key challeng closur techniqu balanc hardwar overhead predict accuraci trend keep entir databas dram ramcloud dram face book dram memcach turn scalabl issu critic problem futur dram system contribut scalabl compact mem ori address base encod techniqu call happi employ dram memori control happi effici encod reduc cost implement exist closur techniqu maintain predict accuraci orig inal implement case studi integr happi state art implementa tion intel adapt open polici employ intel tradit hybrid eval uat happi exist techniqu mem ori intens workload mix consist singl thread multi thread applic experiment sult happi memori address base encod appli intel adapt pol ici reduc hardwar cost implement evalu memori maintain predict accuraci achiev better perform exist high perfor manc industri academ techniqu requir ing hardwar overhead background motiv dram structur figur present high level structur typic dram organ dram devic figur consist multipl bank includ data array sens amplifi row buffer data array matrix row column compris storag cell basic oper ation dram requir access specif cell bank entir row data move row buffer read write opera tion perform data store row buffer bank dram devic access parallel share communi cation bus bank time transfer data dram devic dram devic typic support read write oper bit mem ori request depend dram model port requir bandwidth multipl dram devic work parallel rank figur modern dram bit data read written cycl typic burst size support modul fill full cach data array row buffer data array row buffer data array row buffer dram bank data array row buffer bit dram devic dram devic dram devic dram devic dram devic bit dram rank dram rank figur dram structur dram basic oper perform read write oper target row open activ command transfer row row buffer impos delay trcd row row buffer read write command issu delay tcl consid intern structur dram row process time access row bank open row close precharg command delay trp command prepar row buffer accept row consid basic oper dram memori request classifi three categori depend status bank access hit empti hit defin read write oper open row bank situat activ command memori request servic fine read write oper row open row bank situat open row close access second row final empti defin read write mand bank open row row buffer case activ command requir open target row miss expens memori request hit cheapest servic empti cheaper con flict expens hit dram static closur polici dram memori control closur polici all viat miss memori perform tradit scheme open close polici dram open polici leav access row open row buffer elimin activ cost memori request row dram close polici close row immedi ate access elimin possibil iti memori request general open polici benefici system high access local close polici appropri system high entropi memori access tabl present tim ing cost hit miss static closur polici polici hit open tcl trcd tcl trp close trcd tcl trcd tcl static profil tcl trcd tcl tabl cost hit miss closur polici motiv figur depict normalis execu tion time workload open polici paper open close polici workload prefer open polici workload liver better perform close polici figur memori system employ open polici save comparison close polici run libquantunm spec benchmark time lose run tigr biobench benchmark perfor manc variat system depend static polici memori control employ motiv start think develop dynam polici switch open close polici time base applic access havior static profil present tabl cost hit miss mem ilc open close figur perform static polici standard workload ori control select best static closur polici scheme workload static profil mem ori access static profil baselin evalu perform dynam closur polici discuss paper motiv kind observ hybrid closur polici emerg type polici predict algorithm switch dynam tween open close applica tion access behavior improv perform pre diction accuraci scalabl increas mem ori size main constraint design closur predictor techniqu literatur linear relationship dram memori size requir resourc mon itor memori access pattern memori size grow requir cost closur polici pre dictor grow result chip memori con troller complex area increas consid scalabl emerg mem ori system hmcs increas interest ing larg amount dram disk storag server databas analyt applic ing dram ramcloud dram facebook memcach mand scalabl approach effici design introduc happi compact encod scheme address scalabl problem closur pol ici predict techniqu dram memori system basedpag polici happi basic principl happi compact memori address base encod ing built observ strong cor relat physic address bit intern structur dram understand basic oper ation dram step access dram structur address map process process physic address bit provid core translat correspond ing channel rank bank row column dram devic fix pre defin address map algorithm fix translat map creat strong correl physic address bit dram structur extract physic address bit translat extract stage closur algorithm propos cus monitor memori access behavior translat phase general techniqu perform counter channel bank row basi monitor hit conflict time row open happi propos novel binari encod scheme perform coun ter store closur histori direct physi cal address bit happi introduc predictor physic address bit forecast closur polici row memori system time memori access section happi appli main closur categori access base time base techniqu illustr tra dition state art techniqu demon strate happi encod appli dif ferent system implement charact istic methodolog propos paper appli aspect dram structur well happi access base predict demonstr happi appli access base algorithm select tradit hybrid polici algorithm employ simpl satur coun ter monitor memori access pattern behavior dynam switch open close pol ici time figur depict basic structur closur polici predictor techniqu satur counter bit counter initi open polici assign row dram bank time row correspond counter increment row hit occur counter decrement memori request access counter determin closur polici open polici predict weak weak conflict hit hit hit conflict conflict row buffer row row row dram bank bit satur counter figur basic structur hybrid polici counter close polici predict counter row dram devic impos high area power overhead memori system exampl dram memori system channel rank bank row bank requir counter scalabl analysi present figur depict happi implement brid polici binari represent quest physic address pattern zero happi dedic encod counter physic address bit locat counter monitor posit monitor train counter origin implement hybrid conflict counter correspond physic address bit increment hit counter will decrement consid hit miss happen row sis monitor physic address bit correspond physic address bit column cach line offset will reduc implement cost happi encod address bit weak weak conflict hit hit hit conflict conflict row bank rank physic address encod encod counter figur happi implement hybrid polici physic address bit correl possibl hit conflict depend ing bit phys ical address possibl hit conflict calcul simpli consid par ticip counter valu request address techniqu major vote aggreg major vote figur explain scheme ing simpl exampl physic address bit counter standalon vote choos open close polici request physic address closur polici vote bit extract bit satur counter bit open polici vote close polici vote decis pli final vote determin major vote counter physic address close vote open vote final decis open counter counter figur exampl happi major vote decis aggreg final closur polici decis determin compar aggreg counter valu equat threshold equat addressbitcount threshold open close threshold addrbitswidth counterv alu experiment major aggreg major vote decis scheme final experiment happi time base predict case studi happi appli time base predict algorithm chose intel adapt open polici employ intel xeon basic structur closur polici present figur dram bank row buffer tim comp tim gist aggress close polici aggress close polici mistak counter adjust cre figur intel adapt polici predictor basic structur integr memori control tel processor configur boot time employ three closur polici scheme close fix open intel adapt open fix open polici row open fix period time close intel adapt scheme advanc version fix open scheme fix open polici structur row buffer bank time counter timeout regist row will open reach close initi suitabl benchmark intel adapt scheme techniqu updat time bit mistak counter conflict empti time precharg access row decrement empti hit row access access row bank increment specif time interv will check pre predefin low high threshold aggress closur polici requir higher high threshold will increment access row open longer period lower low threshold will decrement close access row sooner figur depict happi implement intel adapt open polici time aim extract timeout row open physic address bit methodolog explain previous differ simpl satur coun ter monitor unit dedic physic address bit locat monitor unit includ function origin implemen tation intel adapt polici global timeout counter requir track row close open time bank basi encod address bit row bank rank mmmmmmmmmmmmmmmmmmm mmmmmmmmmmmmmmmmmmm physic address encod encod counter timeout regist aggress close polici aggress close polici mistak counter adjust cre monitor unit figur happi implement intel adapt polici predictor updat mcs time appli physic address bit basi bank global timeout regist bank time period row open will calcul aggreg particip bit access physic address fair comparison happi orig inal implement polici size chosen bit size physic bit locat chosen small maximum time row open equal global bank happi intuit observ main intuit happi base observ address spatial close tend closur polici prefer happi devis exploit behavior fine grain monitor physic address bit behavior ensembl method happi velop analysi observ exper iment machin learn ing principl justifi intuit hind happi mathemat theoret frame work explain happi ensem ble method famili algorithm cat egor ensembl method combin multipl simpl predictor theori explain combin predictor improv predictor provid versiti properti predictor met random forest neural network exam ples success predict algorithm ensembl famili paper address onlin learn scenario fix number predictor linear combin function appli techniqu intel adapt generat pair simpl predictor physic address bit solv regress problem pair predictor train singl physic bit featur member pair train currenc dataset mechan improv divers happi counter physic address bit repres counter limit binari decis maximum number decis store power increas counter maximum number decis store power increas size memori increas number decis represent evalu methodolog closur predict algorithm dram sensit applic memori access pattern address carri extens evalu scribe simul usimm detail memori system simul main simul platform extend usimm support exist closur polici open close hybrid fix open intel adapt open implement happi describ tion hybrid happi intel adapt happi schedul algorithm memori control fcfs readi serv evalu ate happi base memori configur singl thread multithread work load increas memori congest config ure usimm channel rank baselin usimm system configur paramet captur tabl processor clock speed pipelin depth rob size dram paramet dram size bus speed configur row bank cach row tabl simul paramter address map scheme number conflict dram result memori perfor manc suscept memori address map scheme experi consid address map present figur map standard map maxim row buffer local address interleav polici state art scheme propos kaseridi zhang propos map zhang xor row address bit bank dress bit produc bank figur kaseridi extend techniqu produc ing column physic address bit figur techniqu aim duce conflict dram experi minimalist open polici map form better workload address map scheme employ exper iment focus best closur polici intel adapt happi report sensit happi three address map scheme workload workload includ wide rang memori intens applic workload benchmark suit parsec spec biobench hpc commerci rep resent region interest applic ble list workload correspond bench mark suit usimm simul arbitrari multi applic row bank column block offset map maximis row buffer local bankch column block offset row row bankch column block offset xor map permut base interleav bankch column block offset row xor col row bankch column block offsetcol map minimalist open scheme figur address interleav scheme workload multipl trace increas varieti memori access pattern set usimm multi applic produc random workload mix combin thread thread thread appli cation tabl list multi core workload con sider prefix singl thread workload present tabl experi consid work load mix memori footprint evalu perfor manc closur predictor care studi carri perform accuraci number mislead instanc plicat target small portion memori predict behavior small number perform counter plicat access memori space difficult track applic access pattern counter happi fair evalu methodolog sure memori trace cover wide rang access pattern aim monitor total physic access memori footprint applic time confirm singl thread plicat averag thread workload averag thread workload averag thread workload averag discuss analyz closur pol ici predict scheme compar happi execut time accuraci scalabl jump result graph sum mari help happi implement hybrid pol benchmark suit spec parsec commerci gemsfdtd astar canneal streamclust cactusadm gcc blackschol gcc gcc facesim gcc gcc ferret gcc mcf fluidanim biobench milc omnetpp freqmin mummer soplex swaption tigr xalancbmk zeusmp hpc libquantum lesli tabl standard workload benchmark suit ici call hybrid happi breviti happi implement intel adapt open polici call intel adapt happi breviti figur figur maliz static profil lower bar better perform predict accuraci understand predict accuraci differ ent type closur predictor pitfal instanc predict accuraci case hybrid pre dictor straight forward predict outcom open close binari classif case intel adapt techniqu accuraci describ base timeout regress consid scenario open clock cycl hit intel adapt predict clock cycl case predict accuraci calcul differ fair evalu predictor natur predict calcul pre diction accuraci base hit predict outcom fact main purpos polici predictor increas hit reduc miss dram calcul oracl hit maximum hit perfect predictor oracl miss minimum miss hav ing perfect predictor evalu actual hit miss occur execut time workload oracl number figur present predict accuraci gmean differ ent predictor workload evalu work open close polici deliv maximum predict accuraci hit miss open polici leav open cover hit system miss close polici behav opposit scenario hybrid polici deliv moder hit predict accuraci intel adapt fix open deliv good predict accuraci hit miss happi implementa tion intel adapt hybrid accur origin implement predic tion accuraci number justifi execut time pre sent figur accuraci conclud hit predict accuraci higher impact execut time predict accuraci ope age clo age hyb rid hyb hap fix pen int ape int ape hap figur predict accuraci predictor perform analysi figur summar perform predict algorithm normal static profil ing benchmark bargraph fig ure repres geometr gmean execut time number run workload categori detail perform pre diction algorithm individu workload present figur figur confirm static closur polici deliv optimum execut time workload correspond ing workload hpc spec benchmark prefer open polici hand cor respond workload parsec biobench commerci workload prefer open pol ici overview experiment best closur predict scheme intel adapt happi deliv better averag perfor manc workload spec parsec biobench hpc commerci gmean staac openhpag closehpag hybrid hybridhhappi fixedhopen intelhadapav intelhadapavehhappi figur averag relat perform static profil singl thread workload sta openfpag close hybrid hybridfhappi fixedfopen intelfadap intelfadap vefhappi figur relat perform static profil hpc workload gem sfd td_ asta r_b bzip bzip cac tus adm gcc gcc gcc gcc _cp gcc gcc _sc lesl libq uan tum mcf mil c_s net pp_ sop lex_ sph xala ncb zeu smp stakc openppag close hybrid hybridphappi fixedpopen intelpadapkv intelpadapkvephappi figur relat perform static profil spec workload black canneal face ferret freq stream swapt mummer sta openjpag close hybrid hybridjhappi fixedjopen inteljadap inteljadap vejhappi figur relat perform static profil parsec biobench commerci workload gmean sta openjpag closejpag hybrid hybridjhappi fixedjopen inteljadap inteljadap vejhappi figur relat perform static profil multi core workload comparison open close polici spectiv happi implement hybrid intel adapt achiev perform compar origin implement closur polici albeit lower hardwar overhead compar intel adapt intel adapt happi polici happi implement reduc cost implement evalu memori size memori size improv formanc behavior observ hybrid hybrid happi hybrid happi reduct cost implement evalu memori size mem ori size improv perform workload figur present multi thread plicat high happi perfor manc consist deliv perform origin implement experiment sult intel adapt happi deliv better averag perform work load comparison open close polici sensit address map scheme investig sensit happi dress map select best closur polici intel adapt happi predictor present paper evalu three address map present figur figur illustr predict accuraci intel adapt origin happi implement dif ferent map scheme happi implement intel adapt deliv ident better origi nal implement matter address map map map map intel intel happi figur hit predict accuraci address map sensit memori size evalu happi dram size happi consist behaviour memori size increas experimen tal suggest effect factor happi perform util memori address space size memori reason con sider memori organ memori space util multithread experi ment present figur map map map intel intel happi figur predict accuraci address map situat happi deliv competit perform origin implemen tation hybrid intel adapt polici reduc hardwar overhead scalabl memori size figur depict requir storag byte predict algorithm size memori happi implement hybrid predict tech niqu order magnitud cheaper origin implement deliv perform origin implementa tion case intel adapt closur polici happi implement requir sourc origin implement memori size memori size grow intel adapt happi outperform scal abil origin implement memori size tabl depict requir perform counter closur polici happi consid memori sys tem channel rank bank row memori size hybrid hybridbhappi intelbadapjv intelbadapjvebhappi figur scalabl closur predict algorithm implement requir counter hybrid hybrid happi intel adapt intel happi tabl requir perform counter closur polici multi core workload tabl random generat multi core workload predict algorithm weak strength natur implement structur predictor work specif situat discuss situat static polici open polici work best high local workload degrad perform dram workload high random dynam memori access close polici complet opposit behavior parsec spec workload good exampl behavior open close polici fix open perform type gorithm fair suscept predefin timeout methodolog present select equal trc min imum time limit consecut access row bank experi time delay opportun captur hit pre sent figur memori intens thread high local memori intens low local mummer tigr techniqu work well reason categori time interv memori request higher fix timeout techniqu will close row hit second categori time interv tween memori request lower fix timeout row open unnecessari time lead conflict hybrid integr satur counter employ categori origin happi impl mentat train number hit conflict face predict curaci type techniqu fair sensit distribut hit conflict dram instanc streamclust present behavior intel adapt experi pre diction algorithm best present scheme paper weak techniqu updat granular periment time check suggest aggress closur polici crement decrement updat ing granular step increment decrement deliv fine tune reduc train ing rate predict techniqu workload applic access pattern behavior chang frequent high low local access pattern time phase intel adapt scheme deliv best perform behavior observ canneal happi explain advan tage happi propos techniqu happi weak consid global natur happi implement pect happi perform effici fine grain scheme workload fair dynam behav ior target small dram local workload tigr flexibl happi proof concept physi cal address bit sourc extract encod code techniqu happi fair flexibl tool appli predict algo rithm practic cost implement make feasibl paper appli happi complet predict scheme perform scalabil iti scheme improv closur polici candid vantag knowledg present happi paper will interest case futur relatedwork succinct prior area catego rize main group access base time base techniqu access base techniqu monitor histori row hit row miss dif ferent granular dram predict futur closur polici row bank dram memori system propos level dynam sdram polici predictor collect row hit behavior access histori regist entri histori regist bit satur counter track closur polici access huan propos processor direct dynam polici processor track row access bank predict hit miss futur memori request processor send memori control closur memori access awashti track histori tabl number access row close row open number expect access row look record entri access row tori tabl row open entri access row will close expect number access suggest histori tabl techniqu access base closur predict time base techniqu focus predict ing optimum time row left open blackmor present quantit analysi closur predictor work focus intel adapt polici structur improv introduc inter arriv distribut concept stonkov concept live time dead time predict closur live time time interv open row access row dead time interv access open row close predictor predict live time predict row enter dead time riod row will close dram access will open futur access work kaseridi concept dram minimum time limi tation trc activ bank specul leav open trc period sum happi techniqu con sider encod base memori address bit fere compact store histori inform predict addit appli happi time base intel adapt happi access base techniqu hybrid happi conclus dram perform depend memori cess pattern number hit conflict occur time modern dram control employ advanc closur polici predictor improv perform tran form conflict empti close access row time empti case hit keep open cess row longer time main challeng balanc predict accuraci predictor manag hardwar overhead scalabl increas size dram describ happi compact effici binari encod techniqu allevi scalabl problem dram closur predictor happi reli simpl observ strong correl physic address bit mem ori address request processor inter nal structur dram fix address map scheme physic address bit carri memori control pre dict hit conflict cess consid requir perform coun ter monitor unit need closur predict algorithm encod physic address bit doubl size dram impli extra physic address bit happi extra monitor unit requir predict dram closur polici size memori doubl happi offer smallest hardwar overhead implement dynam dram closur predictor algorithm evalu happi appli tradi tional hybrid closur polici well state art intel adapt open polici includ intel xeon experiment happi implement intel adapt pol ici reduc cost implement evalu memori size mem ori size maintain predict accuraci case studi reduc tion cost implement evalu memori size memori size maintain predict accuraci experi ment report accuraci predictor studi sensit memori address map scenario happi maintain key advantag offer degrad predic tion accuraci reduc hardwar overhead acknowledg lead receiv fund european seventh framework programm grant agreement axl project http mikel luja fund royal societi univers fellowship support epsrc grant dome pamela refer john ousterhout ramcloud ongaro rumbl stutsman ousterhout rosenblum fast crash recoveri ramcloud proceed twenti third acm symposium oper system principl acm jacob wang memori system cach dram disk morgan kaufmann itoh vlsi memori chip design springer york keeth dram circuit design fundament high speed topic wiley ousterhout agraw erickson kozyraki leverich mazi res mitra narayanan parulkar rosenblum case ramcloud scalabl high perform storag entir dram acm sigop oper system review dodd adapt manag juli patent rajind gill want sdram memori afraid intel intel xeon processor brown ensembl learn encyclopedia machin learn chatterje balasubramonian shevgoor pugsley udipi shafie sudan awasthi chishti usimm utah simul memori modul univers utah tech rep kaseridi stuech john minimalist open dram mode schedul polici core era proceed annual ieee acm intern symposium microarchitectur acm zhang zhu zhang permut base interleav scheme reduc row buffer conflict exploit data local proceed annual acm ieee intern symposium microarchitectur acm bienia kumar singh parsec benchmark suit character architectur implic proceed intern confer parallel architectur compil techniqu acm dixit spec benchmark parallel comput albayraktaroglu jaleel franklin jacob tseng yeung biobench benchmark suit bioinformat applic perform analysi system softwar ispass ieee intern symposium ieee agarw davi predict dynam sdram control polici embed comput system architectur model simul springer huan liu processor direct dynam polici advanc comput system architectur springer awasthi nellan balasubramonian davi predict base dram row buffer manag core era parallel architectur compil techniqu pact intern confer ieee park park histori base memori mode predict improv memori perform circuit system isca proceed intern symposium ieee chen dram precharg polici base address analysi digit system design architectur method tool dsd euromicro confer ieee miura ayukawa watanab dynam sdram mode control scheme low power system bit risc cpu proceed intern symposium low power electron design acm stankov milenkov access latenc reduct contemporari dram memori facta universitati seri electron energet stankov milenkov dram control close predictor comput tool eurocon intern confer ieee stankov milenkov dram control complet predictor preliminari telecommun modern satellit cabl broadcast servic intern confer ieee schumann design memori control digit person workstat digit technic journal blackmor quantit analysi memori control polici note 