<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: DMA peripheral API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__dma__file.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">DMA peripheral API<div class="ingroups"><a class="el" href="group__peripheral__apis.html">Peripheral APIs</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>DMA library for the multi channel controller found in F0/1/3 &amp; L/G parts.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for DMA peripheral API:</div>
<div class="dyncontent">
<div class="center"><img src="group__dma__file.png" border="0" usemap="#agroup____dma____file" alt=""/></div>
<map name="agroup____dma____file" id="agroup____dma____file">
<area shape="rect" title="DMA library for the multi channel controller found in F0/1/3 &amp; L/G parts." alt="" coords="173,5,321,31"/>
<area shape="rect" href="group__peripheral__apis.html" title="APIs for device peripherals." alt="" coords="5,5,125,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa0e2c035b7be3a35d966b5d3f4576cd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gaa0e2c035b7be3a35d966b5d3f4576cd6">dma_channel_reset</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:gaa0e2c035b7be3a35d966b5d3f4576cd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Reset.  <a href="group__dma__file.html#gaa0e2c035b7be3a35d966b5d3f4576cd6">More...</a><br /></td></tr>
<tr class="separator:gaa0e2c035b7be3a35d966b5d3f4576cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40a8639d6c302311f96cfe757149d65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gac40a8639d6c302311f96cfe757149d65">dma_clear_interrupt_flags</a> (uint32_t dma, uint8_t channel, uint32_t interrupts)</td></tr>
<tr class="memdesc:gac40a8639d6c302311f96cfe757149d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Clear Interrupt Flag.  <a href="group__dma__file.html#gac40a8639d6c302311f96cfe757149d65">More...</a><br /></td></tr>
<tr class="separator:gac40a8639d6c302311f96cfe757149d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bbc4d202b36d8e8a198210b73b55fd5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga2bbc4d202b36d8e8a198210b73b55fd5">dma_get_interrupt_flag</a> (uint32_t dma, uint8_t channel, uint32_t interrupt)</td></tr>
<tr class="memdesc:ga2bbc4d202b36d8e8a198210b73b55fd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Read Interrupt Flag.  <a href="group__dma__file.html#ga2bbc4d202b36d8e8a198210b73b55fd5">More...</a><br /></td></tr>
<tr class="separator:ga2bbc4d202b36d8e8a198210b73b55fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831d792923d1f4934ea1502a178fde2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gad831d792923d1f4934ea1502a178fde2">dma_enable_mem2mem_mode</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:gad831d792923d1f4934ea1502a178fde2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Memory to Memory Transfers.  <a href="group__dma__file.html#gad831d792923d1f4934ea1502a178fde2">More...</a><br /></td></tr>
<tr class="separator:gad831d792923d1f4934ea1502a178fde2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f69698a62a464cf9854ec02461bec89"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga1f69698a62a464cf9854ec02461bec89">dma_set_priority</a> (uint32_t dma, uint8_t channel, uint32_t prio)</td></tr>
<tr class="memdesc:ga1f69698a62a464cf9854ec02461bec89"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Set Priority.  <a href="group__dma__file.html#ga1f69698a62a464cf9854ec02461bec89">More...</a><br /></td></tr>
<tr class="separator:ga1f69698a62a464cf9854ec02461bec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4e5396e694acaf0076172051b0bc73b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gaf4e5396e694acaf0076172051b0bc73b">dma_set_memory_size</a> (uint32_t dma, uint8_t channel, uint32_t mem_size)</td></tr>
<tr class="memdesc:gaf4e5396e694acaf0076172051b0bc73b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Set Memory Word Width.  <a href="group__dma__file.html#gaf4e5396e694acaf0076172051b0bc73b">More...</a><br /></td></tr>
<tr class="separator:gaf4e5396e694acaf0076172051b0bc73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a8decadc1f0b0c57bd1bb8af31ff1e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gae7a8decadc1f0b0c57bd1bb8af31ff1e">dma_set_peripheral_size</a> (uint32_t dma, uint8_t channel, uint32_t peripheral_size)</td></tr>
<tr class="memdesc:gae7a8decadc1f0b0c57bd1bb8af31ff1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Set Peripheral Word Width.  <a href="group__dma__file.html#gae7a8decadc1f0b0c57bd1bb8af31ff1e">More...</a><br /></td></tr>
<tr class="separator:gae7a8decadc1f0b0c57bd1bb8af31ff1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4603fbb63b0bc28f40e12b574d8dca06"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga4603fbb63b0bc28f40e12b574d8dca06">dma_enable_memory_increment_mode</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga4603fbb63b0bc28f40e12b574d8dca06"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Memory Increment after Transfer.  <a href="group__dma__file.html#ga4603fbb63b0bc28f40e12b574d8dca06">More...</a><br /></td></tr>
<tr class="separator:ga4603fbb63b0bc28f40e12b574d8dca06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c403250cd21d8d58c5e7a6041e8ece5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga2c403250cd21d8d58c5e7a6041e8ece5">dma_disable_memory_increment_mode</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga2c403250cd21d8d58c5e7a6041e8ece5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Memory Increment after Transfer.  <a href="group__dma__file.html#ga2c403250cd21d8d58c5e7a6041e8ece5">More...</a><br /></td></tr>
<tr class="separator:ga2c403250cd21d8d58c5e7a6041e8ece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815827721ac00bc6c5861ac72e969da6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga815827721ac00bc6c5861ac72e969da6">dma_enable_peripheral_increment_mode</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga815827721ac00bc6c5861ac72e969da6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Peripheral Increment after Transfer.  <a href="group__dma__file.html#ga815827721ac00bc6c5861ac72e969da6">More...</a><br /></td></tr>
<tr class="separator:ga815827721ac00bc6c5861ac72e969da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab68711de9988ae47bab7e02ff6d90577"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gab68711de9988ae47bab7e02ff6d90577">dma_disable_peripheral_increment_mode</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:gab68711de9988ae47bab7e02ff6d90577"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Peripheral Increment after Transfer.  <a href="group__dma__file.html#gab68711de9988ae47bab7e02ff6d90577">More...</a><br /></td></tr>
<tr class="separator:gab68711de9988ae47bab7e02ff6d90577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbce5e1378bc9468a7ab36e1994139b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga9bbce5e1378bc9468a7ab36e1994139b">dma_enable_circular_mode</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga9bbce5e1378bc9468a7ab36e1994139b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Memory Circular Mode.  <a href="group__dma__file.html#ga9bbce5e1378bc9468a7ab36e1994139b">More...</a><br /></td></tr>
<tr class="separator:ga9bbce5e1378bc9468a7ab36e1994139b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6948cc934466d0b26c6fffaecdb999"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga5e6948cc934466d0b26c6fffaecdb999">dma_set_read_from_peripheral</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga5e6948cc934466d0b26c6fffaecdb999"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Transfers from a Peripheral.  <a href="group__dma__file.html#ga5e6948cc934466d0b26c6fffaecdb999">More...</a><br /></td></tr>
<tr class="separator:ga5e6948cc934466d0b26c6fffaecdb999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1446d08000d09fe53ccc60f51baee51a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga1446d08000d09fe53ccc60f51baee51a">dma_set_read_from_memory</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga1446d08000d09fe53ccc60f51baee51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Transfers from Memory.  <a href="group__dma__file.html#ga1446d08000d09fe53ccc60f51baee51a">More...</a><br /></td></tr>
<tr class="separator:ga1446d08000d09fe53ccc60f51baee51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0cf00a33e2e4db3678fb03ea9df9848"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gaa0cf00a33e2e4db3678fb03ea9df9848">dma_enable_transfer_error_interrupt</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:gaa0cf00a33e2e4db3678fb03ea9df9848"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Interrupt on Transfer Error.  <a href="group__dma__file.html#gaa0cf00a33e2e4db3678fb03ea9df9848">More...</a><br /></td></tr>
<tr class="separator:gaa0cf00a33e2e4db3678fb03ea9df9848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d83c30e746520f4376db4d507203cdd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga4d83c30e746520f4376db4d507203cdd">dma_disable_transfer_error_interrupt</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga4d83c30e746520f4376db4d507203cdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Interrupt on Transfer Error.  <a href="group__dma__file.html#ga4d83c30e746520f4376db4d507203cdd">More...</a><br /></td></tr>
<tr class="separator:ga4d83c30e746520f4376db4d507203cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbcda7ee605e555d66cbf99e4bc156af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gadbcda7ee605e555d66cbf99e4bc156af">dma_enable_half_transfer_interrupt</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:gadbcda7ee605e555d66cbf99e4bc156af"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Interrupt on Transfer Half Complete.  <a href="group__dma__file.html#gadbcda7ee605e555d66cbf99e4bc156af">More...</a><br /></td></tr>
<tr class="separator:gadbcda7ee605e555d66cbf99e4bc156af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a04611f195e968869795da7bb1a962e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga7a04611f195e968869795da7bb1a962e">dma_disable_half_transfer_interrupt</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga7a04611f195e968869795da7bb1a962e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Interrupt on Transfer Half Complete.  <a href="group__dma__file.html#ga7a04611f195e968869795da7bb1a962e">More...</a><br /></td></tr>
<tr class="separator:ga7a04611f195e968869795da7bb1a962e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2342cb0ead24ea5274d2cc0e3c7c1c7b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga2342cb0ead24ea5274d2cc0e3c7c1c7b">dma_enable_transfer_complete_interrupt</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga2342cb0ead24ea5274d2cc0e3c7c1c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable Interrupt on Transfer Complete.  <a href="group__dma__file.html#ga2342cb0ead24ea5274d2cc0e3c7c1c7b">More...</a><br /></td></tr>
<tr class="separator:ga2342cb0ead24ea5274d2cc0e3c7c1c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145370b8df947290a81f8d69f03d2ef3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga145370b8df947290a81f8d69f03d2ef3">dma_disable_transfer_complete_interrupt</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga145370b8df947290a81f8d69f03d2ef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable Interrupt on Transfer Complete.  <a href="group__dma__file.html#ga145370b8df947290a81f8d69f03d2ef3">More...</a><br /></td></tr>
<tr class="separator:ga145370b8df947290a81f8d69f03d2ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ceb0c8c8ce56a288bca8180d426c178"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga8ceb0c8c8ce56a288bca8180d426c178">dma_enable_channel</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga8ceb0c8c8ce56a288bca8180d426c178"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Enable.  <a href="group__dma__file.html#ga8ceb0c8c8ce56a288bca8180d426c178">More...</a><br /></td></tr>
<tr class="separator:ga8ceb0c8c8ce56a288bca8180d426c178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a414141caca0417be5def3b1c8e661a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga6a414141caca0417be5def3b1c8e661a">dma_disable_channel</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga6a414141caca0417be5def3b1c8e661a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Disable.  <a href="group__dma__file.html#ga6a414141caca0417be5def3b1c8e661a">More...</a><br /></td></tr>
<tr class="separator:ga6a414141caca0417be5def3b1c8e661a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e4413e433bfb1f1909eb44abc855e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#gaf3e4413e433bfb1f1909eb44abc855e3">dma_set_peripheral_address</a> (uint32_t dma, uint8_t channel, uint32_t address)</td></tr>
<tr class="memdesc:gaf3e4413e433bfb1f1909eb44abc855e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Set the Peripheral Address.  <a href="group__dma__file.html#gaf3e4413e433bfb1f1909eb44abc855e3">More...</a><br /></td></tr>
<tr class="separator:gaf3e4413e433bfb1f1909eb44abc855e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24372b0a92d96913ababcbe0ad0a7e98"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga24372b0a92d96913ababcbe0ad0a7e98">dma_set_memory_address</a> (uint32_t dma, uint8_t channel, uint32_t address)</td></tr>
<tr class="memdesc:ga24372b0a92d96913ababcbe0ad0a7e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Set the Base Memory Address.  <a href="group__dma__file.html#ga24372b0a92d96913ababcbe0ad0a7e98">More...</a><br /></td></tr>
<tr class="separator:ga24372b0a92d96913ababcbe0ad0a7e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f75b28f975552666b8554495b6eefa5"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga3f75b28f975552666b8554495b6eefa5">dma_get_number_of_data</a> (uint32_t dma, uint8_t channel)</td></tr>
<tr class="memdesc:ga3f75b28f975552666b8554495b6eefa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Get the Transfer Block Size.  <a href="group__dma__file.html#ga3f75b28f975552666b8554495b6eefa5">More...</a><br /></td></tr>
<tr class="separator:ga3f75b28f975552666b8554495b6eefa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d9bf8f1d34626faae129830dad95a78"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__file.html#ga3d9bf8f1d34626faae129830dad95a78">dma_set_number_of_data</a> (uint32_t dma, uint8_t channel, uint16_t number)</td></tr>
<tr class="memdesc:ga3d9bf8f1d34626faae129830dad95a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Set the Transfer Block Size.  <a href="group__dma__file.html#ga3d9bf8f1d34626faae129830dad95a78">More...</a><br /></td></tr>
<tr class="separator:ga3d9bf8f1d34626faae129830dad95a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >DMA library for the multi channel controller found in F0/1/3 &amp; L/G parts. </p>
<dl class="section author"><dt>Author</dt><dd> &copy;  2010 Thomas Otto <a href="#" onclick="location.href='mai'+'lto:'+'tom'+'mi'+'@vi'+'ad'+'min'+'.o'+'rg'; return false;">tommi<span class="obfuscator">.nosp@m.</span>@via<span class="obfuscator">.nosp@m.</span>dmin.<span class="obfuscator">.nosp@m.</span>org</a></dd></dl>
<p>This library supports the DMA Control System in the STM32 series of ARM Cortex Microcontrollers by ST Microelectronics.</p>
<p >Up to two DMA controllers are supported. 12 DMA channels are allocated 7 to the first DMA controller and 5 to the second. Each channel is connected to between 3 and 6 hardware peripheral DMA signals in a logical OR arrangement.</p>
<p >DMA transfers can be configured to occur between peripheral and memory in any combination including memory to memory. Circular mode transfers are also supported in transfers involving a peripheral. An arbiter is provided to resolve priority DMA requests. Transfers can be made with 8, 16 or 32 bit words.</p>
<p >LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa0e2c035b7be3a35d966b5d3f4576cd6" name="gaa0e2c035b7be3a35d966b5d3f4576cd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0e2c035b7be3a35d966b5d3f4576cd6">&#9670;&nbsp;</a></span>dma_channel_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_channel_reset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Reset. </p>
<p >The channel is disabled and configuration registers are cleared.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00054">54</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, <a class="el" href="dma__common__l1f013_8h_source.html#l00122">DMA_CMAR</a>, <a class="el" href="dma__common__l1f013_8h_source.html#l00081">DMA_CNDTR</a>, <a class="el" href="dma__common__l1f013_8h_source.html#l00101">DMA_CPAR</a>, <a class="el" href="dma__common__l1f013_8h_source.html#l00056">DMA_IFCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00278">DMA_IFCR_CIF</a>.</p>

</div>
</div>
<a id="gac40a8639d6c302311f96cfe757149d65" name="gac40a8639d6c302311f96cfe757149d65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40a8639d6c302311f96cfe757149d65">&#9670;&nbsp;</a></span>dma_clear_interrupt_flags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_clear_interrupt_flags </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Clear Interrupt Flag. </p>
<p >The interrupt flag for the channel is cleared. More than one interrupt for the same channel may be cleared by using the logical OR of the interrupt flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: <a class="el" href="group__dma__ch.html">DMA Channel Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupts</td><td>unsigned int32. Logical OR of interrupt numbers: <a class="el" href="group__dma__if__offset.html">DMA Interrupt Flag Offsets within channel flag</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00080">80</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00165">DMA_FLAG_OFFSET</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00056">DMA_IFCR</a>.</p>

</div>
</div>
<a id="ga6a414141caca0417be5def3b1c8e661a" name="ga6a414141caca0417be5def3b1c8e661a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a414141caca0417be5def3b1c8e661a">&#9670;&nbsp;</a></span>dma_disable_channel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_channel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable. </p>
<dl class="section note"><dt>Note</dt><dd>The DMA channel registers retain their values when the channel is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00376">376</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>.</p>

</div>
</div>
<a id="ga7a04611f195e968869795da7bb1a962e" name="ga7a04611f195e968869795da7bb1a962e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a04611f195e968869795da7bb1a962e">&#9670;&nbsp;</a></span>dma_disable_half_transfer_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_half_transfer_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable Interrupt on Transfer Half Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00325">325</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>.</p>

</div>
</div>
<a id="ga2c403250cd21d8d58c5e7a6041e8ece5" name="ga2c403250cd21d8d58c5e7a6041e8ece5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c403250cd21d8d58c5e7a6041e8ece5">&#9670;&nbsp;</a></span>dma_disable_memory_increment_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_memory_increment_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable Memory Increment after Transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00201">201</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>.</p>

</div>
</div>
<a id="gab68711de9988ae47bab7e02ff6d90577" name="gab68711de9988ae47bab7e02ff6d90577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab68711de9988ae47bab7e02ff6d90577">&#9670;&nbsp;</a></span>dma_disable_peripheral_increment_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_peripheral_increment_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable Peripheral Increment after Transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00229">229</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>.</p>

</div>
</div>
<a id="ga145370b8df947290a81f8d69f03d2ef3" name="ga145370b8df947290a81f8d69f03d2ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga145370b8df947290a81f8d69f03d2ef3">&#9670;&nbsp;</a></span>dma_disable_transfer_complete_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_transfer_complete_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable Interrupt on Transfer Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00349">349</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>.</p>

</div>
</div>
<a id="ga4d83c30e746520f4376db4d507203cdd" name="ga4d83c30e746520f4376db4d507203cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d83c30e746520f4376db4d507203cdd">&#9670;&nbsp;</a></span>dma_disable_transfer_error_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_disable_transfer_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Disable Interrupt on Transfer Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00301">301</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>.</p>

</div>
</div>
<a id="ga8ceb0c8c8ce56a288bca8180d426c178" name="ga8ceb0c8c8ce56a288bca8180d426c178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ceb0c8c8ce56a288bca8180d426c178">&#9670;&nbsp;</a></span>dma_enable_channel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_channel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00361">361</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00353">DMA_CCR_EN</a>.</p>

</div>
</div>
<a id="ga9bbce5e1378bc9468a7ab36e1994139b" name="ga9bbce5e1378bc9468a7ab36e1994139b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bbce5e1378bc9468a7ab36e1994139b">&#9670;&nbsp;</a></span>dma_enable_circular_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_circular_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Memory Circular Mode. </p>
<p >After the number of bytes/words to be transferred has been completed, the original transfer block size, memory and peripheral base addresses are reloaded and the process repeats.</p>
<dl class="section note"><dt>Note</dt><dd>This cannot be used with memory to memory mode, which is explicitly disabled here.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00248">248</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00338">DMA_CCR_CIRC</a>.</p>

</div>
</div>
<a id="gadbcda7ee605e555d66cbf99e4bc156af" name="gadbcda7ee605e555d66cbf99e4bc156af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbcda7ee605e555d66cbf99e4bc156af">&#9670;&nbsp;</a></span>dma_enable_half_transfer_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_half_transfer_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Interrupt on Transfer Half Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00313">313</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00347">DMA_CCR_HTIE</a>.</p>

</div>
</div>
<a id="gad831d792923d1f4934ea1502a178fde2" name="gad831d792923d1f4934ea1502a178fde2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad831d792923d1f4934ea1502a178fde2">&#9670;&nbsp;</a></span>dma_enable_mem2mem_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_mem2mem_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Memory to Memory Transfers. </p>
<p >Memory to memory transfers do not require a trigger to activate each transfer. Transfers begin immediately the channel has been enabled, and proceed without intervention.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00117">117</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00292">DMA_CCR_MEM2MEM</a>.</p>

</div>
</div>
<a id="ga4603fbb63b0bc28f40e12b574d8dca06" name="ga4603fbb63b0bc28f40e12b574d8dca06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4603fbb63b0bc28f40e12b574d8dca06">&#9670;&nbsp;</a></span>dma_enable_memory_increment_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_memory_increment_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Memory Increment after Transfer. </p>
<p >Following each transfer the current memory address is incremented by 1, 2 or 4 depending on the data size set in <a class="el" href="group__dma__file.html#gaf4e5396e694acaf0076172051b0bc73b">dma_set_memory_size</a>. The value held by the base memory address register is unchanged.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00189">189</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00332">DMA_CCR_MINC</a>.</p>

</div>
</div>
<a id="ga815827721ac00bc6c5861ac72e969da6" name="ga815827721ac00bc6c5861ac72e969da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga815827721ac00bc6c5861ac72e969da6">&#9670;&nbsp;</a></span>dma_enable_peripheral_increment_mode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_peripheral_increment_mode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Peripheral Increment after Transfer. </p>
<p >Following each transfer the current peripheral address is incremented by 1, 2 or 4 depending on the data size set in <a class="el" href="group__dma__file.html#gae7a8decadc1f0b0c57bd1bb8af31ff1e">dma_set_peripheral_size</a>. The value held by the base peripheral address register is unchanged.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00217">217</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00335">DMA_CCR_PINC</a>.</p>

</div>
</div>
<a id="ga2342cb0ead24ea5274d2cc0e3c7c1c7b" name="ga2342cb0ead24ea5274d2cc0e3c7c1c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2342cb0ead24ea5274d2cc0e3c7c1c7b">&#9670;&nbsp;</a></span>dma_enable_transfer_complete_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_transfer_complete_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Interrupt on Transfer Complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00337">337</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00350">DMA_CCR_TCIE</a>.</p>

</div>
</div>
<a id="gaa0cf00a33e2e4db3678fb03ea9df9848" name="gaa0cf00a33e2e4db3678fb03ea9df9848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0cf00a33e2e4db3678fb03ea9df9848">&#9670;&nbsp;</a></span>dma_enable_transfer_error_interrupt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_enable_transfer_error_interrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Interrupt on Transfer Error. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00289">289</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00344">DMA_CCR_TEIE</a>.</p>

</div>
</div>
<a id="ga2bbc4d202b36d8e8a198210b73b55fd5" name="ga2bbc4d202b36d8e8a198210b73b55fd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2bbc4d202b36d8e8a198210b73b55fd5">&#9670;&nbsp;</a></span>dma_get_interrupt_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dma_get_interrupt_flag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>interrupt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Read Interrupt Flag. </p>
<p >The interrupt flag for the channel is returned.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: <a class="el" href="group__dma__ch.html">DMA Channel Number</a> </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">interrupt</td><td>unsigned int32. Interrupt number: <a class="el" href="group__dma__if__offset.html">DMA Interrupt Flag Offsets within channel flag</a> </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool interrupt flag is set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00099">99</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00165">DMA_FLAG_OFFSET</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00051">DMA_ISR</a>.</p>

</div>
</div>
<a id="ga3f75b28f975552666b8554495b6eefa5" name="ga3f75b28f975552666b8554495b6eefa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f75b28f975552666b8554495b6eefa5">&#9670;&nbsp;</a></span>dma_get_number_of_data()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t dma_get_number_of_data </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Get the Transfer Block Size. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>unsigned int16. Number of remaining data words to transfer (65535 maximum). </dd></dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00429">429</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00081">DMA_CNDTR</a>.</p>

</div>
</div>
<a id="ga24372b0a92d96913ababcbe0ad0a7e98" name="ga24372b0a92d96913ababcbe0ad0a7e98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24372b0a92d96913ababcbe0ad0a7e98">&#9670;&nbsp;</a></span>dma_set_memory_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_address </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Set the Base Memory Address. </p>
<dl class="section note"><dt>Note</dt><dd>The DMA channel must be disabled before setting this address. This function has no effect if the channel is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>unsigned int32. Memory Initial Address. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00413">413</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, <a class="el" href="dma__common__l1f013_8h_source.html#l00353">DMA_CCR_EN</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00122">DMA_CMAR</a>.</p>

</div>
</div>
<a id="gaf4e5396e694acaf0076172051b0bc73b" name="gaf4e5396e694acaf0076172051b0bc73b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4e5396e694acaf0076172051b0bc73b">&#9670;&nbsp;</a></span>dma_set_memory_size()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_memory_size </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mem_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Set Memory Word Width. </p>
<p >Set the memory word width 8 bits, 16 bits, or 32 bits. Refer to datasheet for alignment information if the source and destination widths do not match.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mem_size</td><td>unsigned int32. Memory word width <a class="el" href="group__dma__ch__memwidth.html">DMA Channel Memory Word Width</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00151">151</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00316">DMA_CCR_MSIZE_MASK</a>.</p>

</div>
</div>
<a id="ga3d9bf8f1d34626faae129830dad95a78" name="ga3d9bf8f1d34626faae129830dad95a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3d9bf8f1d34626faae129830dad95a78">&#9670;&nbsp;</a></span>dma_set_number_of_data()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_number_of_data </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>number</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Set the Transfer Block Size. </p>
<dl class="section note"><dt>Note</dt><dd>The DMA channel must be disabled before setting this count value. The count is not changed if the channel is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">number</td><td>unsigned int16. Number of data words to transfer (65535 maximum). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00446">446</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00081">DMA_CNDTR</a>.</p>

</div>
</div>
<a id="gaf3e4413e433bfb1f1909eb44abc855e3" name="gaf3e4413e433bfb1f1909eb44abc855e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3e4413e433bfb1f1909eb44abc855e3">&#9670;&nbsp;</a></span>dma_set_peripheral_address()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_address </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Set the Peripheral Address. </p>
<p >Set the address of the peripheral register to or from which data is to be transferred. Refer to the documentation for the specific peripheral.</p>
<dl class="section note"><dt>Note</dt><dd>The DMA channel must be disabled before setting this address. This function has no effect if the channel is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">address</td><td>unsigned int32. Peripheral Address. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00395">395</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, <a class="el" href="dma__common__l1f013_8h_source.html#l00353">DMA_CCR_EN</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00101">DMA_CPAR</a>.</p>

</div>
</div>
<a id="gae7a8decadc1f0b0c57bd1bb8af31ff1e" name="gae7a8decadc1f0b0c57bd1bb8af31ff1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7a8decadc1f0b0c57bd1bb8af31ff1e">&#9670;&nbsp;</a></span>dma_set_peripheral_size()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_peripheral_size </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>peripheral_size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Set Peripheral Word Width. </p>
<p >Set the peripheral word width 8 bits, 16 bits, or 32 bits. Refer to datasheet for alignment information if the source and destination widths do not match, or if the peripheral does not support byte or half-word writes.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">peripheral_size</td><td>unsigned int32. Peripheral word width <a class="el" href="group__dma__ch__perwidth.html">DMA Channel Peripheral Word Width</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00171">171</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00328">DMA_CCR_PSIZE_MASK</a>.</p>

</div>
</div>
<a id="ga1f69698a62a464cf9854ec02461bec89" name="ga1f69698a62a464cf9854ec02461bec89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f69698a62a464cf9854ec02461bec89">&#9670;&nbsp;</a></span>dma_set_priority()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_priority </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prio</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Set Priority. </p>
<p >Channel Priority has four levels: low to very high. This has precedence over the hardware priority.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">prio</td><td>unsigned int32. Priority level <a class="el" href="group__dma__ch__pri.html">DMA Channel Priority Levels</a>. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00134">134</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00304">DMA_CCR_PL_MASK</a>.</p>

</div>
</div>
<a id="ga1446d08000d09fe53ccc60f51baee51a" name="ga1446d08000d09fe53ccc60f51baee51a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1446d08000d09fe53ccc60f51baee51a">&#9670;&nbsp;</a></span>dma_set_read_from_memory()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_read_from_memory </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Transfers from Memory. </p>
<p >The data direction is set to read from memory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00277">277</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>, and <a class="el" href="dma__common__l1f013_8h_source.html#l00341">DMA_CCR_DIR</a>.</p>

</div>
</div>
<a id="ga5e6948cc934466d0b26c6fffaecdb999" name="ga5e6948cc934466d0b26c6fffaecdb999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5e6948cc934466d0b26c6fffaecdb999">&#9670;&nbsp;</a></span>dma_set_read_from_peripheral()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_set_read_from_peripheral </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Enable Transfers from a Peripheral. </p>
<p >The data direction is set to read from a peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">dma</td><td>unsigned int32. DMA controller base address: DMA1 or DMA2 </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">channel</td><td>unsigned int8. Channel number: 1-7 for DMA1 or 1-5 for DMA2 </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="dma__common__l1f013_8c_source.html#l00263">263</a> of file <a class="el" href="dma__common__l1f013_8c_source.html">dma_common_l1f013.c</a>.</p>

<p class="reference">References <a class="el" href="dma__common__l1f013_8h_source.html#l00061">DMA_CCR</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:23 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
