mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Interleave': File exists
> Benchmarks for BWA 0.7.12: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2593019.MEM-Interleave.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3191.352 CPU sec, 63.727 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3732.169 CPU sec, 61.358 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3787.866 CPU sec, 61.226 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1526.873 CPU sec, 24.171 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 243.708 sec; CPU: 12284.582 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2593019.MEM-Interleave.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.249 CPU sec, 24.924 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.509 CPU sec, 22.256 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.988 CPU sec, 22.315 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.306 CPU sec, 22.355 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.517 CPU sec, 22.697 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.183 CPU sec, 22.810 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.784 CPU sec, 22.865 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.902 CPU sec, 22.215 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.506 CPU sec, 22.327 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.191 CPU sec, 22.315 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.383 CPU sec, 22.514 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.305 CPU sec, 22.739 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.447 CPU sec, 23.258 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.437 CPU sec, 22.234 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.748 CPU sec, 22.206 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 176.785 CPU sec, 22.195 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.224 CPU sec, 22.300 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.006 CPU sec, 22.415 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 178.521 CPU sec, 22.398 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.582 CPU sec, 22.876 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 180.186 CPU sec, 22.704 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 177.891 CPU sec, 22.363 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 179.294 CPU sec, 22.560 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.757 CPU sec, 22.844 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.198 CPU sec, 23.072 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.121 CPU sec, 22.845 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.968 CPU sec, 23.148 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.199 CPU sec, 4.992 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 621.594 sec; CPU: 4894.028 sec

 Performance counter stats for 'numactl --interleave=0 --physcpubind=0-7 ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      7,872,070,841 cache-misses                                                  (21.71%)
S0       16 11,891,555,968,458 cycles                    #    0.000 GHz                      (21.89%)
S0       16 11,921,566,747,992 instructions              #   63.04  insns per cycle        
                                             #    0.00  stalled cycles per insn  (27.45%)
S0       16          4,130,638 cs                                                            (100.00%)
S0       16             15,255 migrations                                                    (100.00%)
S0       16            605,063 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,005,815,196,143 idle-cycles-frontend      #  531.83% frontend cycles idle     (16.89%)
S0       16  1,474,138,814,628 idle-cycles-backend       #  779.46% backend  cycles idle     (16.99%)
S0       16  3,737,872,729,605 L1-dcache-loads                                               (22.62%)
S0       16     48,577,832,565 L1-dcache-load-misses     #   82.42% of all L1-dcache hits    (28.11%)
S0       16     51,199,076,795 L1-dcache-stores                                              (28.17%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.10%)
S0       16      7,855,420,856 L1-icache-load-misses                                         (28.05%)
S0       16     59,233,761,331 LLC-loads                                                     (11.02%)
S0       16     36,361,455,831 LLC-stores                                                    (10.89%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,769,085,686,062 dTLB-loads                                                    (16.55%)
S0       16      6,711,191,702 dTLB-load-misses          #   11.31% of all dTLB cache hits   (16.79%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,644,504,830,365 iTLB-loads                                                    (16.73%)
S0       16         27,856,119 iTLB-load-misses          #    0.07% of all iTLB cache hits   (10.94%)
S0       16  1,006,222,418,506 branch-loads                                                  (16.36%)
S0       16     69,358,683,429 branch-load-misses                                            (21.71%)
S1       16        114,469,754 cache-misses                                                  (20.95%)
S1       16     41,703,224,373 cycles                    #    0.000 GHz                      (21.03%)
S1       16     10,028,060,981 instructions              #    0.00  insns per cycle          (27.41%)
S1       16             55,552 cs                                                            (100.00%)
S1       16              1,645 migrations                                                    (100.00%)
S1       16             29,699 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    299,855,564,902 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.61%)
S1       16     16,047,076,935 idle-cycles-backend       #    0.00% backend  cycles idle     (17.43%)
S1       16      5,062,179,526 L1-dcache-loads                                               (22.66%)
S1       16        244,975,700 L1-dcache-load-misses                                         (28.15%)
S1       16        258,003,646 L1-dcache-stores                                              (28.33%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.99%)
S1       16        107,788,874 L1-icache-load-misses                                         (27.29%)
S1       16        330,437,206 LLC-loads                                                     (11.35%)
S1       16        248,118,369 LLC-stores                                                    (11.17%)
S1       16    <not supported> LLC-prefetches          
S1       16      4,290,294,517 dTLB-loads                                                    (16.73%)
S1       16            185,693 dTLB-load-misses                                              (16.88%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      2,690,492,430 iTLB-loads                                                    (15.53%)
S1       16            107,608 iTLB-load-misses                                              (10.79%)
S1       16      1,839,371,915 branch-loads                                                  (16.17%)
S1       16         17,546,239 branch-load-misses                                            (21.69%)
S2       16        613,959,347 cache-misses                                                  (21.90%)
S2       16    100,378,945,519 cycles                    #    0.000 GHz                      (19.97%)
S2       16     48,025,025,459 instructions              #    0.00  insns per cycle          (27.33%)
S2       16             96,696 cs                                                            (100.00%)
S2       16              9,254 migrations                                                    (100.00%)
S2       16             46,499 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    594,686,213,982 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.10%)
S2       16     46,251,628,987 idle-cycles-backend       #    0.00% backend  cycles idle     (17.76%)
S2       16     24,139,951,307 L1-dcache-loads                                               (24.22%)
S2       16      1,029,884,291 L1-dcache-load-misses                                         (26.03%)
S2       16        997,285,419 L1-dcache-stores                                              (27.89%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.77%)
S2       16        663,427,393 L1-icache-load-misses                                         (27.02%)
S2       16      1,827,193,861 LLC-loads                                                     (14.33%)
S2       16        385,861,413 LLC-stores                                                    (10.87%)
S2       16    <not supported> LLC-prefetches          
S2       16     19,343,893,887 dTLB-loads                                                    (17.26%)
S2       16            965,478 dTLB-load-misses                                              (17.31%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16     10,033,413,740 iTLB-loads                                                    (15.91%)
S2       16            813,804 iTLB-load-misses                                              (10.86%)
S2       16      8,878,185,999 branch-loads                                                  (16.78%)
S2       16        185,958,546 branch-load-misses                                            (23.09%)
S3       16        126,690,068 cache-misses                                                  (19.26%)
S3       16     70,225,951,538 cycles                    #    0.000 GHz                      (21.74%)
S3       16     14,202,590,107 instructions              #    0.00  insns per cycle          (27.00%)
S3       16             89,412 cs                                                            (100.00%)
S3       16              1,323 migrations                                                    (100.00%)
S3       16             27,689 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    362,421,319,199 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.77%)
S3       16     18,069,422,903 idle-cycles-backend       #    0.00% backend  cycles idle     (16.62%)
S3       16      4,936,031,709 L1-dcache-loads                                               (22.70%)
S3       16        253,142,977 L1-dcache-load-misses                                         (26.28%)
S3       16        268,369,333 L1-dcache-stores                                              (27.60%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (25.65%)
S3       16         87,057,033 L1-icache-load-misses                                         (26.51%)
S3       16        338,085,467 LLC-loads                                                     (12.37%)
S3       16        301,941,781 LLC-stores                                                    (11.32%)
S3       16    <not supported> LLC-prefetches          
S3       16      4,920,945,782 dTLB-loads                                                    (17.54%)
S3       16            159,222 dTLB-load-misses                                              (18.15%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      2,379,432,323 iTLB-loads                                                    (16.11%)
S3       16            138,498 iTLB-load-misses                                              (11.19%)
S3       16      2,789,340,610 branch-loads                                                  (17.03%)
S3       16         18,547,129 branch-load-misses                                            (22.44%)

     621.664376708 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2593019.MEM-Interleave.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.524 CPU sec, 31.305 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.568 CPU sec, 23.971 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 385.871 CPU sec, 25.309 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.130 CPU sec, 24.139 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.490 CPU sec, 23.916 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.057 CPU sec, 25.192 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.426 CPU sec, 24.371 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 376.391 CPU sec, 24.719 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.230 CPU sec, 24.014 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.923 CPU sec, 25.186 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 379.593 CPU sec, 23.884 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.569 CPU sec, 24.108 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.870 CPU sec, 25.254 real sec
[M::mem_process_seqs] Processed 940982 reads in 234.158 CPU sec, 15.404 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 348.362 sec; CPU: 5209.382 sec

 Performance counter stats for 'numactl --interleave=0,1 --physcpubind=0-15 ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      8,530,605,039 cache-misses                                                  (22.19%)
S0       16 12,680,663,974,724 cycles                    #    0.000 GHz                      (22.42%)
S0       16 11,811,367,218,538 instructions              #   58.54  insns per cycle        
                                             #    0.00  stalled cycles per insn  (28.22%)
S0       16          5,757,505 cs                                                            (100.00%)
S0       16             42,278 migrations                                                    (100.00%)
S0       16            659,955 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  1,130,591,015,119 idle-cycles-frontend      #  560.31% frontend cycles idle     (17.19%)
S0       16  1,965,030,835,549 idle-cycles-backend       #  973.86% backend  cycles idle     (16.99%)
S0       16  3,697,588,383,435 L1-dcache-loads                                               (22.56%)
S0       16     48,197,418,685 L1-dcache-load-misses     #   82.73% of all L1-dcache hits    (28.13%)
S0       16     51,132,524,228 L1-dcache-stores                                              (27.84%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.68%)
S0       16      8,534,627,324 L1-icache-load-misses                                         (27.71%)
S0       16     60,463,644,217 LLC-loads                                                     (11.05%)
S0       16     37,162,456,807 LLC-stores                                                    (10.94%)
S0       16    <not supported> LLC-prefetches          
S0       16  3,828,953,466,263 dTLB-loads                                                    (16.38%)
S0       16      6,993,775,736 dTLB-load-misses          #   11.59% of all dTLB cache hits   (16.38%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  2,683,706,791,858 iTLB-loads                                                    (16.43%)
S0       16         72,882,164 iTLB-load-misses          #    0.17% of all iTLB cache hits   (11.03%)
S0       16  1,008,487,799,102 branch-loads                                                  (16.52%)
S0       16     69,775,164,413 branch-load-misses                                            (22.04%)
S1       16        196,208,001 cache-misses                                                  (21.75%)
S1       16     57,301,819,520 cycles                    #    0.000 GHz                      (21.80%)
S1       16     12,467,335,472 instructions              #    0.00  insns per cycle          (27.63%)
S1       16             44,528 cs                                                            (100.00%)
S1       16              4,056 migrations                                                    (100.00%)
S1       16             24,225 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    237,557,670,271 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.04%)
S1       16     28,822,589,451 idle-cycles-backend       #    0.00% backend  cycles idle     (17.32%)
S1       16      6,118,232,702 L1-dcache-loads                                               (23.23%)
S1       16        278,008,211 L1-dcache-load-misses                                         (28.60%)
S1       16        290,743,533 L1-dcache-stores                                              (28.26%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.07%)
S1       16        172,377,001 L1-icache-load-misses                                         (27.53%)
S1       16        519,125,110 LLC-loads                                                     (11.03%)
S1       16        282,917,775 LLC-stores                                                    (10.90%)
S1       16    <not supported> LLC-prefetches          
S1       16      6,915,216,242 dTLB-loads                                                    (16.83%)
S1       16            171,583 dTLB-load-misses                                              (16.68%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16      3,483,513,674 iTLB-loads                                                    (16.96%)
S1       16            111,801 iTLB-load-misses                                              (10.91%)
S1       16      2,611,003,289 branch-loads                                                  (16.25%)
S1       16         25,201,476 branch-load-misses                                            (21.83%)
S2       16        477,945,123 cache-misses                                                  (22.78%)
S2       16     81,558,326,645 cycles                    #    0.000 GHz                      (20.97%)
S2       16     27,833,874,575 instructions              #    0.00  insns per cycle          (26.93%)
S2       16             77,911 cs                                                            (100.00%)
S2       16              8,195 migrations                                                    (100.00%)
S2       16             32,097 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    243,452,110,190 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.64%)
S2       16     36,301,785,905 idle-cycles-backend       #    0.00% backend  cycles idle     (16.15%)
S2       16     14,318,724,761 L1-dcache-loads                                               (22.59%)
S2       16        666,712,785 L1-dcache-load-misses                                         (26.17%)
S2       16        681,391,903 L1-dcache-stores                                              (27.18%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.01%)
S2       16        482,498,607 L1-icache-load-misses                                         (27.17%)
S2       16      1,082,590,014 LLC-loads                                                     (13.05%)
S2       16        304,549,727 LLC-stores                                                    (11.11%)
S2       16    <not supported> LLC-prefetches          
S2       16     14,047,787,302 dTLB-loads                                                    (17.69%)
S2       16            378,513 dTLB-load-misses                                              (17.85%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      7,774,689,818 iTLB-loads                                                    (17.01%)
S2       16            222,216 iTLB-load-misses                                              (11.56%)
S2       16      5,050,545,381 branch-loads                                                  (17.03%)
S2       16        124,003,961 branch-load-misses                                            (23.25%)
S3       16        243,872,897 cache-misses                                                  (21.58%)
S3       16     94,304,146,585 cycles                    #    0.000 GHz                      (21.66%)
S3       16     19,948,122,129 instructions              #    0.00  insns per cycle          (27.72%)
S3       16             62,354 cs                                                            (100.00%)
S3       16              3,471 migrations                                                    (100.00%)
S3       16             22,711 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    455,565,850,208 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.38%)
S3       16     56,818,521,730 idle-cycles-backend       #    0.00% backend  cycles idle     (15.42%)
S3       16     10,523,426,336 L1-dcache-loads                                               (22.10%)
S3       16        447,518,621 L1-dcache-load-misses                                         (26.49%)
S3       16        474,290,114 L1-dcache-stores                                              (27.48%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.77%)
S3       16        244,695,689 L1-icache-load-misses                                         (28.60%)
S3       16        781,605,159 LLC-loads                                                     (11.97%)
S3       16        447,485,772 LLC-stores                                                    (11.28%)
S3       16    <not supported> LLC-prefetches          
S3       16     11,043,090,289 dTLB-loads                                                    (16.99%)
S3       16            144,279 dTLB-load-misses                                              (16.98%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      5,609,968,933 iTLB-loads                                                    (16.45%)
S3       16            109,373 iTLB-load-misses                                              (10.90%)
S3       16      3,402,020,314 branch-loads                                                  (16.46%)
S3       16         30,097,565 branch-load-misses                                            (21.96%)

     348.496554823 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2593019.MEM-Interleave.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 832.576 CPU sec, 36.079 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 859.856 CPU sec, 27.788 real sec
[M::mem_process_seqs] Processed 3168318 reads in 870.775 CPU sec, 27.599 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 863.262 CPU sec, 27.403 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 873.503 CPU sec, 27.697 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 863.336 CPU sec, 27.381 real sec
[M::mem_process_seqs] Processed 2525154 reads in 704.064 CPU sec, 22.429 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 214.397 sec; CPU: 5889.902 sec

 Performance counter stats for 'numactl --interleave=0-3 --physcpubind=0-31 ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      4,987,745,419 cache-misses                                                  (21.68%)
S0       16  7,266,711,865,617 cycles                    #    0.000 GHz                      (22.50%)
S0       16  6,047,077,001,352 instructions              #   26.31  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.34%)
S0       16          4,504,659 cs                                                            (100.00%)
S0       16             42,119 migrations                                                    (100.00%)
S0       16            381,970 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    800,879,008,445 idle-cycles-frontend      #  348.40% frontend cycles idle     (17.93%)
S0       16  1,307,101,547,290 idle-cycles-backend       #  568.61% backend  cycles idle     (17.47%)
S0       16  1,880,000,738,210 L1-dcache-loads                                               (22.91%)
S0       16     24,887,526,287 L1-dcache-load-misses     #   43.32% of all L1-dcache hits    (28.23%)
S0       16     26,436,369,312 L1-dcache-stores                                              (27.84%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.47%)
S0       16      5,054,708,954 L1-icache-load-misses                                         (27.23%)
S0       16     31,908,816,710 LLC-loads                                                     (11.03%)
S0       16     19,307,037,110 LLC-stores                                                    (10.94%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,969,224,306,119 dTLB-loads                                                    (16.47%)
S0       16      3,870,941,782 dTLB-load-misses          #    6.44% of all dTLB cache hits   (16.43%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16  1,385,727,788,836 iTLB-loads                                                    (16.42%)
S0       16        105,822,103 iTLB-load-misses          #    0.25% of all iTLB cache hits   (10.91%)
S0       16    516,636,671,902 branch-loads                                                  (16.45%)
S0       16     36,432,232,593 branch-load-misses                                            (21.88%)
S1       16      5,089,001,078 cache-misses                                                  (21.55%)
S1       16  7,368,426,367,242 cycles                    #    0.000 GHz                      (22.12%)
S1       16  5,825,653,974,926 instructions              #    0.00  insns per cycle          (27.95%)
S1       16          4,111,387 cs                                                            (100.00%)
S1       16             47,139 migrations                                                    (100.00%)
S1       16            731,609 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    842,676,673,527 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.50%)
S1       16  1,435,573,623,221 idle-cycles-backend       #    0.00% backend  cycles idle     (17.36%)
S1       16  1,785,147,277,303 L1-dcache-loads                                               (22.99%)
S1       16     23,823,043,707 L1-dcache-load-misses                                         (28.46%)
S1       16     25,268,807,628 L1-dcache-stores                                              (28.24%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.03%)
S1       16      4,947,107,424 L1-icache-load-misses                                         (27.75%)
S1       16     31,018,231,491 LLC-loads                                                     (11.01%)
S1       16     18,419,334,830 LLC-stores                                                    (11.00%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,865,703,825,619 dTLB-loads                                                    (16.56%)
S1       16      3,655,287,420 dTLB-load-misses                                              (16.56%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16  1,324,037,383,957 iTLB-loads                                                    (16.42%)
S1       16        112,911,226 iTLB-load-misses                                              (10.70%)
S1       16    516,005,780,370 branch-loads                                                  (16.00%)
S1       16     35,298,662,549 branch-load-misses                                            (21.30%)
S2       16        304,161,770 cache-misses                                                  (20.83%)
S2       16     50,456,896,985 cycles                    #    0.000 GHz                      (21.17%)
S2       16     16,577,842,529 instructions              #    0.00  insns per cycle          (27.63%)
S2       16             82,888 cs                                                            (100.00%)
S2       16              8,614 migrations                                                    (100.00%)
S2       16             21,634 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    312,378,979,787 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.74%)
S2       16     18,643,580,994 idle-cycles-backend       #    0.00% backend  cycles idle     (17.05%)
S2       16      8,946,114,699 L1-dcache-loads                                               (23.56%)
S2       16        433,216,150 L1-dcache-load-misses                                         (27.52%)
S2       16        456,036,207 L1-dcache-stores                                              (28.30%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.64%)
S2       16        293,897,668 L1-icache-load-misses                                         (26.97%)
S2       16        779,792,077 LLC-loads                                                     (12.33%)
S2       16        269,721,949 LLC-stores                                                    (11.51%)
S2       16    <not supported> LLC-prefetches          
S2       16      8,954,182,518 dTLB-loads                                                    (17.03%)
S2       16            396,302 dTLB-load-misses                                              (17.37%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16      5,091,953,041 iTLB-loads                                                    (16.40%)
S2       16            265,122 iTLB-load-misses                                              (10.62%)
S2       16      3,020,760,942 branch-loads                                                  (15.97%)
S2       16         68,890,251 branch-load-misses                                            (21.51%)
S3       16         47,179,468 cache-misses                                                  (21.52%)
S3       16     26,475,973,801 cycles                    #    0.000 GHz                      (22.28%)
S3       16      4,817,159,241 instructions              #    0.00  insns per cycle          (27.89%)
S3       16             51,166 cs                                                            (100.00%)
S3       16              4,506 migrations                                                    (100.00%)
S3       16             13,285 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    182,767,627,713 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.85%)
S3       16     13,280,349,002 idle-cycles-backend       #    0.00% backend  cycles idle     (16.28%)
S3       16      2,722,932,591 L1-dcache-loads                                               (21.75%)
S3       16        171,448,367 L1-dcache-load-misses                                         (27.31%)
S3       16        193,972,956 L1-dcache-stores                                              (27.61%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.60%)
S3       16         74,062,011 L1-icache-load-misses                                         (28.12%)
S3       16        307,296,114 LLC-loads                                                     (11.44%)
S3       16        258,164,768 LLC-stores                                                    (10.79%)
S3       16    <not supported> LLC-prefetches          
S3       16      4,462,295,998 dTLB-loads                                                    (16.14%)
S3       16             85,345 dTLB-load-misses                                              (16.34%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      1,978,427,100 iTLB-loads                                                    (16.75%)
S3       16             81,298 iTLB-load-misses                                              (11.04%)
S3       16        961,203,708 branch-loads                                                  (16.48%)
S3       16          8,654,782 branch-load-misses                                            (21.64%)

     214.686374514 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2593019.MEM-Interleave.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1275.857 CPU sec, 36.913 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1263.023 CPU sec, 26.871 real sec
[M::mem_process_seqs] Processed 4752476 reads in 1279.894 CPU sec, 27.235 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 1274.256 CPU sec, 27.076 real sec
[M::mem_process_seqs] Processed 2525158 reads in 688.830 CPU sec, 14.624 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 160.705 sec; CPU: 5817.382 sec

 Performance counter stats for 'numactl --interleave=0-5 --physcpubind=0-47 ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,317,859,533 cache-misses                                                  (21.63%)
S0       16  4,876,185,980,653 cycles                    #    0.000 GHz                      (22.18%)
S0       16  3,936,303,715,817 instructions              #   17.16  insns per cycle        
                                             #    0.01  stalled cycles per insn  (28.17%)
S0       16          3,063,273 cs                                                            (100.00%)
S0       16             26,187 migrations                                                    (100.00%)
S0       16            398,968 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    701,039,566,429 idle-cycles-frontend      #  305.61% frontend cycles idle     (17.85%)
S0       16    888,871,460,574 idle-cycles-backend       #  387.49% backend  cycles idle     (17.92%)
S0       16  1,178,389,806,396 L1-dcache-loads                                               (23.71%)
S0       16     15,580,790,880 L1-dcache-load-misses     #   27.14% of all L1-dcache hits    (29.16%)
S0       16     16,923,823,316 L1-dcache-stores                                              (28.43%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.80%)
S0       16      3,308,324,711 L1-icache-load-misses                                         (27.18%)
S0       16     20,949,677,820 LLC-loads                                                     (10.96%)
S0       16     12,323,939,709 LLC-stores                                                    (11.15%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,274,027,472,414 dTLB-loads                                                    (16.51%)
S0       16      2,767,887,576 dTLB-load-misses          #    4.65% of all dTLB cache hits   (16.35%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    913,143,482,376 iTLB-loads                                                    (16.23%)
S0       16        134,949,808 iTLB-load-misses          #    0.32% of all iTLB cache hits   (10.76%)
S0       16    347,487,882,551 branch-loads                                                  (16.01%)
S0       16     24,252,338,026 branch-load-misses                                            (21.25%)
S1       16      3,493,863,934 cache-misses                                                  (21.65%)
S1       16  4,884,088,362,776 cycles                    #    0.000 GHz                      (22.22%)
S1       16  4,063,161,213,944 instructions              #    0.00  insns per cycle          (28.03%)
S1       16          2,808,555 cs                                                            (100.00%)
S1       16             29,159 migrations                                                    (100.00%)
S1       16            842,146 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    735,125,945,478 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.40%)
S1       16    919,739,346,865 idle-cycles-backend       #    0.00% backend  cycles idle     (17.10%)
S1       16  1,280,860,718,607 L1-dcache-loads                                               (22.39%)
S1       16     16,780,651,522 L1-dcache-load-misses                                         (27.99%)
S1       16     17,796,347,966 L1-dcache-stores                                              (27.65%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.14%)
S1       16      3,524,276,261 L1-icache-load-misses                                         (26.80%)
S1       16     21,527,636,293 LLC-loads                                                     (11.06%)
S1       16     12,176,626,762 LLC-stores                                                    (11.59%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,257,348,752,051 dTLB-loads                                                    (17.36%)
S1       16      2,744,770,277 dTLB-load-misses                                              (17.08%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    897,650,323,676 iTLB-loads                                                    (16.95%)
S1       16        141,615,668 iTLB-load-misses                                              (11.01%)
S1       16    352,935,471,760 branch-loads                                                  (16.34%)
S1       16     24,273,362,586 branch-load-misses                                            (21.77%)
S2       16      3,883,278,791 cache-misses                                                  (21.75%)
S2       16  4,878,091,794,693 cycles                    #    0.000 GHz                      (21.68%)
S2       16  3,997,435,873,509 instructions              #    0.00  insns per cycle          (27.26%)
S2       16          3,023,424 cs                                                            (100.00%)
S2       16             32,934 migrations                                                    (100.00%)
S2       16            312,686 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    715,582,896,905 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.73%)
S2       16    917,781,702,072 idle-cycles-backend       #    0.00% backend  cycles idle     (16.99%)
S2       16  1,210,482,688,966 L1-dcache-loads                                               (23.38%)
S2       16     16,259,916,627 L1-dcache-load-misses                                         (28.21%)
S2       16     17,134,856,772 L1-dcache-stores                                              (28.78%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.30%)
S2       16      3,776,000,917 L1-icache-load-misses                                         (27.76%)
S2       16     21,885,077,957 LLC-loads                                                     (12.00%)
S2       16     12,596,627,946 LLC-stores                                                    (11.05%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,272,898,883,499 dTLB-loads                                                    (16.87%)
S2       16      2,808,505,758 dTLB-load-misses                                              (17.01%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    918,343,023,624 iTLB-loads                                                    (15.68%)
S2       16        132,668,533 iTLB-load-misses                                              (10.71%)
S2       16    346,055,914,434 branch-loads                                                  (16.01%)
S2       16     24,026,970,129 branch-load-misses                                            (21.65%)
S3       16        111,160,689 cache-misses                                                  (21.53%)
S3       16     42,795,230,287 cycles                    #    0.000 GHz                      (20.48%)
S3       16      9,001,694,023 instructions              #    0.00  insns per cycle          (27.95%)
S3       16             60,276 cs                                                            (100.00%)
S3       16              2,536 migrations                                                    (100.00%)
S3       16             17,789 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    266,734,137,877 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.22%)
S3       16     18,892,422,956 idle-cycles-backend       #    0.00% backend  cycles idle     (16.93%)
S3       16      4,915,583,354 L1-dcache-loads                                               (23.32%)
S3       16        244,728,598 L1-dcache-load-misses                                         (27.91%)
S3       16        268,032,287 L1-dcache-stores                                              (27.25%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (24.44%)
S3       16        117,631,706 L1-icache-load-misses                                         (25.09%)
S3       16        369,202,685 LLC-loads                                                     (13.80%)
S3       16        197,288,088 LLC-stores                                                    (13.53%)
S3       16    <not supported> LLC-prefetches          
S3       16      4,712,970,999 dTLB-loads                                                    (18.85%)
S3       16            163,575 dTLB-load-misses                                              (17.49%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16      2,842,814,480 iTLB-loads                                                    (16.53%)
S3       16            100,502 iTLB-load-misses                                              (10.97%)
S3       16      1,481,888,839 branch-loads                                                  (16.21%)
S3       16         30,196,143 branch-load-misses                                            (21.10%)

     161.128689806 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1748.010 CPU sec, 38.000 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 1708.623 CPU sec, 27.612 real sec
[M::mem_process_seqs] Processed 6336634 reads in 1721.954 CPU sec, 27.813 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 694.125 CPU sec, 11.190 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 141.839 sec; CPU: 5926.017 sec

 Performance counter stats for 'numactl --interleave=0-7 --physcpubind=0-63 ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,005,073,475 cache-misses                                                  (21.56%)
S0       16  3,836,460,147,002 cycles                    #    0.000 GHz                      (21.61%)
S0       16  3,062,718,368,233 instructions              #   13.18  insns per cycle        
                                             #    0.02  stalled cycles per insn  (27.29%)
S0       16          2,411,145 cs                                                            (100.00%)
S0       16             18,274 migrations                                                    (100.00%)
S0       16            983,664 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    788,526,905,697 idle-cycles-frontend      #  339.46% frontend cycles idle     (17.90%)
S0       16    730,088,716,229 idle-cycles-backend       #  314.30% backend  cycles idle     (17.86%)
S0       16    898,237,958,649 L1-dcache-loads                                               (24.23%)
S0       16     11,901,908,954 L1-dcache-load-misses     #   21.13% of all L1-dcache hits    (29.22%)
S0       16     12,628,949,385 L1-dcache-stores                                              (29.79%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.92%)
S0       16      2,834,228,567 L1-icache-load-misses                                         (28.17%)
S0       16     16,965,402,561 LLC-loads                                                     (11.91%)
S0       16      9,795,053,624 LLC-stores                                                    (10.81%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,010,183,564,418 dTLB-loads                                                    (16.42%)
S0       16      2,526,329,060 dTLB-load-misses          #    4.00% of all dTLB cache hits   (16.02%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    732,384,409,988 iTLB-loads                                                    (15.50%)
S0       16        177,986,492 iTLB-load-misses          #    0.40% of all iTLB cache hits   (10.44%)
S0       16    277,687,227,390 branch-loads                                                  (15.61%)
S0       16     18,964,560,533 branch-load-misses                                            (20.95%)
S1       16      2,650,091,840 cache-misses                                                  (21.82%)
S1       16  3,645,965,200,011 cycles                    #    0.000 GHz                      (22.75%)
S1       16  2,979,752,802,526 instructions              #    0.00  insns per cycle          (28.38%)
S1       16          2,380,090 cs                                                            (100.00%)
S1       16             20,015 migrations                                                    (100.00%)
S1       16            279,986 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    679,027,769,549 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.83%)
S1       16    709,520,517,710 idle-cycles-backend       #    0.00% backend  cycles idle     (17.76%)
S1       16    885,622,763,030 L1-dcache-loads                                               (23.95%)
S1       16     11,780,374,643 L1-dcache-load-misses                                         (29.35%)
S1       16     12,196,495,617 L1-dcache-stores                                              (29.49%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.95%)
S1       16      2,549,078,637 L1-icache-load-misses                                         (28.18%)
S1       16     16,477,577,474 LLC-loads                                                     (10.59%)
S1       16      9,674,656,047 LLC-stores                                                    (10.52%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,022,057,748,173 dTLB-loads                                                    (15.76%)
S1       16      2,541,609,018 dTLB-load-misses                                              (15.54%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    716,242,648,161 iTLB-loads                                                    (15.70%)
S1       16        162,666,942 iTLB-load-misses                                              (10.37%)
S1       16    262,642,425,547 branch-loads                                                  (15.87%)
S1       16     18,634,942,316 branch-load-misses                                            (21.22%)
S2       16      2,801,246,036 cache-misses                                                  (21.62%)
S2       16  3,643,241,529,826 cycles                    #    0.000 GHz                      (21.67%)
S2       16  2,953,938,483,945 instructions              #    0.00  insns per cycle          (28.65%)
S2       16          2,518,655 cs                                                            (100.00%)
S2       16             24,655 migrations                                                    (100.00%)
S2       16            691,116 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    735,881,080,473 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.10%)
S2       16    723,772,515,673 idle-cycles-backend       #    0.00% backend  cycles idle     (17.33%)
S2       16    914,431,380,224 L1-dcache-loads                                               (24.47%)
S2       16     12,207,690,707 L1-dcache-load-misses                                         (29.04%)
S2       16     12,896,560,950 L1-dcache-stores                                              (28.03%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.98%)
S2       16      2,765,412,788 L1-icache-load-misses                                         (26.29%)
S2       16     16,133,296,931 LLC-loads                                                     (13.28%)
S2       16      9,528,995,333 LLC-stores                                                    (13.59%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,011,615,735,705 dTLB-loads                                                    (17.98%)
S2       16      2,493,703,569 dTLB-load-misses                                              (16.62%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    730,593,495,324 iTLB-loads                                                    (15.24%)
S2       16        172,753,030 iTLB-load-misses                                              (10.30%)
S2       16    274,482,854,113 branch-loads                                                  (15.54%)
S2       16     18,624,049,691 branch-load-misses                                            (21.16%)
S3       16      3,066,337,598 cache-misses                                                  (21.98%)
S3       16  3,740,865,139,397 cycles                    #    0.000 GHz                      (20.95%)
S3       16  2,945,909,340,138 instructions              #    0.00  insns per cycle          (27.52%)
S3       16          2,479,750 cs                                                            (100.00%)
S3       16             20,881 migrations                                                    (100.00%)
S3       16            263,319 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    742,712,811,290 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.81%)
S3       16    761,025,401,107 idle-cycles-backend       #    0.00% backend  cycles idle     (18.00%)
S3       16    907,292,662,168 L1-dcache-loads                                               (24.01%)
S3       16     12,657,869,941 L1-dcache-load-misses                                         (28.37%)
S3       16     13,712,187,083 L1-dcache-stores                                              (28.44%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.14%)
S3       16      2,998,262,543 L1-icache-load-misses                                         (26.08%)
S3       16     17,476,932,664 LLC-loads                                                     (12.41%)
S3       16     10,141,779,210 LLC-stores                                                    (11.42%)
S3       16    <not supported> LLC-prefetches          
S3       16    995,240,222,241 dTLB-loads                                                    (17.06%)
S3       16      2,452,823,842 dTLB-load-misses                                              (16.32%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    695,596,391,917 iTLB-loads                                                    (16.07%)
S3       16        159,929,382 iTLB-load-misses                                              (10.84%)
S3       16    265,662,947,860 branch-loads                                                  (15.97%)
S3       16     18,150,194,086 branch-load-misses                                            (21.26%)

     142.250853628 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
