{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623803159678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623803159687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 16 01:25:59 2021 " "Processing started: Wed Jun 16 01:25:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623803159687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803159687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ofer_Prod -c Ofer_Prod " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ofer_Prod -c Ofer_Prod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803159687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623803160206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623803160206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ofer_prod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ofer_prod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ofer_Prod-Behavioral " "Found design unit 1: Ofer_Prod-Behavioral" {  } { { "Ofer_Prod.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ofer_Prod " "Found entity 1: Ofer_Prod" {  } { { "Ofer_Prod.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803172138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/ProjetoFinal/Bin7SegDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172140 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LSD/ProjetoFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803172140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-RTL " "Found design unit 1: ClkDividerN-RTL" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjetoFinal/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172142 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LSD/ProjetoFinal/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803172142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ofer_prod_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ofer_prod_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ofer_Prod_Top-Shell " "Found design unit 1: Ofer_Prod_Top-Shell" {  } { { "Ofer_Prod_Top.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172144 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ofer_Prod_Top " "Found entity 1: Ofer_Prod_Top" {  } { { "Ofer_Prod_Top.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803172144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cubosgelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cubosgelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CubosGelo-Behavioral " "Found design unit 1: CubosGelo-Behavioral" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172146 ""} { "Info" "ISGN_ENTITY_NAME" "1 CubosGelo " "Found entity 1: CubosGelo" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803172146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_FSM-Behavioral " "Found design unit 1: Timer_FSM-Behavioral" {  } { { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjetoFinal/Timer_FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172147 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_FSM " "Found entity 1: Timer_FSM" {  } { { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjetoFinal/Timer_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803172147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/ProjetoFinal/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172149 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/LSD/ProjetoFinal/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803172149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerref.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerref.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterRef-Shell " "Found design unit 1: RegisterRef-Shell" {  } { { "RegisterRef.vhd" "" { Text "C:/LSD/ProjetoFinal/RegisterRef.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172151 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterRef " "Found entity 1: RegisterRef" {  } { { "RegisterRef.vhd" "" { Text "C:/LSD/ProjetoFinal/RegisterRef.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623803172151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803172151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Ofer_Prod_Top " "Elaborating entity \"Ofer_Prod_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623803172201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ClkDividerN ClkDividerN:clk_div_1hz A:rtl " "Elaborating entity \"ClkDividerN\" using architecture \"A:rtl\" for hierarchy \"ClkDividerN:clk_div_1hz\"" {  } { { "Ofer_Prod_Top.vhd" "clk_div_1hz" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:debounceDiminuir_fsm A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:debounceDiminuir_fsm\"" {  } { { "Ofer_Prod_Top.vhd" "debounceDiminuir_fsm" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterRef RegisterRef:register_fsm A:shell " "Elaborating entity \"RegisterRef\" using architecture \"A:shell\" for hierarchy \"RegisterRef:register_fsm\"" {  } { { "Ofer_Prod_Top.vhd" "register_fsm" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Ofer_Prod Ofer_Prod:main_fsm A:behavioral " "Elaborating entity \"Ofer_Prod\" using architecture \"A:behavioral\" for hierarchy \"Ofer_Prod:main_fsm\"" {  } { { "Ofer_Prod_Top.vhd" "main_fsm" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172208 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk6Hz Ofer_Prod.vhd(73) " "VHDL Process Statement warning at Ofer_Prod.vhd(73): signal \"clk6Hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Ofer_Prod.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172208 "|Ofer_Prod_Top|Ofer_Prod:main_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CubosGelo CubosGelo:modoGelo_fsm A:behavioral " "Elaborating entity \"CubosGelo\" using architecture \"A:behavioral\" for hierarchy \"CubosGelo:modoGelo_fsm\"" {  } { { "Ofer_Prod_Top.vhd" "modoGelo_fsm" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172209 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(47) " "VHDL Process Statement warning at CubosGelo.vhd(47): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172210 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(57) " "VHDL Process Statement warning at CubosGelo.vhd(57): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172210 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(59) " "VHDL Process Statement warning at CubosGelo.vhd(59): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(61) " "VHDL Process Statement warning at CubosGelo.vhd(61): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(71) " "VHDL Process Statement warning at CubosGelo.vhd(71): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(73) " "VHDL Process Statement warning at CubosGelo.vhd(73): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(75) " "VHDL Process Statement warning at CubosGelo.vhd(75): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(85) " "VHDL Process Statement warning at CubosGelo.vhd(85): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(87) " "VHDL Process Statement warning at CubosGelo.vhd(87): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(97) " "VHDL Process Statement warning at CubosGelo.vhd(97): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(99) " "VHDL Process Statement warning at CubosGelo.vhd(99): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(101) " "VHDL Process Statement warning at CubosGelo.vhd(101): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(111) " "VHDL Process Statement warning at CubosGelo.vhd(111): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selModoGelo CubosGelo.vhd(113) " "VHDL Process Statement warning at CubosGelo.vhd(113): signal \"selModoGelo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CubosGelo.vhd" "" { Text "C:/LSD/ProjetoFinal/CubosGelo.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623803172211 "|Ofer_Prod_Top|CubosGelo:modoGelo_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Timer_FSM Timer_FSM:timer_fsm A:behavioral " "Elaborating entity \"Timer_FSM\" using architecture \"A:behavioral\" for hierarchy \"Timer_FSM:timer_fsm\"" {  } { { "Ofer_Prod_Top.vhd" "timer_fsm" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172224 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "time_cycle Timer_FSM.vhd(17) " "VHDL Signal Declaration warning at Timer_FSM.vhd(17): used explicit default value for signal \"time_cycle\" because signal was never assigned a value" {  } { { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjetoFinal/Timer_FSM.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1623803172224 "|Ofer_Prod_Top|Timer_FSM:timer_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:dec_word0 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:dec_word0\"" {  } { { "Ofer_Prod_Top.vhd" "dec_word0" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 106 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172226 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Timer_FSM:timer_fsm\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Timer_FSM:timer_fsm\|Mult0\"" {  } { { "Timer_FSM.vhd" "Mult0" { Text "C:/LSD/ProjetoFinal/Timer_FSM.vhd" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1623803172547 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1623803172547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Timer_FSM:timer_fsm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer_FSM:timer_fsm\|lpm_mult:Mult0\"" {  } { { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjetoFinal/Timer_FSM.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Timer_FSM:timer_fsm\|lpm_mult:Mult0 " "Instantiated megafunction \"Timer_FSM:timer_fsm\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623803172589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 26 " "Parameter \"LPM_WIDTHB\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623803172589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623803172589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623803172589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623803172589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623803172589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623803172589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623803172589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1623803172589 ""}  } { { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjetoFinal/Timer_FSM.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1623803172589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer_FSM:timer_fsm\|lpm_mult:Mult0\|multcore:mult_core Timer_FSM:timer_fsm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer_FSM:timer_fsm\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Timer_FSM:timer_fsm\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjetoFinal/Timer_FSM.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer_FSM:timer_fsm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Timer_FSM:timer_fsm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer_FSM:timer_fsm\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Timer_FSM:timer_fsm\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjetoFinal/Timer_FSM.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172642 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Timer_FSM:timer_fsm\|lpm_mult:Mult0\|altshift:external_latency_ffs Timer_FSM:timer_fsm\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Timer_FSM:timer_fsm\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Timer_FSM:timer_fsm\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Timer_FSM.vhd" "" { Text "C:/LSD/ProjetoFinal/Timer_FSM.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803172658 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "Ofer_Prod_Top.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623803172968 "|Ofer_Prod_Top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "Ofer_Prod_Top.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623803172968 "|Ofer_Prod_Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "Ofer_Prod_Top.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623803172968 "|Ofer_Prod_Top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Ofer_Prod_Top.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623803172968 "|Ofer_Prod_Top|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "Ofer_Prod_Top.vhd" "" { Text "C:/LSD/ProjetoFinal/Ofer_Prod_Top.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1623803172968 "|Ofer_Prod_Top|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1623803172968 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623803173039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623803173565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623803173565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "443 " "Implemented 443 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623803173617 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623803173617 ""} { "Info" "ICUT_CUT_TM_LCELLS" "377 " "Implemented 377 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623803173617 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623803173617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623803173628 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 16 01:26:13 2021 " "Processing ended: Wed Jun 16 01:26:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623803173628 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623803173628 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623803173628 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623803173628 ""}
