$date
	Wed May 13 01:09:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ANDTEST $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#20
1"
#40
1#
0"
#60
1!
1"
#80
0!
0#
0"
#100
