{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543061670302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543061670302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 12:14:30 2018 " "Processing started: Sat Nov 24 12:14:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543061670302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543061670302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hamming_Decoder -c Hamming_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hamming_Decoder -c Hamming_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543061670302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543061671052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543061671052 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ma\";  expecting \"map\" HammingDecoder.vhd(72) " "VHDL syntax error at HammingDecoder.vhd(72) near text \"ma\";  expecting \"map\"" {  } { { "HammingDecoder.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/HammingDecoder.vhd" 72 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543061682431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hammingdecoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file hammingdecoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543061682447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.vhd 10 5 " "Found 10 design units, including 5 entities, in source file arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_operator-Behavior " "Found design unit 1: And_operator-Behavior" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xor_operator-Behavior " "Found design unit 2: xor_operator-Behavior" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux2_1-Behavior " "Found design unit 3: mux2_1-Behavior" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 flipFlopDSimul-behavior " "Found design unit 4: flipFlopDSimul-behavior" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ShiftRegister-structural " "Found design unit 5: ShiftRegister-structural" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_operator " "Found entity 1: And_operator" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_operator " "Found entity 2: xor_operator" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2_1 " "Found entity 3: mux2_1" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "4 flipFlopDSimul " "Found entity 4: flipFlopDSimul" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "5 ShiftRegister " "Found entity 5: ShiftRegister" {  } { { "Arithmetic.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Arithmetic.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543061682447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlo.vhd 10 5 " "Found 10 design units, including 5 entities, in source file controlo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlo-Structural " "Found design unit 1: Controlo-Structural" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ROM-Behavior " "Found design unit 2: ROM-Behavior" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FullAdder4bit-Structure " "Found design unit 3: FullAdder4bit-Structure" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 FullAdder-Behavioral " "Found design unit 4: FullAdder-Behavioral" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Counter-Behavioral " "Found design unit 5: Counter-Behavioral" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlo " "Found entity 1: Controlo" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROM " "Found entity 2: ROM" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "3 FullAdder4bit " "Found entity 3: FullAdder4bit" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "4 FullAdder " "Found entity 4: FullAdder" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""} { "Info" "ISGN_ENTITY_NAME" "5 Counter " "Found entity 5: Counter" {  } { { "Controlo.vhd" "" { Text "C:/Users/Gisela Pinto/Documents/ACA/HammingCode/Decoder/Controlo.vhd" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543061682447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543061682447 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "732 " "Peak virtual memory: 732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543061682603 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 24 12:14:42 2018 " "Processing ended: Sat Nov 24 12:14:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543061682603 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543061682603 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543061682603 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543061682603 ""}
