(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "full_system")
(DATE "123")
(VENDOR "ProASIC3L")
(PROGRAM "Synplify")
(VERSION "mapact, Build 1522R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "full_system")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[14\]/CLK  memory_controller_0/geig_prev\[14\]/Q  memory_controller_0/geig_prev_RNI6HS1\[14\]/A  memory_controller_0/geig_prev_RNI6HS1\[14\]/Y  memory_controller_0/geig_prev_RNIE4P3\[15\]/C  memory_controller_0/geig_prev_RNIE4P3\[15\]/Y  memory_controller_0/geig_prev_RNI4HI7\[15\]/C  memory_controller_0/geig_prev_RNI4HI7\[15\]/Y  memory_controller_0/geig_prev_RNI814F\[11\]/C  memory_controller_0/geig_prev_RNI814F\[11\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/A  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[39\]/CLK  memory_controller_0/geig_prev\[39\]/Q  memory_controller_0/geig_prev_RNIOO34\[39\]/B  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[15\]/CLK  memory_controller_0/geig_prev\[15\]/Q  memory_controller_0/geig_prev_RNIE4P3\[15\]/B  memory_controller_0/geig_prev_RNIE4P3\[15\]/Y  memory_controller_0/geig_prev_RNI4HI7\[15\]/C  memory_controller_0/geig_prev_RNI4HI7\[15\]/Y  memory_controller_0/geig_prev_RNI814F\[11\]/C  memory_controller_0/geig_prev_RNI814F\[11\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/A  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/read_prev_RNIA164V/B  memory_controller_0/read_prev_RNIA164V/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/B  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/B  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/S  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/B  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/S  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/B  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/S  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_RNO\[5\]/B  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/B  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/S  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_2_RNO\[4\]/B  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[44\]/CLK  memory_controller_0/geig_prev\[44\]/Q  memory_controller_0/geig_prev_RNICT22\[44\]/A  memory_controller_0/geig_prev_RNICT22\[44\]/Y  memory_controller_0/geig_prev_RNIMO54\[43\]/C  memory_controller_0/geig_prev_RNIMO54\[43\]/Y  memory_controller_0/geig_prev_RNI49B8\[41\]/C  memory_controller_0/geig_prev_RNI49B8\[41\]/Y  memory_controller_0/geig_prev_RNI09LG\[45\]/C  memory_controller_0/geig_prev_RNI09LG\[45\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/B  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/B  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/S  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/B  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/S  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_RNO\[5\]/A  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[36\]/CLK  memory_controller_0/geig_prev\[36\]/Q  memory_controller_0/geig_prev_RNIET02\[36\]/A  memory_controller_0/geig_prev_RNIET02\[36\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/B  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[18\]/CLK  memory_controller_0/geig_prev\[18\]/Q  memory_controller_0/geig_prev_RNIEPS1\[18\]/A  memory_controller_0/geig_prev_RNIEPS1\[18\]/Y  memory_controller_0/geig_prev_RNIUKP3\[19\]/C  memory_controller_0/geig_prev_RNIUKP3\[19\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/A  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[27\]/CLK  memory_controller_0/geig_prev\[27\]/Q  memory_controller_0/geig_prev_RNIERU1\[27\]/A  memory_controller_0/geig_prev_RNIERU1\[27\]/Y  memory_controller_0/geig_prev_RNIUOT3\[28\]/C  memory_controller_0/geig_prev_RNIUOT3\[28\]/Y  memory_controller_0/geig_prev_RNII9T7\[28\]/C  memory_controller_0/geig_prev_RNII9T7\[28\]/Y  memory_controller_0/geig_prev_RNIE20G\[32\]/C  memory_controller_0/geig_prev_RNIE20G\[32\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/A  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[22\]/CLK  memory_controller_0/geig_prev\[22\]/Q  memory_controller_0/geig_prev_RNI60T3\[22\]/B  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[43\]/CLK  memory_controller_0/geig_prev\[43\]/Q  memory_controller_0/geig_prev_RNIMO54\[43\]/B  memory_controller_0/geig_prev_RNIMO54\[43\]/Y  memory_controller_0/geig_prev_RNI49B8\[41\]/C  memory_controller_0/geig_prev_RNI49B8\[41\]/Y  memory_controller_0/geig_prev_RNI09LG\[45\]/C  memory_controller_0/geig_prev_RNI09LG\[45\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/B  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[17\]/CLK  memory_controller_0/geig_prev\[17\]/Q  memory_controller_0/geig_prev_RNICNS1\[17\]/A  memory_controller_0/geig_prev_RNICNS1\[17\]/Y  memory_controller_0/geig_prev_RNI4HI7\[15\]/B  memory_controller_0/geig_prev_RNI4HI7\[15\]/Y  memory_controller_0/geig_prev_RNI814F\[11\]/C  memory_controller_0/geig_prev_RNI814F\[11\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/A  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/C  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/schedule_1_RNIP2684\[3\]/B  memory_controller_0/schedule_1_RNIP2684\[3\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/A  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[38\]/CLK  memory_controller_0/geig_prev\[38\]/Q  memory_controller_0/geig_prev_RNII112\[38\]/A  memory_controller_0/geig_prev_RNII112\[38\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/A  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[8\]/CLK  memory_controller_0/geig_prev\[8\]/Q  memory_controller_0/geig_prev_RNICGT4\[8\]/A  memory_controller_0/geig_prev_RNICGT4\[8\]/Y  memory_controller_0/geig_prev_RNIQ2R9\[9\]/C  memory_controller_0/geig_prev_RNIQ2R9\[9\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/B  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[19\]/CLK  memory_controller_0/geig_prev\[19\]/Q  memory_controller_0/geig_prev_RNIUKP3\[19\]/B  memory_controller_0/geig_prev_RNIUKP3\[19\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/A  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[28\]/CLK  memory_controller_0/geig_prev\[28\]/Q  memory_controller_0/geig_prev_RNIUOT3\[28\]/B  memory_controller_0/geig_prev_RNIUOT3\[28\]/Y  memory_controller_0/geig_prev_RNII9T7\[28\]/C  memory_controller_0/geig_prev_RNII9T7\[28\]/Y  memory_controller_0/geig_prev_RNIE20G\[32\]/C  memory_controller_0/geig_prev_RNIE20G\[32\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/A  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[16\]/CLK  memory_controller_0/geig_prev\[16\]/Q  memory_controller_0/geig_prev_RNIALS1\[16\]/A  memory_controller_0/geig_prev_RNIALS1\[16\]/Y  memory_controller_0/geig_prev_RNI4HI7\[15\]/A  memory_controller_0/geig_prev_RNI4HI7\[15\]/Y  memory_controller_0/geig_prev_RNI814F\[11\]/C  memory_controller_0/geig_prev_RNI814F\[11\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/A  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_12/B  memory_controller_0/un1_write_count_4_I_12/Y  memory_controller_0/write_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[12\]/CLK  memory_controller_0/geig_prev\[12\]/Q  memory_controller_0/geig_prev_RNI2DS1\[12\]/A  memory_controller_0/geig_prev_RNI2DS1\[12\]/Y  memory_controller_0/geig_prev_RNI6SO3\[13\]/C  memory_controller_0/geig_prev_RNI6SO3\[13\]/Y  memory_controller_0/geig_prev_RNI814F\[11\]/B  memory_controller_0/geig_prev_RNI814F\[11\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/A  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/mag_prev_0_RNIA164V\[0\]/A  memory_controller_0/mag_prev_0_RNIA164V\[0\]/Y  memory_controller_0/cmd_out_RNO\[0\]/C  memory_controller_0/cmd_out_RNO\[0\]/Y  memory_controller_0/cmd_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[37\]/CLK  memory_controller_0/geig_prev\[37\]/Q  memory_controller_0/geig_prev_RNIGV02\[37\]/A  memory_controller_0/geig_prev_RNIGV02\[37\]/Y  memory_controller_0/geig_prev_RNIAA47\[0\]/C  memory_controller_0/geig_prev_RNIAA47\[0\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/A  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/read_prev_RNIF8U6T/A  memory_controller_0/read_prev_RNIF8U6T/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/read_prev_RNID03E21/A  memory_controller_0/read_prev_RNID03E21/Y  memory_controller_0/schedule_1_RNO\[3\]/A  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[20\]/CLK  memory_controller_0/geig_prev\[20\]/Q  memory_controller_0/geig_prev_RNI0DU1\[20\]/A  memory_controller_0/geig_prev_RNI0DU1\[20\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/B  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/mag_prev_0_RNIA164V\[0\]/A  memory_controller_0/mag_prev_0_RNIA164V\[0\]/Y  memory_controller_0/schedule_2_RNO\[0\]/A  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[41\]/CLK  memory_controller_0/geig_prev\[41\]/Q  memory_controller_0/geig_prev_RNI6N22\[41\]/A  memory_controller_0/geig_prev_RNI6N22\[41\]/Y  memory_controller_0/geig_prev_RNI49B8\[41\]/B  memory_controller_0/geig_prev_RNI49B8\[41\]/Y  memory_controller_0/geig_prev_RNI09LG\[45\]/C  memory_controller_0/geig_prev_RNI09LG\[45\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/B  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[9\]/CLK  memory_controller_0/geig_prev\[9\]/Q  memory_controller_0/geig_prev_RNIQ2R9\[9\]/B  memory_controller_0/geig_prev_RNIQ2R9\[9\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/B  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNO_0\[1\]/A  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/A  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/A  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/B  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/Y  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/A  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/S  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[10\]/CLK  memory_controller_0/geig_prev\[10\]/Q  memory_controller_0/geig_prev_RNIU8S1\[10\]/A  memory_controller_0/geig_prev_RNIU8S1\[10\]/Y  memory_controller_0/geig_prev_RNIUJO3\[11\]/C  memory_controller_0/geig_prev_RNIUJO3\[11\]/Y  memory_controller_0/geig_prev_RNI814F\[11\]/A  memory_controller_0/geig_prev_RNI814F\[11\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/A  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_9/B  memory_controller_0/un1_write_count_4_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[13\]/CLK  memory_controller_0/geig_prev\[13\]/Q  memory_controller_0/geig_prev_RNI6SO3\[13\]/B  memory_controller_0/geig_prev_RNI6SO3\[13\]/Y  memory_controller_0/geig_prev_RNI814F\[11\]/B  memory_controller_0/geig_prev_RNI814F\[11\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/A  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/schedule_1_RNIP2684\[3\]/B  memory_controller_0/schedule_1_RNIP2684\[3\]/Y  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/C  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/B  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/Y  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/A  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/S  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[25\]/CLK  memory_controller_0/geig_prev\[25\]/Q  memory_controller_0/geig_prev_RNIANU1\[25\]/A  memory_controller_0/geig_prev_RNIANU1\[25\]/Y  memory_controller_0/geig_prev_RNIMGT3\[26\]/C  memory_controller_0/geig_prev_RNIMGT3\[26\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/B  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/busy_hold_RNO_0/B  memory_controller_0/busy_hold_RNO_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[30\]/CLK  memory_controller_0/geig_prev\[30\]/Q  memory_controller_0/geig_prev_RNI2H02\[30\]/A  memory_controller_0/geig_prev_RNI2H02\[30\]/Y  memory_controller_0/geig_prev_RNII9T7\[28\]/B  memory_controller_0/geig_prev_RNII9T7\[28\]/Y  memory_controller_0/geig_prev_RNIE20G\[32\]/C  memory_controller_0/geig_prev_RNIE20G\[32\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/A  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[42\]/CLK  memory_controller_0/geig_prev\[42\]/Q  memory_controller_0/geig_prev_RNI8P22\[42\]/A  memory_controller_0/geig_prev_RNI8P22\[42\]/Y  memory_controller_0/geig_prev_RNI49B8\[41\]/A  memory_controller_0/geig_prev_RNI49B8\[41\]/Y  memory_controller_0/geig_prev_RNI09LG\[45\]/C  memory_controller_0/geig_prev_RNI09LG\[45\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/B  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[0\]/CLK  memory_controller_0/geig_prev\[0\]/Q  memory_controller_0/geig_prev_RNIAA47\[0\]/B  memory_controller_0/geig_prev_RNIAA47\[0\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/A  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/schedule_1_RNIP2684\[3\]/B  memory_controller_0/schedule_1_RNIP2684\[3\]/Y  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/C  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/B  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/Y  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/A  memory_controller_0/mag_prev_0_RNIH5LG71_0\[0\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/S  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[47\]/CLK  memory_controller_0/geig_prev\[47\]/Q  memory_controller_0/geig_prev_RNII332\[47\]/A  memory_controller_0/geig_prev_RNII332\[47\]/Y  memory_controller_0/geig_prev_RNI0364\[45\]/C  memory_controller_0/geig_prev_RNI0364\[45\]/Y  memory_controller_0/geig_prev_RNI09LG\[45\]/B  memory_controller_0/geig_prev_RNI09LG\[45\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/B  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[11\]/CLK  memory_controller_0/geig_prev\[11\]/Q  memory_controller_0/geig_prev_RNIUJO3\[11\]/B  memory_controller_0/geig_prev_RNIUJO3\[11\]/Y  memory_controller_0/geig_prev_RNI814F\[11\]/A  memory_controller_0/geig_prev_RNI814F\[11\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/A  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[23\]/CLK  memory_controller_0/geig_prev\[23\]/Q  memory_controller_0/geig_prev_RNI6JU1\[23\]/A  memory_controller_0/geig_prev_RNI6JU1\[23\]/Y  memory_controller_0/geig_prev_RNIE8T3\[24\]/C  memory_controller_0/geig_prev_RNIE8T3\[24\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/A  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[29\]/CLK  memory_controller_0/geig_prev\[29\]/Q  memory_controller_0/geig_prev_RNIIVU1\[29\]/A  memory_controller_0/geig_prev_RNIIVU1\[29\]/Y  memory_controller_0/geig_prev_RNII9T7\[28\]/A  memory_controller_0/geig_prev_RNII9T7\[28\]/Y  memory_controller_0/geig_prev_RNIE20G\[32\]/C  memory_controller_0/geig_prev_RNIE20G\[32\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/A  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/B  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[33\]/CLK  memory_controller_0/geig_prev\[33\]/Q  memory_controller_0/geig_prev_RNI8N02\[33\]/A  memory_controller_0/geig_prev_RNI8N02\[33\]/Y  memory_controller_0/geig_prev_RNIIG14\[34\]/C  memory_controller_0/geig_prev_RNIIG14\[34\]/Y  memory_controller_0/geig_prev_RNIE20G\[32\]/B  memory_controller_0/geig_prev_RNIE20G\[32\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/A  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[35\]/CLK  memory_controller_0/geig_prev\[35\]/Q  memory_controller_0/geig_prev_RNICR02\[35\]/A  memory_controller_0/geig_prev_RNICR02\[35\]/Y  memory_controller_0/geig_prev_RNISS34\[46\]/C  memory_controller_0/geig_prev_RNISS34\[46\]/Y  memory_controller_0/geig_prev_RNI09LG\[45\]/A  memory_controller_0/geig_prev_RNI09LG\[45\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/B  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[26\]/CLK  memory_controller_0/geig_prev\[26\]/Q  memory_controller_0/geig_prev_RNIMGT3\[26\]/B  memory_controller_0/geig_prev_RNIMGT3\[26\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/B  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[45\]/CLK  memory_controller_0/geig_prev\[45\]/Q  memory_controller_0/geig_prev_RNI0364\[45\]/B  memory_controller_0/geig_prev_RNI0364\[45\]/Y  memory_controller_0/geig_prev_RNI09LG\[45\]/B  memory_controller_0/geig_prev_RNI09LG\[45\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/B  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/A  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/A  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/B  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/S  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/A  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/A  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[31\]/CLK  memory_controller_0/geig_prev\[31\]/Q  memory_controller_0/geig_prev_RNI4J02\[31\]/A  memory_controller_0/geig_prev_RNI4J02\[31\]/Y  memory_controller_0/geig_prev_RNIA814\[32\]/C  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNIE20G\[32\]/A  memory_controller_0/geig_prev_RNIE20G\[32\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/A  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[24\]/CLK  memory_controller_0/geig_prev\[24\]/Q  memory_controller_0/geig_prev_RNIE8T3\[24\]/B  memory_controller_0/geig_prev_RNIE8T3\[24\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/A  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/A  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/mag_prev_0_RNI4GTTH\[0\]/C  memory_controller_0/mag_prev_0_RNI4GTTH\[0\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/B  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[34\]/CLK  memory_controller_0/geig_prev\[34\]/Q  memory_controller_0/geig_prev_RNIIG14\[34\]/B  memory_controller_0/geig_prev_RNIIG14\[34\]/Y  memory_controller_0/geig_prev_RNIE20G\[32\]/B  memory_controller_0/geig_prev_RNIE20G\[32\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/A  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[46\]/CLK  memory_controller_0/geig_prev\[46\]/Q  memory_controller_0/geig_prev_RNISS34\[46\]/B  memory_controller_0/geig_prev_RNISS34\[46\]/Y  memory_controller_0/geig_prev_RNI09LG\[45\]/A  memory_controller_0/geig_prev_RNI09LG\[45\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/B  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/A  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/schedule_0_RNI7219M\[7\]/B  memory_controller_0/schedule_0_RNI7219M\[7\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/A  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/next_write_RNO/B  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/B  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/A  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G_0\[0\]/B  memory_controller_0/mag_prev_0_RNIQLQ1G_0\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/A  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[32\]/CLK  memory_controller_0/geig_prev\[32\]/Q  memory_controller_0/geig_prev_RNIA814\[32\]/B  memory_controller_0/geig_prev_RNIA814\[32\]/Y  memory_controller_0/geig_prev_RNIE20G\[32\]/A  memory_controller_0/geig_prev_RNIE20G\[32\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/A  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[13\]/S  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[21\]/S  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[43\]/S  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[63\]/S  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[15\]/S  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[16\]/S  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[8\]/S  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[0\]/S  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[20\]/S  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[19\]/S  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[18\]/S  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[17\]/S  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[14\]/S  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[11\]/S  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[10\]/S  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[9\]/S  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[7\]/S  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[6\]/S  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[5\]/S  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[4\]/S  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[3\]/S  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[2\]/S  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[1\]/S  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_2/A  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[12\]/S  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[23\]/S  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[27\]/S  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[32\]/S  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[39\]/S  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[30\]/S  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[26\]/S  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[22\]/S  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[38\]/S  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[41\]/S  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[40\]/S  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[37\]/S  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[36\]/S  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[35\]/S  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[34\]/S  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[33\]/S  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[31\]/S  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[29\]/S  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[25\]/S  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[24\]/S  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_1/A  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[28\]/S  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[48\]/S  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[58\]/S  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[59\]/S  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[46\]/S  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[62\]/S  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[42\]/S  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[50\]/S  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[54\]/S  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[61\]/S  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[57\]/S  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[56\]/S  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[55\]/S  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[53\]/S  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[52\]/S  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[51\]/S  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[49\]/S  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[47\]/S  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[45\]/S  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[44\]/S  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_0/A  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[60\]/S  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[64\]/B  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[69\]/B  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[72\]/B  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[74\]/B  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[75\]/B  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[78\]/B  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[66\]/B  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[70\]/B  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[79\]/B  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[77\]/B  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[73\]/B  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[71\]/B  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[68\]/B  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[67\]/B  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[65\]/B  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/data_buffer_RNO\[76\]/B  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/B  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/C  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/Y  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/A  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/S  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/B  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/S  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/Y  memory_controller_0/data_buffer_RNIU9E3L\[75\]/A  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/A  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/B  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIG92UA\[21\]/S  memory_controller_0/geig_buffer_RNIG92UA\[21\]/Y  memory_controller_0/data_buffer_RNI63CRK\[21\]/A  memory_controller_0/data_buffer_RNI63CRK\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/S  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/Y  memory_controller_0/data_buffer_RNIEBCRK\[23\]/A  memory_controller_0/data_buffer_RNIEBCRK\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/S  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/Y  memory_controller_0/data_buffer_RNIURCRK\[27\]/A  memory_controller_0/data_buffer_RNIURCRK\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/S  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/Y  memory_controller_0/data_buffer_RNIEFGRK\[32\]/A  memory_controller_0/data_buffer_RNIEFGRK\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNICB9VA\[39\]/S  memory_controller_0/geig_buffer_RNICB9VA\[39\]/Y  memory_controller_0/data_buffer_RNIBFKSK\[39\]/A  memory_controller_0/data_buffer_RNIBFKSK\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/S  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/Y  memory_controller_0/data_buffer_RNILKRRK\[59\]/A  memory_controller_0/data_buffer_RNILKRRK\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNITUBVA\[43\]/S  memory_controller_0/geig_buffer_RNITUBVA\[43\]/Y  memory_controller_0/data_buffer_RNINUNSK\[43\]/A  memory_controller_0/data_buffer_RNINUNSK\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIG92UA\[21\]/S  memory_controller_0/geig_buffer_RNIG92UA\[21\]/Y  memory_controller_0/data_buffer_RNI63CRK\[21\]/A  memory_controller_0/data_buffer_RNI63CRK\[21\]/Y  memory_controller_0/data_buffer_RNO\[21\]/A  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/S  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/Y  memory_controller_0/data_buffer_RNIEBCRK\[23\]/A  memory_controller_0/data_buffer_RNIEBCRK\[23\]/Y  memory_controller_0/data_buffer_RNO\[23\]/A  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/S  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/Y  memory_controller_0/data_buffer_RNIURCRK\[27\]/A  memory_controller_0/data_buffer_RNIURCRK\[27\]/Y  memory_controller_0/data_buffer_RNO\[27\]/A  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/S  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/Y  memory_controller_0/data_buffer_RNIEFGRK\[32\]/A  memory_controller_0/data_buffer_RNIEFGRK\[32\]/Y  memory_controller_0/data_buffer_RNO\[32\]/A  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNICB9VA\[39\]/S  memory_controller_0/geig_buffer_RNICB9VA\[39\]/Y  memory_controller_0/data_buffer_RNIBFKSK\[39\]/A  memory_controller_0/data_buffer_RNIBFKSK\[39\]/Y  memory_controller_0/data_buffer_RNO\[39\]/A  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/S  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/Y  memory_controller_0/data_buffer_RNILKRRK\[59\]/A  memory_controller_0/data_buffer_RNILKRRK\[59\]/Y  memory_controller_0/data_buffer_RNO\[59\]/A  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNITUBVA\[43\]/S  memory_controller_0/geig_buffer_RNITUBVA\[43\]/Y  memory_controller_0/data_buffer_RNINUNSK\[43\]/A  memory_controller_0/data_buffer_RNINUNSK\[43\]/Y  memory_controller_0/data_buffer_RNO\[43\]/A  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/S  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/Y  memory_controller_0/data_buffer_RNIPT23L\[0\]/A  memory_controller_0/data_buffer_RNIPT23L\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNII6SSA\[13\]/S  memory_controller_0/geig_buffer_RNII6SSA\[13\]/Y  memory_controller_0/data_buffer_RNI905QK\[13\]/A  memory_controller_0/data_buffer_RNI905QK\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/S  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/Y  memory_controller_0/data_buffer_RNIH85QK\[15\]/A  memory_controller_0/data_buffer_RNIH85QK\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[3\]/CLK  memory_controller_0/schedule_1\[3\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/B  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/B  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNID7L68\[72\]/B  memory_controller_0/mag_buffer_RNID7L68\[72\]/Y  memory_controller_0/data_buffer_RNI9C44I\[72\]/A  memory_controller_0/data_buffer_RNI9C44I\[72\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNIE7K68\[64\]/B  memory_controller_0/mag_buffer_RNIE7K68\[64\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/A  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNIF9L68\[74\]/B  memory_controller_0/mag_buffer_RNIF9L68\[74\]/Y  memory_controller_0/data_buffer_RNIDG44I\[74\]/A  memory_controller_0/data_buffer_RNIDG44I\[74\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNI1I5V7\[48\]/B  memory_controller_0/mag_buffer_RNI1I5V7\[48\]/Y  memory_controller_0/data_buffer_RNI0NHSH\[48\]/A  memory_controller_0/data_buffer_RNI0NHSH\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNI1I5V7\[48\]/B  memory_controller_0/mag_buffer_RNI1I5V7\[48\]/Y  memory_controller_0/data_buffer_RNI0NHSH\[48\]/A  memory_controller_0/data_buffer_RNI0NHSH\[48\]/Y  memory_controller_0/data_buffer_RNO\[48\]/A  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNIAVRR7\[7\]/B  memory_controller_0/mag_buffer_RNIAVRR7\[7\]/Y  memory_controller_0/data_buffer_RNIKIFOH\[7\]/A  memory_controller_0/data_buffer_RNIKIFOH\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNID7L68\[72\]/B  memory_controller_0/mag_buffer_RNID7L68\[72\]/Y  memory_controller_0/data_buffer_RNI9C44I\[72\]/A  memory_controller_0/data_buffer_RNI9C44I\[72\]/Y  memory_controller_0/data_buffer_RNO\[72\]/A  memory_controller_0/data_buffer_RNO\[72\]/Y  memory_controller_0/data_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNIE7K68\[64\]/B  memory_controller_0/mag_buffer_RNIE7K68\[64\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/A  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[64\]/A  memory_controller_0/data_buffer_RNO\[64\]/Y  memory_controller_0/data_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNIF9L68\[74\]/B  memory_controller_0/mag_buffer_RNIF9L68\[74\]/Y  memory_controller_0/data_buffer_RNIDG44I\[74\]/A  memory_controller_0/data_buffer_RNIDG44I\[74\]/Y  memory_controller_0/data_buffer_RNO\[74\]/A  memory_controller_0/data_buffer_RNO\[74\]/Y  memory_controller_0/data_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/A  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/B  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/A  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/A  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[2\]/CLK  memory_controller_0/schedule_1\[2\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/B  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/A  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/B  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI7219M\[7\]/A  memory_controller_0/schedule_0_RNI7219M\[7\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/A  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/A  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1_0\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/B  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/A  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/A  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/schedule_2_RNIS8KED\[4\]/A  memory_controller_0/schedule_2_RNIS8KED\[4\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/B  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/mag_prev_0_RNI4GTTH\[0\]/A  memory_controller_0/mag_prev_0_RNI4GTTH\[0\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/B  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNISV1QI\[73\]/S  memory_controller_0/data_buffer_RNISV1QI\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIMP1QI\[71\]/S  memory_controller_0/data_buffer_RNIMP1QI\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNINGMQF\[68\]/S  memory_controller_0/data_buffer_RNINGMQF\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNI56VPI\[67\]/S  memory_controller_0/data_buffer_RNI56VPI\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIVVUPI\[65\]/S  memory_controller_0/data_buffer_RNIVVUPI\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIPPUPI\[63\]/S  memory_controller_0/data_buffer_RNIPPUPI\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIJJUPI\[61\]/S  memory_controller_0/data_buffer_RNIJJUPI\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIOA9JF\[60\]/S  memory_controller_0/data_buffer_RNIOA9JF\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNILGOQF\[76\]/S  memory_controller_0/data_buffer_RNILGOQF\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNISV1QI\[73\]/S  memory_controller_0/data_buffer_RNISV1QI\[73\]/Y  memory_controller_0/data_buffer_RNO\[57\]/B  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIMP1QI\[71\]/S  memory_controller_0/data_buffer_RNIMP1QI\[71\]/Y  memory_controller_0/data_buffer_RNO\[55\]/B  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNINGMQF\[68\]/S  memory_controller_0/data_buffer_RNINGMQF\[68\]/Y  memory_controller_0/data_buffer_RNO\[52\]/B  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNI56VPI\[67\]/S  memory_controller_0/data_buffer_RNI56VPI\[67\]/Y  memory_controller_0/data_buffer_RNO\[51\]/B  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIVVUPI\[65\]/S  memory_controller_0/data_buffer_RNIVVUPI\[65\]/Y  memory_controller_0/data_buffer_RNO\[49\]/B  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNILGOQF\[76\]/S  memory_controller_0/data_buffer_RNILGOQF\[76\]/Y  memory_controller_0/data_buffer_RNO\[60\]/B  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1_0\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/B  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/A  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/A  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_1_RNO\[2\]/B  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIPPUPI\[63\]/S  memory_controller_0/data_buffer_RNIPPUPI\[63\]/Y  memory_controller_0/data_buffer_RNO\[63\]/A  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIJJUPI\[61\]/S  memory_controller_0/data_buffer_RNIJJUPI\[61\]/Y  memory_controller_0/data_buffer_RNO\[61\]/A  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIOA9JF\[60\]/S  memory_controller_0/data_buffer_RNIOA9JF\[60\]/Y  memory_controller_0/data_buffer_RNO\[60\]/A  memory_controller_0/data_buffer_RNO\[60\]/Y  memory_controller_0/data_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI6OSHI\[19\]/S  memory_controller_0/data_buffer_RNI6OSHI\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIKIFOH\[7\]/S  memory_controller_0/data_buffer_RNIKIFOH\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI905QK\[13\]/S  memory_controller_0/data_buffer_RNI905QK\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIH85QK\[15\]/S  memory_controller_0/data_buffer_RNIH85QK\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIKA3FF\[5\]/S  memory_controller_0/data_buffer_RNIKA3FF\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/A  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNITQNPI\[8\]/S  memory_controller_0/data_buffer_RNITQNPI\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIPT23L\[0\]/S  memory_controller_0/data_buffer_RNIPT23L\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI5KOGI\[11\]/S  memory_controller_0/data_buffer_RNI5KOGI\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI1GOGI\[10\]/S  memory_controller_0/data_buffer_RNI1GOGI\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI1VNPI\[9\]/S  memory_controller_0/data_buffer_RNI1VNPI\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIFCNPI\[6\]/S  memory_controller_0/data_buffer_RNIFCNPI\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNII83FF\[4\]/S  memory_controller_0/data_buffer_RNII83FF\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIG63FF\[3\]/S  memory_controller_0/data_buffer_RNIG63FF\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI0TMPI\[1\]/S  memory_controller_0/data_buffer_RNI0TMPI\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI30NPI\[2\]/S  memory_controller_0/data_buffer_RNI30NPI\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI9OOGI\[12\]/S  memory_controller_0/data_buffer_RNI9OOGI\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIH0PGI\[14\]/S  memory_controller_0/data_buffer_RNIH0PGI\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI6OSHI\[19\]/S  memory_controller_0/data_buffer_RNI6OSHI\[19\]/Y  memory_controller_0/data_buffer_RNO\[19\]/A  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/B  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNI63CRK\[21\]/S  memory_controller_0/data_buffer_RNI63CRK\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNINUNSK\[43\]/S  memory_controller_0/data_buffer_RNINUNSK\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNID4FII\[55\]/S  memory_controller_0/data_buffer_RNID4FII\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI6N7JF\[58\]/S  memory_controller_0/data_buffer_RNI6N7JF\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIFMNSK\[41\]/S  memory_controller_0/data_buffer_RNIFMNSK\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIJAFII\[57\]/S  memory_controller_0/data_buffer_RNIJAFII\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI2J7JF\[56\]/S  memory_controller_0/data_buffer_RNI2J7JF\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIQA7JF\[52\]/S  memory_controller_0/data_buffer_RNIQA7JF\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI1OEII\[51\]/S  memory_controller_0/data_buffer_RNI1OEII\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIM67JF\[50\]/S  memory_controller_0/data_buffer_RNIM67JF\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIMACII\[49\]/S  memory_controller_0/data_buffer_RNIMACII\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIBBCJI\[47\]/S  memory_controller_0/data_buffer_RNIBBCJI\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI33CJI\[45\]/S  memory_controller_0/data_buffer_RNI33CJI\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIFEBJI\[40\]/S  memory_controller_0/data_buffer_RNIFEBJI\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIVUBJI\[44\]/S  memory_controller_0/data_buffer_RNIVUBJI\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI7UEII\[53\]/S  memory_controller_0/data_buffer_RNI7UEII\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNID4FII\[55\]/S  memory_controller_0/data_buffer_RNID4FII\[55\]/Y  memory_controller_0/data_buffer_RNO\[55\]/A  memory_controller_0/data_buffer_RNO\[55\]/Y  memory_controller_0/data_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI6N7JF\[58\]/S  memory_controller_0/data_buffer_RNI6N7JF\[58\]/Y  memory_controller_0/data_buffer_RNO\[58\]/A  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIFMNSK\[41\]/S  memory_controller_0/data_buffer_RNIFMNSK\[41\]/Y  memory_controller_0/data_buffer_RNO\[41\]/A  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIJAFII\[57\]/S  memory_controller_0/data_buffer_RNIJAFII\[57\]/Y  memory_controller_0/data_buffer_RNO\[57\]/A  memory_controller_0/data_buffer_RNO\[57\]/Y  memory_controller_0/data_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI2J7JF\[56\]/S  memory_controller_0/data_buffer_RNI2J7JF\[56\]/Y  memory_controller_0/data_buffer_RNO\[56\]/A  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIQA7JF\[52\]/S  memory_controller_0/data_buffer_RNIQA7JF\[52\]/Y  memory_controller_0/data_buffer_RNO\[52\]/A  memory_controller_0/data_buffer_RNO\[52\]/Y  memory_controller_0/data_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI1OEII\[51\]/S  memory_controller_0/data_buffer_RNI1OEII\[51\]/Y  memory_controller_0/data_buffer_RNO\[51\]/A  memory_controller_0/data_buffer_RNO\[51\]/Y  memory_controller_0/data_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIM67JF\[50\]/S  memory_controller_0/data_buffer_RNIM67JF\[50\]/Y  memory_controller_0/data_buffer_RNO\[50\]/A  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIMACII\[49\]/S  memory_controller_0/data_buffer_RNIMACII\[49\]/Y  memory_controller_0/data_buffer_RNO\[49\]/A  memory_controller_0/data_buffer_RNO\[49\]/Y  memory_controller_0/data_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIBBCJI\[47\]/S  memory_controller_0/data_buffer_RNIBBCJI\[47\]/Y  memory_controller_0/data_buffer_RNO\[47\]/A  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI33CJI\[45\]/S  memory_controller_0/data_buffer_RNI33CJI\[45\]/Y  memory_controller_0/data_buffer_RNO\[45\]/A  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIFEBJI\[40\]/S  memory_controller_0/data_buffer_RNIFEBJI\[40\]/Y  memory_controller_0/data_buffer_RNO\[40\]/A  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIVUBJI\[44\]/S  memory_controller_0/data_buffer_RNIVUBJI\[44\]/Y  memory_controller_0/data_buffer_RNO\[44\]/A  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/B  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI7UEII\[53\]/S  memory_controller_0/data_buffer_RNI7UEII\[53\]/Y  memory_controller_0/data_buffer_RNO\[53\]/A  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/read_prev_RNITS8J8_0/B  memory_controller_0/read_prev_RNITS8J8_0/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/B  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIU9E3L\[75\]/S  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIB4MQF\[62\]/S  memory_controller_0/data_buffer_RNIB4MQF\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIPKOQF\[78\]/S  memory_controller_0/data_buffer_RNIPKOQF\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNI94OQF\[70\]/S  memory_controller_0/data_buffer_RNI94OQF\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBCVPI\[69\]/S  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIJCMQF\[66\]/S  memory_controller_0/data_buffer_RNIJCMQF\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIEI2QI\[79\]/S  memory_controller_0/data_buffer_RNIEI2QI\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNI8C2QI\[77\]/S  memory_controller_0/data_buffer_RNI8C2QI\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIU9E3L\[75\]/S  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[59\]/B  memory_controller_0/data_buffer_RNO\[59\]/Y  memory_controller_0/data_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIPKOQF\[78\]/S  memory_controller_0/data_buffer_RNIPKOQF\[78\]/Y  memory_controller_0/data_buffer_RNO\[62\]/B  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNI94OQF\[70\]/S  memory_controller_0/data_buffer_RNI94OQF\[70\]/Y  memory_controller_0/data_buffer_RNO\[54\]/B  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBCVPI\[69\]/S  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[53\]/B  memory_controller_0/data_buffer_RNO\[53\]/Y  memory_controller_0/data_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIJCMQF\[66\]/S  memory_controller_0/data_buffer_RNIJCMQF\[66\]/Y  memory_controller_0/data_buffer_RNO\[50\]/B  memory_controller_0/data_buffer_RNO\[50\]/Y  memory_controller_0/data_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIEI2QI\[79\]/S  memory_controller_0/data_buffer_RNIEI2QI\[79\]/Y  memory_controller_0/data_buffer_RNO\[63\]/B  memory_controller_0/data_buffer_RNO\[63\]/Y  memory_controller_0/data_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNI8C2QI\[77\]/S  memory_controller_0/data_buffer_RNI8C2QI\[77\]/Y  memory_controller_0/data_buffer_RNO\[61\]/B  memory_controller_0/data_buffer_RNO\[61\]/Y  memory_controller_0/data_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/B  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIB4MQF\[62\]/S  memory_controller_0/data_buffer_RNIB4MQF\[62\]/Y  memory_controller_0/data_buffer_RNO\[62\]/A  memory_controller_0/data_buffer_RNO\[62\]/Y  memory_controller_0/data_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/read_prev_RNID03E21/C  memory_controller_0/read_prev_RNID03E21/Y  memory_controller_0/schedule_1_RNO\[3\]/A  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/A  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/read_prev_RNIA164V/A  memory_controller_0/read_prev_RNIA164V/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/B  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_0/B  memory_controller_0/address_out_1_sqmuxa_0/Y  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/B  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/Y  memory_controller_0/busy_hold_RNO_0/A  memory_controller_0/busy_hold_RNO_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/S  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/Y  memory_controller_0/data_buffer_RNIPT23L\[0\]/A  memory_controller_0/data_buffer_RNIPT23L\[0\]/Y  memory_controller_0/data_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNII6SSA\[13\]/S  memory_controller_0/geig_buffer_RNII6SSA\[13\]/Y  memory_controller_0/data_buffer_RNI905QK\[13\]/A  memory_controller_0/data_buffer_RNI905QK\[13\]/Y  memory_controller_0/data_out\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/S  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/Y  memory_controller_0/data_buffer_RNIH85QK\[15\]/A  memory_controller_0/data_buffer_RNIH85QK\[15\]/Y  memory_controller_0/data_out\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_0/B  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/busy_hold_RNIUNG95/A  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/B  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_2_RNIS8KED\[4\]/B  memory_controller_0/schedule_2_RNIS8KED\[4\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/B  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/mag_buffer_RNIAVRR7\[7\]/B  memory_controller_0/mag_buffer_RNIAVRR7\[7\]/Y  memory_controller_0/data_buffer_RNIKIFOH\[7\]/A  memory_controller_0/data_buffer_RNIKIFOH\[7\]/Y  memory_controller_0/data_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIKA3FF\[5\]/S  memory_controller_0/data_buffer_RNIKA3FF\[5\]/Y  memory_controller_0/data_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNITQNPI\[8\]/S  memory_controller_0/data_buffer_RNITQNPI\[8\]/Y  memory_controller_0/data_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI5KOGI\[11\]/S  memory_controller_0/data_buffer_RNI5KOGI\[11\]/Y  memory_controller_0/data_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI1GOGI\[10\]/S  memory_controller_0/data_buffer_RNI1GOGI\[10\]/Y  memory_controller_0/data_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI1VNPI\[9\]/S  memory_controller_0/data_buffer_RNI1VNPI\[9\]/Y  memory_controller_0/data_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIFCNPI\[6\]/S  memory_controller_0/data_buffer_RNIFCNPI\[6\]/Y  memory_controller_0/data_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNII83FF\[4\]/S  memory_controller_0/data_buffer_RNII83FF\[4\]/Y  memory_controller_0/data_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIG63FF\[3\]/S  memory_controller_0/data_buffer_RNIG63FF\[3\]/Y  memory_controller_0/data_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI0TMPI\[1\]/S  memory_controller_0/data_buffer_RNI0TMPI\[1\]/Y  memory_controller_0/data_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI30NPI\[2\]/S  memory_controller_0/data_buffer_RNI30NPI\[2\]/Y  memory_controller_0/data_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI9OOGI\[12\]/S  memory_controller_0/data_buffer_RNI9OOGI\[12\]/Y  memory_controller_0/data_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/B  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIH0PGI\[14\]/S  memory_controller_0/data_buffer_RNIH0PGI\[14\]/Y  memory_controller_0/data_out\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/B  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQLQ1G_0\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/A  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/C  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/read_prev_RNITS8J8/C  memory_controller_0/read_prev_RNITS8J8/Y  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/A  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/Y  memory_controller_0/busy_hold_RNO_0/A  memory_controller_0/busy_hold_RNO_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/A  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_0_RNIDC676\[7\]/A  memory_controller_0/schedule_0_RNIDC676\[7\]/Y  memory_controller_0/schedule_0_RNI7219M\[7\]/C  memory_controller_0/schedule_0_RNI7219M\[7\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/A  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/chip_select/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/address_out\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/A  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/A  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNIUNG95/B  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/A  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/A  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/B  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/A  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/B  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_RNO\[5\]/S  memory_controller_0/schedule_RNO\[5\]/Y  memory_controller_0/schedule\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/A  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/B  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[4\]/S  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/A  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/B  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_1_RNO\[3\]/S  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/A  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/B  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_1_RNO\[2\]/S  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/A  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_0\[0\]/A  memory_controller_0/mag_prev_0_RNIJHBL7_0\[0\]/Y  memory_controller_0/geig_buffer_RNINOBVA\[41\]/S  memory_controller_0/geig_buffer_RNINOBVA\[41\]/Y  memory_controller_0/data_buffer_RNIFMNSK\[41\]/A  memory_controller_0/data_buffer_RNIFMNSK\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/data_out\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/A  memory_controller_0/mag_prev_0_RNIJHBL7\[0\]/Y  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/S  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/Y  memory_controller_0/data_buffer_RNIU9E3L\[75\]/A  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/A  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/B  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_0_RNO\[7\]/B  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/A  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/B  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_0_RNO\[6\]/B  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/busy_hold_RNI9QEB8/C  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/cmd_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIN99T5\[78\]/B  memory_controller_0/mag_buffer_RNIN99T5\[78\]/Y  memory_controller_0/data_buffer_RNIPKOQF\[78\]/A  memory_controller_0/data_buffer_RNIPKOQF\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIG18T5\[62\]/B  memory_controller_0/mag_buffer_RNIG18T5\[62\]/Y  memory_controller_0/data_buffer_RNIB4MQF\[62\]/A  memory_controller_0/data_buffer_RNIB4MQF\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIF19T5\[70\]/B  memory_controller_0/mag_buffer_RNIF19T5\[70\]/Y  memory_controller_0/data_buffer_RNI94OQF\[70\]/A  memory_controller_0/data_buffer_RNI94OQF\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIK58T5\[66\]/B  memory_controller_0/mag_buffer_RNIK58T5\[66\]/Y  memory_controller_0/data_buffer_RNIJCMQF\[66\]/A  memory_controller_0/data_buffer_RNIJCMQF\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNI2CQL5\[54\]/B  memory_controller_0/mag_buffer_RNI2CQL5\[54\]/Y  memory_controller_0/data_buffer_RNIUE7JF\[54\]/A  memory_controller_0/data_buffer_RNIUE7JF\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNI6GQL5\[58\]/B  memory_controller_0/mag_buffer_RNI6GQL5\[58\]/Y  memory_controller_0/data_buffer_RNI6N7JF\[58\]/A  memory_controller_0/data_buffer_RNI6N7JF\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIU7QL5\[50\]/B  memory_controller_0/mag_buffer_RNIU7QL5\[50\]/Y  memory_controller_0/data_buffer_RNIM67JF\[50\]/A  memory_controller_0/data_buffer_RNIM67JF\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNI0AQL5\[52\]/B  memory_controller_0/mag_buffer_RNI0AQL5\[52\]/Y  memory_controller_0/data_buffer_RNIQA7JF\[52\]/A  memory_controller_0/data_buffer_RNIQA7JF\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNI4EQL5\[56\]/B  memory_controller_0/mag_buffer_RNI4EQL5\[56\]/Y  memory_controller_0/data_buffer_RNI2J7JF\[56\]/A  memory_controller_0/data_buffer_RNI2J7JF\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIM78T5\[68\]/B  memory_controller_0/mag_buffer_RNIM78T5\[68\]/Y  memory_controller_0/data_buffer_RNINGMQF\[68\]/A  memory_controller_0/data_buffer_RNINGMQF\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIL79T5\[76\]/B  memory_controller_0/mag_buffer_RNIL79T5\[76\]/Y  memory_controller_0/data_buffer_RNILGOQF\[76\]/A  memory_controller_0/data_buffer_RNILGOQF\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIV9RL5\[60\]/B  memory_controller_0/mag_buffer_RNIV9RL5\[60\]/Y  memory_controller_0/data_buffer_RNIOA9JF\[60\]/A  memory_controller_0/data_buffer_RNIOA9JF\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNICPFI5\[5\]/B  memory_controller_0/mag_buffer_RNICPFI5\[5\]/Y  memory_controller_0/data_buffer_RNIKA3FF\[5\]/A  memory_controller_0/data_buffer_RNIKA3FF\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/A  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIANFI5\[3\]/B  memory_controller_0/mag_buffer_RNIANFI5\[3\]/Y  memory_controller_0/data_buffer_RNIG63FF\[3\]/A  memory_controller_0/data_buffer_RNIG63FF\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/mag_buffer_RNIBOFI5\[4\]/B  memory_controller_0/mag_buffer_RNIBOFI5\[4\]/Y  memory_controller_0/data_buffer_RNII83FF\[4\]/A  memory_controller_0/data_buffer_RNII83FF\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/S  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/Y  memory_controller_0/data_buffer_RNIEI2QI\[79\]/A  memory_controller_0/data_buffer_RNIEI2QI\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/geig_buffer_RNI72JS8\[77\]/S  memory_controller_0/geig_buffer_RNI72JS8\[77\]/Y  memory_controller_0/data_buffer_RNI8C2QI\[77\]/A  memory_controller_0/data_buffer_RNI8C2QI\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/S  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/Y  memory_controller_0/data_buffer_RNISV1QI\[73\]/A  memory_controller_0/data_buffer_RNISV1QI\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/S  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/Y  memory_controller_0/data_buffer_RNIMP1QI\[71\]/A  memory_controller_0/data_buffer_RNIMP1QI\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI92HS8\[69\]/S  memory_controller_0/geig_buffer_RNI92HS8\[69\]/Y  memory_controller_0/data_buffer_RNIBCVPI\[69\]/A  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/S  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/Y  memory_controller_0/data_buffer_RNIVVUPI\[65\]/A  memory_controller_0/data_buffer_RNIVVUPI\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/S  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/Y  memory_controller_0/data_buffer_RNINMBJI\[42\]/A  memory_controller_0/data_buffer_RNINMBJI\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIA40M8\[46\]/S  memory_controller_0/geig_buffer_RNIA40M8\[46\]/Y  memory_controller_0/data_buffer_RNI77CJI\[46\]/A  memory_controller_0/data_buffer_RNI77CJI\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/S  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/Y  memory_controller_0/data_buffer_RNIA45II\[38\]/A  memory_controller_0/data_buffer_RNIA45II\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIG02L8\[55\]/S  memory_controller_0/geig_buffer_RNIG02L8\[55\]/Y  memory_controller_0/data_buffer_RNID4FII\[55\]/A  memory_controller_0/data_buffer_RNID4FII\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNITLGS8\[63\]/S  memory_controller_0/geig_buffer_RNITLGS8\[63\]/Y  memory_controller_0/data_buffer_RNIPPUPI\[63\]/A  memory_controller_0/data_buffer_RNIPPUPI\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/S  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/Y  memory_controller_0/data_buffer_RNIJJUPI\[61\]/A  memory_controller_0/data_buffer_RNIJJUPI\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIK42L8\[57\]/S  memory_controller_0/geig_buffer_RNIK42L8\[57\]/Y  memory_controller_0/data_buffer_RNIJAFII\[57\]/A  memory_controller_0/data_buffer_RNIJAFII\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/S  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/Y  memory_controller_0/data_buffer_RNI1OEII\[51\]/A  memory_controller_0/data_buffer_RNI1OEII\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIM40L8\[49\]/S  memory_controller_0/geig_buffer_RNIM40L8\[49\]/Y  memory_controller_0/data_buffer_RNIMACII\[49\]/A  memory_controller_0/data_buffer_RNIMACII\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNID70M8\[47\]/S  memory_controller_0/geig_buffer_RNID70M8\[47\]/Y  memory_controller_0/data_buffer_RNIBBCJI\[47\]/A  memory_controller_0/data_buffer_RNIBBCJI\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI710M8\[45\]/S  memory_controller_0/geig_buffer_RNI710M8\[45\]/Y  memory_controller_0/data_buffer_RNI33CJI\[45\]/A  memory_controller_0/data_buffer_RNI33CJI\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/S  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/Y  memory_controller_0/data_buffer_RNIFEBJI\[40\]/A  memory_controller_0/data_buffer_RNIFEBJI\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/S  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/Y  memory_controller_0/data_buffer_RNI605II\[37\]/A  memory_controller_0/data_buffer_RNI605II\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/S  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/Y  memory_controller_0/data_buffer_RNI2S4II\[36\]/A  memory_controller_0/data_buffer_RNI2S4II\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/S  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/Y  memory_controller_0/data_buffer_RNIVUBJI\[44\]/A  memory_controller_0/data_buffer_RNIVUBJI\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNICS1L8\[53\]/S  memory_controller_0/geig_buffer_RNICS1L8\[53\]/Y  memory_controller_0/data_buffer_RNI7UEII\[53\]/A  memory_controller_0/data_buffer_RNI7UEII\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/S  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/Y  memory_controller_0/data_buffer_RNIQJ4II\[34\]/A  memory_controller_0/data_buffer_RNIQJ4II\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNITHPK8\[33\]/S  memory_controller_0/geig_buffer_RNITHPK8\[33\]/Y  memory_controller_0/data_buffer_RNIMF4II\[33\]/A  memory_controller_0/data_buffer_RNIMF4II\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/S  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/Y  memory_controller_0/data_buffer_RNIUN4II\[35\]/A  memory_controller_0/data_buffer_RNIUN4II\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/S  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/Y  memory_controller_0/data_buffer_RNINMBJI\[42\]/A  memory_controller_0/data_buffer_RNINMBJI\[42\]/Y  memory_controller_0/data_buffer_RNO\[42\]/A  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIA40M8\[46\]/S  memory_controller_0/geig_buffer_RNIA40M8\[46\]/Y  memory_controller_0/data_buffer_RNI77CJI\[46\]/A  memory_controller_0/data_buffer_RNI77CJI\[46\]/Y  memory_controller_0/data_buffer_RNO\[46\]/A  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/S  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/Y  memory_controller_0/data_buffer_RNIA45II\[38\]/A  memory_controller_0/data_buffer_RNIA45II\[38\]/Y  memory_controller_0/data_buffer_RNO\[38\]/A  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/S  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/Y  memory_controller_0/data_buffer_RNI605II\[37\]/A  memory_controller_0/data_buffer_RNI605II\[37\]/Y  memory_controller_0/data_buffer_RNO\[37\]/A  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/S  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/Y  memory_controller_0/data_buffer_RNI2S4II\[36\]/A  memory_controller_0/data_buffer_RNI2S4II\[36\]/Y  memory_controller_0/data_buffer_RNO\[36\]/A  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/S  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/Y  memory_controller_0/data_buffer_RNIQJ4II\[34\]/A  memory_controller_0/data_buffer_RNIQJ4II\[34\]/Y  memory_controller_0/data_buffer_RNO\[34\]/A  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNITHPK8\[33\]/S  memory_controller_0/geig_buffer_RNITHPK8\[33\]/Y  memory_controller_0/data_buffer_RNIMF4II\[33\]/A  memory_controller_0/data_buffer_RNIMF4II\[33\]/Y  memory_controller_0/data_buffer_RNO\[33\]/A  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/B  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/S  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/Y  memory_controller_0/data_buffer_RNIUN4II\[35\]/A  memory_controller_0/data_buffer_RNIUN4II\[35\]/Y  memory_controller_0/data_buffer_RNO\[35\]/A  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/S  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/Y  memory_controller_0/data_buffer_RNI6RVHI\[20\]/A  memory_controller_0/data_buffer_RNI6RVHI\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/S  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/Y  memory_controller_0/data_buffer_RNIUFSHI\[17\]/A  memory_controller_0/data_buffer_RNIUFSHI\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNITEMK8\[24\]/S  memory_controller_0/geig_buffer_RNITEMK8\[24\]/Y  memory_controller_0/data_buffer_RNIMB0II\[24\]/A  memory_controller_0/data_buffer_RNIMB0II\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/S  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/Y  memory_controller_0/data_buffer_RNIA34II\[30\]/A  memory_controller_0/data_buffer_RNIA34II\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/S  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/Y  memory_controller_0/data_buffer_RNI6RVHI\[20\]/A  memory_controller_0/data_buffer_RNI6RVHI\[20\]/Y  memory_controller_0/data_buffer_RNO\[20\]/A  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/S  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/Y  memory_controller_0/data_buffer_RNIUFSHI\[17\]/A  memory_controller_0/data_buffer_RNIUFSHI\[17\]/Y  memory_controller_0/data_buffer_RNO\[17\]/A  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNITEMK8\[24\]/S  memory_controller_0/geig_buffer_RNITEMK8\[24\]/Y  memory_controller_0/data_buffer_RNIMB0II\[24\]/A  memory_controller_0/data_buffer_RNIMB0II\[24\]/Y  memory_controller_0/data_buffer_RNO\[24\]/A  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/S  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/Y  memory_controller_0/data_buffer_RNIA34II\[30\]/A  memory_controller_0/data_buffer_RNIA34II\[30\]/Y  memory_controller_0/data_buffer_RNO\[30\]/A  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNII64T8\[8\]/S  memory_controller_0/geig_buffer_RNII64T8\[8\]/Y  memory_controller_0/data_buffer_RNITQNPI\[8\]/A  memory_controller_0/data_buffer_RNITQNPI\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/S  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/Y  memory_controller_0/data_buffer_RNI5KOGI\[11\]/A  memory_controller_0/data_buffer_RNI5KOGI\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/S  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/Y  memory_controller_0/data_buffer_RNI1GOGI\[10\]/A  memory_controller_0/data_buffer_RNI1GOGI\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIL94T8\[9\]/S  memory_controller_0/geig_buffer_RNIL94T8\[9\]/Y  memory_controller_0/data_buffer_RNI1VNPI\[9\]/A  memory_controller_0/data_buffer_RNI1VNPI\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/S  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/Y  memory_controller_0/data_buffer_RNIFCNPI\[6\]/A  memory_controller_0/data_buffer_RNIFCNPI\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNISF3T8\[1\]/S  memory_controller_0/geig_buffer_RNISF3T8\[1\]/Y  memory_controller_0/data_buffer_RNI0TMPI\[1\]/A  memory_controller_0/data_buffer_RNI0TMPI\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/S  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/Y  memory_controller_0/data_buffer_RNI30NPI\[2\]/A  memory_controller_0/data_buffer_RNI30NPI\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/S  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/Y  memory_controller_0/data_buffer_RNI9OOGI\[12\]/A  memory_controller_0/data_buffer_RNI9OOGI\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/A  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/B  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/S  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/Y  memory_controller_0/data_buffer_RNIH0PGI\[14\]/A  memory_controller_0/data_buffer_RNIH0PGI\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_0_RNICB676\[6\]/B  memory_controller_0/schedule_0_RNICB676\[6\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/C  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/schedule_1_RNIM8NTA\[2\]/A  memory_controller_0/schedule_1_RNIM8NTA\[2\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/B  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/A  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_5/A  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/A  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNIU2OM8\[0\]/A  memory_controller_0/mag_prev_0_RNIU2OM8\[0\]/Y  memory_controller_0/busy_hold_RNIML8VR/B  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/A  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNIU2OM8\[0\]/A  memory_controller_0/mag_prev_0_RNIU2OM8\[0\]/Y  memory_controller_0/busy_hold_RNIML8VR/B  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[0\]/S  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQE5D3\[0\]/A  memory_controller_0/mag_prev_0_RNIQE5D3\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/S  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/write_counter_RNIAMJ92\[0\]/B  sram_interface_0/write_counter_RNIAMJ92\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_6/A  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/read_prev_RNIF8U6T/C  memory_controller_0/read_prev_RNIF8U6T/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC_0/B  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/B  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/read_prev_RNIF8U6T/C  memory_controller_0/read_prev_RNIF8U6T/Y  memory_controller_0/schedule_2_RNO\[0\]/B  memory_controller_0/schedule_2_RNO\[0\]/Y  memory_controller_0/schedule_2\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_0/B  memory_controller_0/address_out_1_sqmuxa_0/Y  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/B  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/Y  memory_controller_0/next_read/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[1\]/CLK  memory_controller_0/cmd_out\[1\]/Q  sram_interface_0/busy_RNIS4UC/A  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_1_sqmuxa_0/B  memory_controller_0/address_out_1_sqmuxa_0/Y  memory_controller_0/cmd_out_RNO\[0\]/A  memory_controller_0/cmd_out_RNO\[0\]/Y  memory_controller_0/cmd_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT/B  memory_controller_0/busy_hold_RNIHI2JT/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/B  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT/B  memory_controller_0/busy_hold_RNIHI2JT/Y  memory_controller_0/cmd_out\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/un1_read_counter_2_I_1/B  sram_interface_0/un1_read_counter_2_I_1/Y  sram_interface_0/un1_read_counter_2_I_10/B  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/C  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/mag_prev_0_RNI09KJ\[0\]/A  memory_controller_0/mag_prev_0_RNI09KJ\[0\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/A  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/mag_prev_0_RNI09KJ\[0\]/A  memory_controller_0/mag_prev_0_RNI09KJ\[0\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/A  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNI9C44I\[72\]/S  memory_controller_0/data_buffer_RNI9C44I\[72\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/mag_prev_0_RNI09KJ\[0\]/A  memory_controller_0/mag_prev_0_RNI09KJ\[0\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/A  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIDG44I\[74\]/S  memory_controller_0/data_buffer_RNIDG44I\[74\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/schedule_1_RNI32HN1\[2\]/A  memory_controller_0/schedule_1_RNI32HN1\[2\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/A  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/A  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/write_count_RNO\[0\]/A  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIU2OM8\[0\]/B  memory_controller_0/mag_prev_0_RNIU2OM8\[0\]/Y  memory_controller_0/busy_hold_RNIML8VR/B  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/mag_prev_0_RNIA164V\[0\]/C  memory_controller_0/mag_prev_0_RNIA164V\[0\]/Y  memory_controller_0/cmd_out_RNO\[0\]/C  memory_controller_0/cmd_out_RNO\[0\]/Y  memory_controller_0/cmd_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIRF5D3\[0\]/A  memory_controller_0/mag_prev_0_RNIRF5D3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/S  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIOISV2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNIOISV2\[2\]/Y  spi_mode_config2_0/tx_state_RNI0C3C3\[0\]/A  spi_mode_config2_0/tx_state_RNI0C3C3\[0\]/Y  spi_mode_config2_0/tx_state_RNI96AO3\[1\]/A  spi_mode_config2_0/tx_state_RNI96AO3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/write_counter_RNIAMJ92\[0\]/B  sram_interface_0/write_counter_RNIAMJ92\[0\]/Y  sram_interface_0/busy/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_0\[0\]/B  memory_controller_0/mag_prev_0_RNIJHBL7_0\[0\]/Y  memory_controller_0/geig_buffer_RNINOBVA\[41\]/S  memory_controller_0/geig_buffer_RNINOBVA\[41\]/Y  memory_controller_0/data_buffer_RNIFMNSK\[41\]/A  memory_controller_0/data_buffer_RNIFMNSK\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/read_prev_RNITS8J8/A  memory_controller_0/read_prev_RNITS8J8/Y  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/A  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/Y  memory_controller_0/busy_hold_RNO_0/A  memory_controller_0/busy_hold_RNO_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/B  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/schedule_2_RNO_0\[1\]/B  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/A  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[3\]/CLK  memory_controller_0/schedule_1\[3\]/Q  memory_controller_0/schedule_RNIJJSH\[5\]/A  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNIJJSH\[5\]/B  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNIICCG1\[5\]/A  memory_controller_0/schedule_RNIICCG1\[5\]/Y  memory_controller_0/schedule_RNICPQA4\[5\]/A  memory_controller_0/schedule_RNICPQA4\[5\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/address_out_9\[2\]/S  memory_controller_0/address_out_9\[2\]/Y  memory_controller_0/address_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/address_out_9\[3\]/S  memory_controller_0/address_out_9\[3\]/Y  memory_controller_0/address_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/address_out_9\[1\]/S  memory_controller_0/address_out_9\[1\]/Y  memory_controller_0/address_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/address_out_9\[0\]/S  memory_controller_0/address_out_9\[0\]/Y  memory_controller_0/address_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/chip_select_RNO/S  memory_controller_0/chip_select_RNO/Y  memory_controller_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNITB403\[32\]/S  memory_controller_0/geig_buffer_RNITB403\[32\]/Y  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/B  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/Y  memory_controller_0/data_buffer_RNIEFGRK\[32\]/A  memory_controller_0/data_buffer_RNIEFGRK\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIBQ403\[39\]/S  memory_controller_0/geig_buffer_RNIBQ403\[39\]/Y  memory_controller_0/geig_buffer_RNICB9VA\[39\]/B  memory_controller_0/geig_buffer_RNICB9VA\[39\]/Y  memory_controller_0/data_buffer_RNIBFKSK\[39\]/A  memory_controller_0/data_buffer_RNIBFKSK\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNI5I203\[27\]/S  memory_controller_0/geig_buffer_RNI5I203\[27\]/Y  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/B  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/Y  memory_controller_0/data_buffer_RNIURCRK\[27\]/A  memory_controller_0/data_buffer_RNIURCRK\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIT9203\[23\]/S  memory_controller_0/geig_buffer_RNIT9203\[23\]/Y  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/B  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/Y  memory_controller_0/data_buffer_RNIEBCRK\[23\]/A  memory_controller_0/data_buffer_RNIEBCRK\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIP5203\[21\]/S  memory_controller_0/geig_buffer_RNIP5203\[21\]/Y  memory_controller_0/geig_buffer_RNIG92UA\[21\]/B  memory_controller_0/geig_buffer_RNIG92UA\[21\]/Y  memory_controller_0/data_buffer_RNI63CRK\[21\]/A  memory_controller_0/data_buffer_RNI63CRK\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/S  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/Y  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/B  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/Y  memory_controller_0/data_buffer_RNILKRRK\[59\]/A  memory_controller_0/data_buffer_RNILKRRK\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI1I603\[43\]/S  memory_controller_0/geig_buffer_RNI1I603\[43\]/Y  memory_controller_0/geig_buffer_RNITUBVA\[43\]/B  memory_controller_0/geig_buffer_RNITUBVA\[43\]/Y  memory_controller_0/data_buffer_RNINUNSK\[43\]/A  memory_controller_0/data_buffer_RNINUNSK\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNITB403\[32\]/S  memory_controller_0/geig_buffer_RNITB403\[32\]/Y  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/B  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/Y  memory_controller_0/data_buffer_RNIEFGRK\[32\]/A  memory_controller_0/data_buffer_RNIEFGRK\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIBQ403\[39\]/S  memory_controller_0/geig_buffer_RNIBQ403\[39\]/Y  memory_controller_0/geig_buffer_RNICB9VA\[39\]/B  memory_controller_0/geig_buffer_RNICB9VA\[39\]/Y  memory_controller_0/data_buffer_RNIBFKSK\[39\]/A  memory_controller_0/data_buffer_RNIBFKSK\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNI1C003\[16\]/S  memory_controller_0/geig_buffer_RNI1C003\[16\]/Y  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/A  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/Y  memory_controller_0/data_buffer_RNIP8PGI\[16\]/A  memory_controller_0/data_buffer_RNIP8PGI\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNI3E003\[17\]/S  memory_controller_0/geig_buffer_RNI3E003\[17\]/Y  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/A  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/Y  memory_controller_0/data_buffer_RNIUFSHI\[17\]/A  memory_controller_0/data_buffer_RNIUFSHI\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIVB203\[24\]/S  memory_controller_0/geig_buffer_RNIVB203\[24\]/Y  memory_controller_0/geig_buffer_RNITEMK8\[24\]/A  memory_controller_0/geig_buffer_RNITEMK8\[24\]/Y  memory_controller_0/data_buffer_RNIMB0II\[24\]/A  memory_controller_0/data_buffer_RNIMB0II\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIP7403\[30\]/S  memory_controller_0/geig_buffer_RNIP7403\[30\]/Y  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/A  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/Y  memory_controller_0/data_buffer_RNIA34II\[30\]/A  memory_controller_0/data_buffer_RNIA34II\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIVD403\[33\]/S  memory_controller_0/geig_buffer_RNIVD403\[33\]/Y  memory_controller_0/geig_buffer_RNITHPK8\[33\]/A  memory_controller_0/geig_buffer_RNITHPK8\[33\]/Y  memory_controller_0/data_buffer_RNIMF4II\[33\]/A  memory_controller_0/data_buffer_RNIMF4II\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNI7K203\[28\]/S  memory_controller_0/geig_buffer_RNI7K203\[28\]/Y  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/A  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/Y  memory_controller_0/data_buffer_RNI6S0II\[28\]/A  memory_controller_0/data_buffer_RNI6S0II\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIR9403\[31\]/S  memory_controller_0/geig_buffer_RNIR9403\[31\]/Y  memory_controller_0/geig_buffer_RNINBPK8\[31\]/A  memory_controller_0/geig_buffer_RNINBPK8\[31\]/Y  memory_controller_0/data_buffer_RNIE74II\[31\]/A  memory_controller_0/data_buffer_RNIE74II\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNI9M203\[29\]/S  memory_controller_0/geig_buffer_RNI9M203\[29\]/Y  memory_controller_0/geig_buffer_RNICUMK8\[29\]/A  memory_controller_0/geig_buffer_RNICUMK8\[29\]/Y  memory_controller_0/data_buffer_RNIA01II\[29\]/A  memory_controller_0/data_buffer_RNIA01II\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNI3G203\[26\]/S  memory_controller_0/geig_buffer_RNI3G203\[26\]/Y  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/A  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/Y  memory_controller_0/data_buffer_RNIUJ0II\[26\]/A  memory_controller_0/data_buffer_RNIUJ0II\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNI1E203\[25\]/S  memory_controller_0/geig_buffer_RNI1E203\[25\]/Y  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/A  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/Y  memory_controller_0/data_buffer_RNIQF0II\[25\]/A  memory_controller_0/data_buffer_RNIQF0II\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIR7203\[22\]/S  memory_controller_0/geig_buffer_RNIR7203\[22\]/Y  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/A  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/Y  memory_controller_0/data_buffer_RNIE30II\[22\]/A  memory_controller_0/data_buffer_RNIE30II\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIN3203\[20\]/S  memory_controller_0/geig_buffer_RNIN3203\[20\]/Y  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/A  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/Y  memory_controller_0/data_buffer_RNI6RVHI\[20\]/A  memory_controller_0/data_buffer_RNI6RVHI\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNI7I003\[19\]/S  memory_controller_0/geig_buffer_RNI7I003\[19\]/Y  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/A  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/Y  memory_controller_0/data_buffer_RNI6OSHI\[19\]/A  memory_controller_0/data_buffer_RNI6OSHI\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNI5G003\[18\]/S  memory_controller_0/geig_buffer_RNI5G003\[18\]/Y  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/A  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/Y  memory_controller_0/data_buffer_RNI2KSHI\[18\]/A  memory_controller_0/data_buffer_RNI2KSHI\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIV9003\[15\]/S  memory_controller_0/geig_buffer_RNIV9003\[15\]/Y  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/B  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/Y  memory_controller_0/data_buffer_RNIH85QK\[15\]/A  memory_controller_0/data_buffer_RNIH85QK\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIR5003\[13\]/S  memory_controller_0/geig_buffer_RNIR5003\[13\]/Y  memory_controller_0/geig_buffer_RNII6SSA\[13\]/B  memory_controller_0/geig_buffer_RNII6SSA\[13\]/Y  memory_controller_0/data_buffer_RNI905QK\[13\]/A  memory_controller_0/data_buffer_RNI905QK\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIVF603\[42\]/S  memory_controller_0/geig_buffer_RNIVF603\[42\]/Y  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/A  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/Y  memory_controller_0/data_buffer_RNINMBJI\[42\]/A  memory_controller_0/data_buffer_RNINMBJI\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI1G403\[34\]/S  memory_controller_0/geig_buffer_RNI1G403\[34\]/Y  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/A  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/Y  memory_controller_0/data_buffer_RNIQJ4II\[34\]/A  memory_controller_0/data_buffer_RNIQJ4II\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI5K403\[36\]/S  memory_controller_0/geig_buffer_RNI5K403\[36\]/Y  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/A  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/Y  memory_controller_0/data_buffer_RNI2S4II\[36\]/A  memory_controller_0/data_buffer_RNI2S4II\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNITD603\[41\]/S  memory_controller_0/geig_buffer_RNITD603\[41\]/Y  memory_controller_0/geig_buffer_RNINOBVA\[41\]/A  memory_controller_0/geig_buffer_RNINOBVA\[41\]/Y  memory_controller_0/data_buffer_RNIFMNSK\[41\]/A  memory_controller_0/data_buffer_RNIFMNSK\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI7M403\[37\]/S  memory_controller_0/geig_buffer_RNI7M403\[37\]/Y  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/A  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/Y  memory_controller_0/data_buffer_RNI605II\[37\]/A  memory_controller_0/data_buffer_RNI605II\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI9O403\[38\]/S  memory_controller_0/geig_buffer_RNI9O403\[38\]/Y  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/A  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/Y  memory_controller_0/data_buffer_RNIA45II\[38\]/A  memory_controller_0/data_buffer_RNIA45II\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIRB603\[40\]/S  memory_controller_0/geig_buffer_RNIRB603\[40\]/Y  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/A  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/Y  memory_controller_0/data_buffer_RNIFEBJI\[40\]/A  memory_controller_0/data_buffer_RNIFEBJI\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI3K603\[44\]/S  memory_controller_0/geig_buffer_RNI3K603\[44\]/Y  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/A  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/Y  memory_controller_0/data_buffer_RNIVUBJI\[44\]/A  memory_controller_0/data_buffer_RNIVUBJI\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI5M603\[45\]/S  memory_controller_0/geig_buffer_RNI5M603\[45\]/Y  memory_controller_0/geig_buffer_RNI710M8\[45\]/A  memory_controller_0/geig_buffer_RNI710M8\[45\]/Y  memory_controller_0/data_buffer_RNI33CJI\[45\]/A  memory_controller_0/data_buffer_RNI33CJI\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI7O603\[46\]/S  memory_controller_0/geig_buffer_RNI7O603\[46\]/Y  memory_controller_0/geig_buffer_RNIA40M8\[46\]/A  memory_controller_0/geig_buffer_RNIA40M8\[46\]/Y  memory_controller_0/data_buffer_RNI77CJI\[46\]/A  memory_controller_0/data_buffer_RNI77CJI\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI9Q603\[47\]/S  memory_controller_0/geig_buffer_RNI9Q603\[47\]/Y  memory_controller_0/geig_buffer_RNID70M8\[47\]/A  memory_controller_0/geig_buffer_RNID70M8\[47\]/Y  memory_controller_0/data_buffer_RNIBBCJI\[47\]/A  memory_controller_0/data_buffer_RNIBBCJI\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/S  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/Y  memory_controller_0/geig_buffer_RNIM40L8\[49\]/A  memory_controller_0/geig_buffer_RNIM40L8\[49\]/Y  memory_controller_0/data_buffer_RNIMACII\[49\]/A  memory_controller_0/data_buffer_RNIMACII\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/S  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/Y  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/A  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/Y  memory_controller_0/data_buffer_RNI1OEII\[51\]/A  memory_controller_0/data_buffer_RNI1OEII\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/S  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/Y  memory_controller_0/geig_buffer_RNIG02L8\[55\]/A  memory_controller_0/geig_buffer_RNIG02L8\[55\]/Y  memory_controller_0/data_buffer_RNID4FII\[55\]/A  memory_controller_0/data_buffer_RNID4FII\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/S  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/Y  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/A  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/Y  memory_controller_0/data_buffer_RNIJJUPI\[61\]/A  memory_controller_0/data_buffer_RNIJJUPI\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/S  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/Y  memory_controller_0/geig_buffer_RNIK42L8\[57\]/A  memory_controller_0/geig_buffer_RNIK42L8\[57\]/Y  memory_controller_0/data_buffer_RNIJAFII\[57\]/A  memory_controller_0/data_buffer_RNIJAFII\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/S  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/Y  memory_controller_0/geig_buffer_RNICS1L8\[53\]/A  memory_controller_0/geig_buffer_RNICS1L8\[53\]/Y  memory_controller_0/data_buffer_RNI7UEII\[53\]/A  memory_controller_0/data_buffer_RNI7UEII\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_0\[11\]/Y  memory_controller_0/geig_buffer_RNI3I403\[35\]/S  memory_controller_0/geig_buffer_RNI3I403\[35\]/Y  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/A  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/Y  memory_controller_0/data_buffer_RNIUN4II\[35\]/A  memory_controller_0/data_buffer_RNIUN4II\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/S  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/Y  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/B  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/Y  memory_controller_0/data_buffer_RNIU9E3L\[75\]/A  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/S  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/Y  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/A  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/Y  memory_controller_0/data_buffer_RNIEI2QI\[79\]/A  memory_controller_0/data_buffer_RNIEI2QI\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/S  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/Y  memory_controller_0/geig_buffer_RNI72JS8\[77\]/A  memory_controller_0/geig_buffer_RNI72JS8\[77\]/Y  memory_controller_0/data_buffer_RNI8C2QI\[77\]/A  memory_controller_0/data_buffer_RNI8C2QI\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/S  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/Y  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/A  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/Y  memory_controller_0/data_buffer_RNISV1QI\[73\]/A  memory_controller_0/data_buffer_RNISV1QI\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/S  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/Y  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/A  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/Y  memory_controller_0/data_buffer_RNI56VPI\[67\]/A  memory_controller_0/data_buffer_RNI56VPI\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/S  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/Y  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/A  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/Y  memory_controller_0/data_buffer_RNIVVUPI\[65\]/A  memory_controller_0/data_buffer_RNIVVUPI\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/S  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/Y  memory_controller_0/geig_buffer_RNI92HS8\[69\]/A  memory_controller_0/geig_buffer_RNI92HS8\[69\]/Y  memory_controller_0/data_buffer_RNIBCVPI\[69\]/A  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/S  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/Y  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/A  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/Y  memory_controller_0/data_buffer_RNIMP1QI\[71\]/A  memory_controller_0/data_buffer_RNIMP1QI\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer_RNIP3003\[12\]/S  memory_controller_0/geig_buffer_RNIP3003\[12\]/Y  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/A  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/Y  memory_controller_0/data_buffer_RNI9OOGI\[12\]/A  memory_controller_0/data_buffer_RNI9OOGI\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_1\[11\]/Y  memory_controller_0/geig_buffer_RNIT7003\[14\]/S  memory_controller_0/geig_buffer_RNIT7003\[14\]/Y  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/A  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/Y  memory_controller_0/data_buffer_RNIH0PGI\[14\]/A  memory_controller_0/data_buffer_RNIH0PGI\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer_RNIN1003\[11\]/S  memory_controller_0/geig_buffer_RNIN1003\[11\]/Y  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/A  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/Y  memory_controller_0/data_buffer_RNI5KOGI\[11\]/A  memory_controller_0/data_buffer_RNI5KOGI\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer_RNILVVV2\[10\]/S  memory_controller_0/geig_buffer_RNILVVV2\[10\]/Y  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/A  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/Y  memory_controller_0/data_buffer_RNI1GOGI\[10\]/A  memory_controller_0/data_buffer_RNI1GOGI\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/S  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/Y  memory_controller_0/geig_buffer_RNITLGS8\[63\]/A  memory_controller_0/geig_buffer_RNITLGS8\[63\]/Y  memory_controller_0/data_buffer_RNIPPUPI\[63\]/A  memory_controller_0/data_buffer_RNIPPUPI\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/S  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/Y  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/B  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/Y  memory_controller_0/data_buffer_RNIPT23L\[0\]/A  memory_controller_0/data_buffer_RNIPT23L\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer_RNIP3003\[12\]/S  memory_controller_0/geig_buffer_RNIP3003\[12\]/Y  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/A  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/Y  memory_controller_0/data_buffer_RNI9OOGI\[12\]/A  memory_controller_0/data_buffer_RNI9OOGI\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNI5CKA3\[9\]/S  memory_controller_0/geig_buffer_RNI5CKA3\[9\]/Y  memory_controller_0/geig_buffer_RNIL94T8\[9\]/A  memory_controller_0/geig_buffer_RNIL94T8\[9\]/Y  memory_controller_0/data_buffer_RNI1VNPI\[9\]/A  memory_controller_0/data_buffer_RNI1VNPI\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNI3AKA3\[8\]/S  memory_controller_0/geig_buffer_RNI3AKA3\[8\]/Y  memory_controller_0/geig_buffer_RNII64T8\[8\]/A  memory_controller_0/geig_buffer_RNII64T8\[8\]/Y  memory_controller_0/data_buffer_RNITQNPI\[8\]/A  memory_controller_0/data_buffer_RNITQNPI\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/S  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/Y  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/A  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/Y  memory_controller_0/data_buffer_RNIFCNPI\[6\]/A  memory_controller_0/data_buffer_RNIFCNPI\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNILRJA3\[2\]/S  memory_controller_0/geig_buffer_RNILRJA3\[2\]/Y  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/A  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/Y  memory_controller_0/data_buffer_RNI30NPI\[2\]/A  memory_controller_0/data_buffer_RNI30NPI\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2\[11\]/Y  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/S  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/Y  memory_controller_0/geig_buffer_RNISF3T8\[1\]/A  memory_controller_0/geig_buffer_RNISF3T8\[1\]/Y  memory_controller_0/data_buffer_RNI0TMPI\[1\]/A  memory_controller_0/data_buffer_RNI0TMPI\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI4B3T\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[8\]/S  memory_controller_0/address_out_9\[8\]/Y  memory_controller_0/address_out\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[9\]/S  memory_controller_0/address_out_9\[9\]/Y  memory_controller_0/address_out\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[17\]/S  memory_controller_0/address_out_9\[17\]/Y  memory_controller_0/address_out\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[11\]/S  memory_controller_0/address_out_9\[11\]/Y  memory_controller_0/address_out\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[12\]/S  memory_controller_0/address_out_9\[12\]/Y  memory_controller_0/address_out\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[10\]/S  memory_controller_0/address_out_9\[10\]/Y  memory_controller_0/address_out\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[13\]/S  memory_controller_0/address_out_9\[13\]/Y  memory_controller_0/address_out\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[16\]/S  memory_controller_0/address_out_9\[16\]/Y  memory_controller_0/address_out\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[15\]/S  memory_controller_0/address_out_9\[15\]/Y  memory_controller_0/address_out\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[14\]/S  memory_controller_0/address_out_9\[14\]/Y  memory_controller_0/address_out\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[6\]/S  memory_controller_0/address_out_9\[6\]/Y  memory_controller_0/address_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[5\]/S  memory_controller_0/address_out_9\[5\]/Y  memory_controller_0/address_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[4\]/S  memory_controller_0/address_out_9\[4\]/Y  memory_controller_0/address_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_0\[0\]/Y  memory_controller_0/address_out_9\[7\]/S  memory_controller_0/address_out_9\[7\]/Y  memory_controller_0/address_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI2KBF\[4\]/S  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/A  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/mag_prev_0_RNIQE5D3\[0\]/B  memory_controller_0/mag_prev_0_RNIQE5D3\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/S  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/num_cycles\[0\]/CLK  memory_controller_0/num_cycles\[0\]/Q  memory_controller_0/num_cycles_RNIIREP\[0\]/A  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/B  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/A  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/C  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/schedule_1_RNIP2684\[3\]/B  memory_controller_0/schedule_1_RNIP2684\[3\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/A  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_2_RNIK0OV1\[4\]/A  memory_controller_0/schedule_2_RNIK0OV1\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/B  memory_controller_0/schedule_1_RNIVOFU_0\[2\]/Y  memory_controller_0/schedule_2_RNIK0OV1\[4\]/C  memory_controller_0/schedule_2_RNIK0OV1\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIOISV2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNIOISV2\[2\]/Y  spi_mode_config2_0/tx_state_RNI0C3C3\[0\]/A  spi_mode_config2_0/tx_state_RNI0C3C3\[0\]/Y  spi_mode_config2_0/tx_state_RNI96AO3\[1\]/A  spi_mode_config2_0/tx_state_RNI96AO3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_prev_0_RNI09KJ\[0\]/B  memory_controller_0/mag_prev_0_RNI09KJ\[0\]/Y  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/A  memory_controller_0/mag_prev_0_RNI4FTR1\[0\]/Y  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/B  memory_controller_0/mag_prev_0_RNIPHAT3\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/B  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/write_counter_RNISA851\[0\]/B  sram_interface_0/write_counter_RNISA851\[0\]/Y  sram_interface_0/write_counter_RNIAMJ92\[0\]/A  sram_interface_0/write_counter_RNIAMJ92\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_2/B  memory_controller_0/busy_hold_RNI9QEB8_2/Y  memory_controller_0/data_buffer_RNO\[13\]/S  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_1/B  memory_controller_0/busy_hold_RNI9QEB8_1/Y  memory_controller_0/data_buffer_RNO\[21\]/S  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_0/B  memory_controller_0/busy_hold_RNI9QEB8_0/Y  memory_controller_0/data_buffer_RNO\[43\]/S  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIP5UO3\[2\]/A  memory_controller_0/schedule_1_RNIP5UO3\[2\]/Y  memory_controller_0/schedule_1_RNIP2684\[3\]/B  memory_controller_0/schedule_1_RNIP2684\[3\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/A  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/cmd_out12_0_I_1/A  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8/A  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/write_counter_RNISA851\[0\]/B  sram_interface_0/write_counter_RNISA851\[0\]/Y  sram_interface_0/write_counter_RNIAMJ92\[0\]/A  sram_interface_0/write_counter_RNIAMJ92\[0\]/Y  sram_interface_0/srbs0_RNO/A  sram_interface_0/srbs0_RNO/Y  sram_interface_0/srbs0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/num_cycles\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/data_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/A  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/A  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/A  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI66RU\[0\]/B  memory_controller_0/write_count_RNI66RU\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/schedule_1_RNI4K522\[3\]/A  memory_controller_0/schedule_1_RNI4K522\[3\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/B  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_21/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_21/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIOISV2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNIOISV2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/mag_prev_0_RNIRF5D3\[0\]/B  memory_controller_0/mag_prev_0_RNIRF5D3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/S  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/B  memory_controller_0/mag_prev_0_RNI5COB1\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/B  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI2KBF\[4\]/S  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIK0OV1\[4\]/B  memory_controller_0/schedule_2_RNIK0OV1\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/A  memory_controller_0/schedule_2_RNIED6Q4_0\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/B  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNI5V434\[3\]/C  spi_mode_config2_0/tx_state_RNI5V434\[3\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/A  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/B  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/un1_read_counter_2_I_8/B  sram_interface_0/un1_read_counter_2_I_8/Y  sram_interface_0/read_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1_0\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1_0\[2\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/B  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/B  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/oe/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/mag_prev_0_RNIA164V\[0\]/B  memory_controller_0/mag_prev_0_RNIA164V\[0\]/Y  memory_controller_0/cmd_out_RNO\[0\]/C  memory_controller_0/cmd_out_RNO\[0\]/Y  memory_controller_0/cmd_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/A  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/B  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/write_cycle/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[1\]/CLK  orbit_control_0/cntr\[1\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/A  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_1/B  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/busy_hold_RNIHI2JT_0/A  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[11\]/A  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/schedule_1_RNIL2D12\[2\]/B  memory_controller_0/schedule_1_RNIL2D12\[2\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/A  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/schedule_2_RNO_0\[1\]/C  memory_controller_0/schedule_2_RNO_0\[1\]/Y  memory_controller_0/schedule_2_RNO\[1\]/A  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[14\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/dout\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[15\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[13\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[12\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[11\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[10\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[9\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[8\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[7\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[6\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[5\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[4\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[3\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[2\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[1\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIEBB41\[1\]/B  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[0\]/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_1/B  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/busy_hold_RNI9QEB8/B  memory_controller_0/busy_hold_RNI9QEB8/Y  memory_controller_0/next_write_RNO/A  memory_controller_0/next_write_RNO/Y  memory_controller_0/next_write/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIG1244\[3\]/S  spi_mode_config2_0/tx_state_RNIG1244\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_prev_0_RNI5COB1_0\[0\]/A  memory_controller_0/mag_prev_0_RNI5COB1_0\[0\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/B  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/A  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/A  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/A  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/C  memory_controller_0/mag_prev_0_RNIQBDS3\[0\]/Y  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/A  memory_controller_0/mag_prev_0_RNIJHBL7_1\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/A  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_0/B  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/busy_hold_RNIHT4R7/B  memory_controller_0/busy_hold_RNIHT4R7/Y  memory_controller_0/busy_hold_RNIML8VR/A  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/cmd_out12_0_I_1/B  memory_controller_0/cmd_out12_0_I_1/Y  memory_controller_0/cmd_out12_0_I_4/A  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/A  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/A  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/oe/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/busy/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/we/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/srbs0/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/A  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/srbs2/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/A  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/C  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/C  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_1\[0\]/A  memory_controller_0/write_count_RNINDVB5_1\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/B  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_28/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_28/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_22/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_22/Y  spi_mode_config2_0/tx_packet_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[14\]/A  geig_data_handling_0/geig_counts_RNO\[14\]/Y  geig_data_handling_0/geig_counts\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/A  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[2\]/CLK  geig_data_handling_0/geig_counts\[2\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/C  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_1\[2\]/CLK  memory_controller_0/schedule_1\[2\]/Q  memory_controller_0/schedule_2_RNI2KBF\[4\]/A  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[4\]/CLK  memory_controller_0/schedule_2\[4\]/Q  memory_controller_0/schedule_2_RNI2KBF\[4\]/B  memory_controller_0/schedule_2_RNI2KBF\[4\]/Y  memory_controller_0/schedule_2_RNIED6Q4\[4\]/B  memory_controller_0/schedule_2_RNIED6Q4\[4\]/Y  memory_controller_0/mag_prev_RNI0F875\[0\]/B  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNI7KR\[6\]/B  timestamp_0/TIMESTAMP_RNI7KR\[6\]/Y  timestamp_0/TIMESTAMP_RNIA4N1\[4\]/C  timestamp_0/TIMESTAMP_RNIA4N1\[4\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/A  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/C  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[21\]/A  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  read_buffer_0/init_stage_tr3_2_o3/A  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_5/B  memory_controller_0/cmd_out12_0_I_5/Y  memory_controller_0/cmd_out12_0_I_7/B  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNIKCFS\[12\]/C  timestamp_0/TIMESTAMP_RNIKCFS\[12\]/Y  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/C  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNI7KR\[6\]/A  timestamp_0/TIMESTAMP_RNI7KR\[6\]/Y  timestamp_0/TIMESTAMP_RNIA4N1\[4\]/C  timestamp_0/TIMESTAMP_RNIA4N1\[4\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/read_counter_RNI0AKL1\[0\]/C  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/oe/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNO\[10\]/A  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/A  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNIP2684\[3\]/A  memory_controller_0/schedule_1_RNIP2684\[3\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/A  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[4\]/CLK  geig_data_handling_0/geig_counts\[4\]/Q  geig_data_handling_0/geig_counts_RNIEN6F\[6\]/C  geig_data_handling_0/geig_counts_RNIEN6F\[6\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/C  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIJJSH\[5\]/S  memory_controller_0/schedule_RNIJJSH\[5\]/Y  memory_controller_0/schedule_RNI113C5\[5\]/A  memory_controller_0/schedule_RNI113C5\[5\]/Y  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/A  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/B  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/Y  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/A  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/S  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[2\]/CLK  orbit_control_0/cntr\[2\]/Q  orbit_control_0/cntr_RNIN21G\[2\]/A  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNIKCFS\[12\]/A  timestamp_0/TIMESTAMP_RNIKCFS\[12\]/Y  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/C  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNO\[1\]/B  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNO\[0\]/B  sram_interface_0/write_counter_RNO\[0\]/Y  sram_interface_0/write_counter\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/B  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/Y  spi_mode_config2_0/begin_pass_a_RNO_1/C  spi_mode_config2_0/begin_pass_a_RNO_1/Y  spi_mode_config2_0/begin_pass_a_RNO_0/A  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/cmd_out12_0_I_4/B  memory_controller_0/cmd_out12_0_I_4/Y  memory_controller_0/cmd_out12_0_I_7/A  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  read_address_traversal_0/address_n2_0_o2/A  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[5\]/CLK  geig_data_handling_0/geig_counts\[5\]/Q  geig_data_handling_0/geig_counts_RNIEN6F\[6\]/A  geig_data_handling_0/geig_counts_RNIEN6F\[6\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/C  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/B  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_4/A  spi_mode_config2_0/byte_tracker_a_RNO_4/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/A  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/C  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE_0/A  memory_controller_0/busy_hold_RNI5JJE_0/Y  memory_controller_0/busy_hold_RNIUNG95/A  memory_controller_0/busy_hold_RNIUNG95/Y  memory_controller_0/busy_hold_RNI9QEB8_3/A  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNIKCFS\[12\]/B  timestamp_0/TIMESTAMP_RNIKCFS\[12\]/Y  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/C  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[6\]/CLK  geig_data_handling_0/geig_counts\[6\]/Q  geig_data_handling_0/geig_counts_RNIEN6F\[6\]/B  geig_data_handling_0/geig_counts_RNIEN6F\[6\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/C  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIG1244\[3\]/S  spi_mode_config2_0/tx_state_RNIG1244\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/cmd_out12_0_I_6/B  memory_controller_0/cmd_out12_0_I_6/Y  memory_controller_0/cmd_out12_0_I_7/C  memory_controller_0/cmd_out12_0_I_7/Y  memory_controller_0/busy_hold_RNI9QEB8_3/B  memory_controller_0/busy_hold_RNI9QEB8_3/Y  memory_controller_0/un1_write_count_4_I_1/B  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIG1244\[3\]/S  spi_mode_config2_0/tx_state_RNIG1244\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/write_counter_RNISA851\[0\]/B  sram_interface_0/write_counter_RNISA851\[0\]/Y  sram_interface_0/we/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_23/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_23/Y  spi_mode_config2_0/tx_packet_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC_0/A  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_cycle_RNO/A  sram_interface_0/read_cycle_RNO/Y  sram_interface_0/read_cycle/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[1\]/CLK  spi_mode_config2_0/tx_exit_counter\[1\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNO\[13\]/A  geig_data_handling_0/geig_counts_RNO\[13\]/Y  geig_data_handling_0/geig_counts\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNI3D981\[3\]/A  spi_mode_config2_0/tx_state_RNI3D981\[3\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/C  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNI5V434\[3\]/A  spi_mode_config2_0/tx_state_RNI5V434\[3\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/A  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/A  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNI32HN1\[2\]/B  memory_controller_0/schedule_1_RNI32HN1\[2\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/A  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/A  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/A  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_24/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_24/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/mag_prev_0_RNIBHC11\[0\]/B  memory_controller_0/mag_prev_0_RNIBHC11\[0\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/A  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/B  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/B  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNO\[20\]/A  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/position_RNI53NV4\[0\]/B  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[2\]/CLK  spi_mode_config2_0/tx_exit_counter\[2\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNITA4P2\[2\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/B  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNIVL4B3/A  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/read_tracker_RNI9D787/B  spi_mode_config2_0/read_tracker_RNI9D787/Y  spi_mode_config2_0/tx_state_RNO\[3\]/C  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNIVL4B3/A  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/byte_tracker_b_RNIJJ5P3/A  spi_mode_config2_0/byte_tracker_b_RNIJJ5P3/Y  spi_mode_config2_0/tx_state_RNO_0\[0\]/B  spi_mode_config2_0/tx_state_RNO_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/A  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNIA4N1\[4\]/B  timestamp_0/TIMESTAMP_RNIA4N1\[4\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/A  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/B  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNO\[9\]/A  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNIVL4B3/A  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/read_tracker_RNI09B89/A  spi_mode_config2_0/read_tracker_RNI09B89/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNIVL4B3/A  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/read_tracker_RNI09B89/A  spi_mode_config2_0/read_tracker_RNI09B89/Y  spi_mode_config2_0/tx_state_RNO\[1\]/C  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/B  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNIA4N1\[4\]/A  timestamp_0/TIMESTAMP_RNIA4N1\[4\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/B  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/B  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/read_prev/CLK  memory_controller_0/read_prev/Q  memory_controller_0/read_prev_RNIABTT/A  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/mag_prev_0_RNIBHC11\[0\]/B  memory_controller_0/mag_prev_0_RNIBHC11\[0\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/A  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNIHN892\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNIHN892\[2\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_4/B  spi_mode_config2_0/byte_tracker_a_RNO_4/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/A  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/C  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/A  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI92HS8\[69\]/S  memory_controller_0/geig_buffer_RNI92HS8\[69\]/Y  memory_controller_0/data_buffer_RNIBCVPI\[69\]/A  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5\[0\]/A  memory_controller_0/write_count_RNINDVB5\[0\]/Y  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/S  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/Y  memory_controller_0/data_buffer_RNI56VPI\[67\]/A  memory_controller_0/data_buffer_RNI56VPI\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/S  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/Y  memory_controller_0/data_buffer_RNI6RVHI\[20\]/A  memory_controller_0/data_buffer_RNI6RVHI\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/S  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/Y  memory_controller_0/data_buffer_RNIUJ0II\[26\]/A  memory_controller_0/data_buffer_RNIUJ0II\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/S  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/Y  memory_controller_0/data_buffer_RNI6S0II\[28\]/A  memory_controller_0/data_buffer_RNI6S0II\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNICUMK8\[29\]/S  memory_controller_0/geig_buffer_RNICUMK8\[29\]/Y  memory_controller_0/data_buffer_RNIA01II\[29\]/A  memory_controller_0/data_buffer_RNIA01II\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNINBPK8\[31\]/S  memory_controller_0/geig_buffer_RNINBPK8\[31\]/Y  memory_controller_0/data_buffer_RNIE74II\[31\]/A  memory_controller_0/data_buffer_RNIE74II\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/S  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/Y  memory_controller_0/data_buffer_RNIQF0II\[25\]/A  memory_controller_0/data_buffer_RNIQF0II\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/S  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/Y  memory_controller_0/data_buffer_RNIE30II\[22\]/A  memory_controller_0/data_buffer_RNIE30II\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/S  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/Y  memory_controller_0/data_buffer_RNI6OSHI\[19\]/A  memory_controller_0/data_buffer_RNI6OSHI\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/S  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/Y  memory_controller_0/data_buffer_RNI2KSHI\[18\]/A  memory_controller_0/data_buffer_RNI2KSHI\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/S  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/Y  memory_controller_0/data_buffer_RNIP8PGI\[16\]/A  memory_controller_0/data_buffer_RNIP8PGI\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/S  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/Y  memory_controller_0/data_buffer_RNIUJ0II\[26\]/A  memory_controller_0/data_buffer_RNIUJ0II\[26\]/Y  memory_controller_0/data_buffer_RNO\[26\]/A  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/S  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/Y  memory_controller_0/data_buffer_RNI6S0II\[28\]/A  memory_controller_0/data_buffer_RNI6S0II\[28\]/Y  memory_controller_0/data_buffer_RNO\[28\]/A  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNICUMK8\[29\]/S  memory_controller_0/geig_buffer_RNICUMK8\[29\]/Y  memory_controller_0/data_buffer_RNIA01II\[29\]/A  memory_controller_0/data_buffer_RNIA01II\[29\]/Y  memory_controller_0/data_buffer_RNO\[29\]/A  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNINBPK8\[31\]/S  memory_controller_0/geig_buffer_RNINBPK8\[31\]/Y  memory_controller_0/data_buffer_RNIE74II\[31\]/A  memory_controller_0/data_buffer_RNIE74II\[31\]/Y  memory_controller_0/data_buffer_RNO\[31\]/A  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/S  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/Y  memory_controller_0/data_buffer_RNIQF0II\[25\]/A  memory_controller_0/data_buffer_RNIQF0II\[25\]/Y  memory_controller_0/data_buffer_RNO\[25\]/A  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/S  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/Y  memory_controller_0/data_buffer_RNIE30II\[22\]/A  memory_controller_0/data_buffer_RNIE30II\[22\]/Y  memory_controller_0/data_buffer_RNO\[22\]/A  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/S  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/Y  memory_controller_0/data_buffer_RNI2KSHI\[18\]/A  memory_controller_0/data_buffer_RNI2KSHI\[18\]/Y  memory_controller_0/data_buffer_RNO\[18\]/A  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIURKE1\[0\]/B  memory_controller_0/write_count_RNIURKE1\[0\]/Y  memory_controller_0/write_count_RNINDVB5_0\[0\]/A  memory_controller_0/write_count_RNINDVB5_0\[0\]/Y  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/S  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/Y  memory_controller_0/data_buffer_RNIP8PGI\[16\]/A  memory_controller_0/data_buffer_RNIP8PGI\[16\]/Y  memory_controller_0/data_buffer_RNO\[16\]/A  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIR92V\[4\]/B  memory_controller_0/schedule_2_RNIR92V\[4\]/Y  memory_controller_0/schedule_0_RNIDC676\[7\]/B  memory_controller_0/schedule_0_RNIDC676\[7\]/Y  memory_controller_0/schedule_0_RNI7219M\[7\]/C  memory_controller_0/schedule_0_RNI7219M\[7\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/A  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_prev_RNI0F875\[0\]/A  memory_controller_0/mag_prev_RNI0F875\[0\]/Y  memory_controller_0/mag_prev_RNIC5B1A\[0\]/B  memory_controller_0/mag_prev_RNIC5B1A\[0\]/Y  memory_controller_0/mag_prev_RNIQIHRE\[0\]/A  memory_controller_0/mag_prev_RNIQIHRE\[0\]/Y  memory_controller_0/read_prev_RNINFQEN/B  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/C  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/A  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/A  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI6OSHI\[19\]/S  memory_controller_0/data_buffer_RNI6OSHI\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNI63CRK\[21\]/S  memory_controller_0/data_buffer_RNI63CRK\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/A  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNINUNSK\[43\]/S  memory_controller_0/data_buffer_RNINUNSK\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/A  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNI2KSHI\[18\]/S  memory_controller_0/data_buffer_RNI2KSHI\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/A  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIP8PGI\[16\]/S  memory_controller_0/data_buffer_RNIP8PGI\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_2\[0\]/A  memory_controller_0/write_count_RNIFM2L9_2\[0\]/Y  memory_controller_0/data_buffer_RNIUFSHI\[17\]/S  memory_controller_0/data_buffer_RNIUFSHI\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIEBCRK\[23\]/S  memory_controller_0/data_buffer_RNIEBCRK\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIURCRK\[27\]/S  memory_controller_0/data_buffer_RNIURCRK\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIEFGRK\[32\]/S  memory_controller_0/data_buffer_RNIEFGRK\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIBFKSK\[39\]/S  memory_controller_0/data_buffer_RNIBFKSK\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNI6RVHI\[20\]/S  memory_controller_0/data_buffer_RNI6RVHI\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIUJ0II\[26\]/S  memory_controller_0/data_buffer_RNIUJ0II\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIA45II\[38\]/S  memory_controller_0/data_buffer_RNIA45II\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNI6S0II\[28\]/S  memory_controller_0/data_buffer_RNI6S0II\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIA01II\[29\]/S  memory_controller_0/data_buffer_RNIA01II\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNI605II\[37\]/S  memory_controller_0/data_buffer_RNI605II\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNI2S4II\[36\]/S  memory_controller_0/data_buffer_RNI2S4II\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIE74II\[31\]/S  memory_controller_0/data_buffer_RNIE74II\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIQF0II\[25\]/S  memory_controller_0/data_buffer_RNIQF0II\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIE30II\[22\]/S  memory_controller_0/data_buffer_RNIE30II\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIMB0II\[24\]/S  memory_controller_0/data_buffer_RNIMB0II\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIA34II\[30\]/S  memory_controller_0/data_buffer_RNIA34II\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIQJ4II\[34\]/S  memory_controller_0/data_buffer_RNIQJ4II\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIMF4II\[33\]/S  memory_controller_0/data_buffer_RNIMF4II\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_1\[0\]/A  memory_controller_0/write_count_RNIFM2L9_1\[0\]/Y  memory_controller_0/data_buffer_RNIUN4II\[35\]/S  memory_controller_0/data_buffer_RNIUN4II\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/A  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI0NHSH\[48\]/S  memory_controller_0/data_buffer_RNI0NHSH\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/A  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNILKRRK\[59\]/S  memory_controller_0/data_buffer_RNILKRRK\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/A  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNI77CJI\[46\]/S  memory_controller_0/data_buffer_RNI77CJI\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/A  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNINMBJI\[42\]/S  memory_controller_0/data_buffer_RNINMBJI\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/A  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIUE7JF\[54\]/S  memory_controller_0/data_buffer_RNIUE7JF\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIUB081_0\[4\]/B  spi_mode_config2_0/tx_state_RNIUB081_0\[4\]/Y  spi_mode_config2_0/tx_state_RNIG1244\[3\]/B  spi_mode_config2_0/tx_state_RNIG1244\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/A  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9_0\[0\]/A  memory_controller_0/write_count_RNIFM2L9_0\[0\]/Y  memory_controller_0/data_buffer_RNIUE7JF\[54\]/S  memory_controller_0/data_buffer_RNIUE7JF\[54\]/Y  memory_controller_0/data_buffer_RNO\[54\]/A  memory_controller_0/data_buffer_RNO\[54\]/Y  memory_controller_0/data_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/B  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_prev_0_RNIBHC11\[0\]/A  memory_controller_0/mag_prev_0_RNIBHC11\[0\]/Y  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/A  memory_controller_0/mag_prev_0_RNIH8C8B\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/B  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI5L8E\[4\]/S  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[3\]/CLK  orbit_control_0/cntr\[3\]/Q  orbit_control_0/cntr_RNIM5CL\[3\]/A  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/A  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/C  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/A  timestamp_0/TIMESTAMP_RNI80UA1\[10\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/A  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/geig_counts_RNI88F31\[3\]/A  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[11\]/A  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[19\]/B  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIFED62\[4\]/A  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[3\]/CLK  spi_mode_config2_0/read_data\[3\]/Q  spi_mode_config2_0/read_data_RNI0CT01\[3\]/C  spi_mode_config2_0/read_data_RNI0CT01\[3\]/Y  spi_mode_config2_0/read_data_RNICIPC2\[0\]/C  spi_mode_config2_0/read_data_RNICIPC2\[0\]/Y  spi_mode_config2_0/read_tracker_RNI74RQ2/A  spi_mode_config2_0/read_tracker_RNI74RQ2/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/B  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/state_a_RNO_4\[2\]/B  spi_mode_config2_0/state_a_RNO_4\[2\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/C  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/B  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/address_n17_0/B  write_address_traversal_0/address_n17_0/Y  write_address_traversal_0/address\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[77\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[75\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[73\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[71\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[69\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[67\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[65\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[63\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[61\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[59\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[57\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_2\[11\]/Y  memory_controller_0/geig_buffer\[79\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[53\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[51\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[49\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[21\]/CLK  memory_controller_0/geig_prev\[21\]/Q  memory_controller_0/geig_prev_RNI2FU1\[21\]/A  memory_controller_0/geig_prev_RNI2FU1\[21\]/Y  memory_controller_0/geig_prev_RNI60T3\[22\]/C  memory_controller_0/geig_prev_RNI60T3\[22\]/Y  memory_controller_0/geig_prev_RNI42L9\[19\]/C  memory_controller_0/geig_prev_RNI42L9\[19\]/Y  memory_controller_0/geig_prev_RNI8RFH\[24\]/C  memory_controller_0/geig_prev_RNI8RFH\[24\]/Y  memory_controller_0/geig_prev_RNIM65I1\[24\]/C  memory_controller_0/geig_prev_RNIM65I1\[24\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/A  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/mag_prev_0_RNIQE5D3\[0\]/C  memory_controller_0/mag_prev_0_RNIQE5D3\[0\]/Y  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/S  memory_controller_0/mag_prev_0_RNIMPFNH\[0\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/A  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2_4\[11\]/Y  memory_controller_0/geig_buffer\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/geig_prev\[40\]/CLK  memory_controller_0/geig_prev\[40\]/Q  memory_controller_0/geig_prev_RNI4L22\[40\]/A  memory_controller_0/geig_prev_RNI4L22\[40\]/Y  memory_controller_0/geig_prev_RNIOO34\[39\]/C  memory_controller_0/geig_prev_RNIOO34\[39\]/Y  memory_controller_0/geig_prev_RNION58\[36\]/C  memory_controller_0/geig_prev_RNION58\[36\]/Y  memory_controller_0/geig_prev_RNIS45P\[0\]/C  memory_controller_0/geig_prev_RNIS45P\[0\]/Y  memory_controller_0/geig_prev_RNI46981\[11\]/B  memory_controller_0/geig_prev_RNI46981\[11\]/Y  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/B  memory_controller_0/geig_prev_RNIQCEQ2_3\[11\]/Y  memory_controller_0/geig_buffer\[55\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[4\]/CLK  spi_mode_config2_0/rst_cntr\[4\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/C  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/write_count_RNIVVCV\[0\]/B  memory_controller_0/write_count_RNIVVCV\[0\]/Y  memory_controller_0/write_count_RNIO8394\[0\]/C  memory_controller_0/write_count_RNIO8394\[0\]/Y  memory_controller_0/write_count_RNIFM2L9\[0\]/A  memory_controller_0/write_count_RNIFM2L9\[0\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/S  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/A  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/B  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/A  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[5\]/CLK  spi_mode_config2_0/read_data\[5\]/Q  spi_mode_config2_0/read_data_RNI96UL\[2\]/B  spi_mode_config2_0/read_data_RNI96UL\[2\]/Y  spi_mode_config2_0/read_data_RNICIPC2\[0\]/B  spi_mode_config2_0/read_data_RNICIPC2\[0\]/Y  spi_mode_config2_0/read_tracker_RNI74RQ2/A  spi_mode_config2_0/read_tracker_RNI74RQ2/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/B  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNI48KL\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI48KL\[2\]/Y  spi_mode_config2_0/tx_state_RNIG1244\[3\]/A  spi_mode_config2_0/tx_state_RNIG1244\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNO\[12\]/A  geig_data_handling_0/geig_counts_RNO\[12\]/Y  geig_data_handling_0/geig_counts\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/mag_prev_0_RNIBHC11\[0\]/B  memory_controller_0/mag_prev_0_RNIBHC11\[0\]/Y  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/B  memory_controller_0/mag_prev_0_RNI5UQR3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/B  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_n3_0_o2/A  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/C  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/Y  memory_controller_0/busy_hold_RNO_0/A  memory_controller_0/busy_hold_RNO_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_n3_0_o2/A  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC_0/C  sram_interface_0/busy_RNIS4UC_0/Y  sram_interface_0/read_cycle_RNI7ANR/B  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/B  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/B  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/next_a_RNO/B  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI66RU\[0\]/B  memory_controller_0/write_count_RNI66RU\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNO\[2\]/B  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/write_count_RNI66RU\[0\]/B  memory_controller_0/write_count_RNI66RU\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/write_count_RNO\[0\]/B  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[4\]/CLK  spi_mode_config2_0/read_data\[4\]/Q  spi_mode_config2_0/read_data_RNI0CT01\[3\]/B  spi_mode_config2_0/read_data_RNI0CT01\[3\]/Y  spi_mode_config2_0/read_data_RNICIPC2\[0\]/C  spi_mode_config2_0/read_data_RNICIPC2\[0\]/Y  spi_mode_config2_0/read_tracker_RNI74RQ2/A  spi_mode_config2_0/read_tracker_RNI74RQ2/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/B  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/A  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/B  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/B  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n14_0_o2/A  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/A  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/C  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_exit_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNO_0\[11\]/A  geig_data_handling_0/geig_counts_RNO_0\[11\]/Y  geig_data_handling_0/geig_counts_RNO\[11\]/A  geig_data_handling_0/geig_counts_RNO\[11\]/Y  geig_data_handling_0/geig_counts\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE_1/B  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/cmd_out_RNO\[0\]/B  memory_controller_0/cmd_out_RNO\[0\]/Y  memory_controller_0/cmd_out\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/weVAL/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT memory_controller_0/cmd_out\[0\]/CLK  memory_controller_0/cmd_out\[0\]/Q  sram_interface_0/busy_RNIS4UC/C  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/weVAL_0/E  	(4.3:4.3:4.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNION6B1\[3\]/B  spi_mode_config2_0/tx_state_RNION6B1\[3\]/Y  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/B  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/Y  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/B  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/B  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/C  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_m6_0_a2_2/A  read_address_traversal_0/address_m6_0_a2_2/Y  read_address_traversal_0/address_m6_0_a2_7/A  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/mag_prev_0_RNIU2OM8\[0\]/C  memory_controller_0/mag_prev_0_RNIU2OM8\[0\]/Y  memory_controller_0/busy_hold_RNIML8VR/B  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNO\[10\]/B  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[6\]/CLK  spi_mode_config2_0/read_data\[6\]/Q  spi_mode_config2_0/read_data_RNI0CT01\[3\]/A  spi_mode_config2_0/read_data_RNI0CT01\[3\]/Y  spi_mode_config2_0/read_data_RNICIPC2\[0\]/C  spi_mode_config2_0/read_data_RNICIPC2\[0\]/Y  spi_mode_config2_0/read_tracker_RNI74RQ2/A  spi_mode_config2_0/read_tracker_RNI74RQ2/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/B  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/A  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNI30UL\[0\]/B  spi_mode_config2_0/read_data_RNI30UL\[0\]/Y  spi_mode_config2_0/read_data_RNICIPC2\[0\]/A  spi_mode_config2_0/read_data_RNICIPC2\[0\]/Y  spi_mode_config2_0/read_tracker_RNI74RQ2/A  spi_mode_config2_0/read_tracker_RNI74RQ2/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/B  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_m6_0_a2_4/B  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[2\]/CLK  spi_mode_config2_0/read_data\[2\]/Q  spi_mode_config2_0/read_data_RNI96UL\[2\]/A  spi_mode_config2_0/read_data_RNI96UL\[2\]/Y  spi_mode_config2_0/read_data_RNICIPC2\[0\]/B  spi_mode_config2_0/read_data_RNICIPC2\[0\]/Y  spi_mode_config2_0/read_tracker_RNI74RQ2/A  spi_mode_config2_0/read_tracker_RNI74RQ2/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/B  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_m6_0_a2_2/B  read_address_traversal_0/address_m6_0_a2_2/Y  read_address_traversal_0/address_m6_0_a2_7/A  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/A  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/Y  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/B  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/B  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/C  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIF42A2_0\[5\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/C  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_17/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_17/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/A  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/B  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/A  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/Y  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/B  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/C  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_m6_0_a2_4/C  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/C  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/A  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/Y  spi_mode_config2_0/begin_pass_a_RNO_2/B  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO_0/C  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_m6_0_a2_1/B  read_address_traversal_0/address_m6_0_a2_1/Y  read_address_traversal_0/address_m6_0_a2_7/B  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[7\]/CLK  spi_mode_config2_0/read_data\[7\]/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/A  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/A  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNO\[18\]/A  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_m6_0_a2_4/A  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/C  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNIR92V\[4\]/B  memory_controller_0/schedule_2_RNIR92V\[4\]/Y  memory_controller_0/schedule_0_RNICB676\[6\]/A  memory_controller_0/schedule_0_RNICB676\[6\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/C  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNIUB081\[4\]/A  spi_mode_config2_0/tx_state_RNIUB081\[4\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/C  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNO\[8\]/A  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[0\]/CLK  spi_mode_config2_0/read_data\[0\]/Q  spi_mode_config2_0/read_data_RNI30UL\[0\]/A  spi_mode_config2_0/read_data_RNI30UL\[0\]/Y  spi_mode_config2_0/read_data_RNICIPC2\[0\]/A  spi_mode_config2_0/read_data_RNICIPC2\[0\]/Y  spi_mode_config2_0/read_tracker_RNI74RQ2/A  spi_mode_config2_0/read_tracker_RNI74RQ2/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/B  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/A  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/B  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/B  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[10\]/CLK  read_address_traversal_0/address\[10\]/Q  read_address_traversal_0/address_m6_0_a2_1/A  read_address_traversal_0/address_m6_0_a2_1/Y  read_address_traversal_0/address_m6_0_a2_7/B  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/srbs0_RNO/B  sram_interface_0/srbs0_RNO/Y  sram_interface_0/srbs0/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI1PQG_0\[1\]/A  spi_mode_config2_0/chip_state_RNI1PQG_0\[1\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/A  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/A  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/Y  spi_mode_config2_0/begin_pass_a_RNO_2/B  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO_0/C  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/srbs2_RNO/B  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNIVL4B3/A  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/tx_state_RNO\[4\]/C  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNIVL4B3/A  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/byte_tracker_b_RNIJJ5P3/A  spi_mode_config2_0/byte_tracker_b_RNIJJ5P3/Y  spi_mode_config2_0/begin_pass_a_RNO/B  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/start_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/byte_out_b\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_2_RNI5L8E\[4\]/S  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNIR92V\[4\]/A  memory_controller_0/schedule_2_RNIR92V\[4\]/Y  memory_controller_0/schedule_0_RNIDC676\[7\]/B  memory_controller_0/schedule_0_RNIDC676\[7\]/Y  memory_controller_0/schedule_0_RNI7219M\[7\]/C  memory_controller_0/schedule_0_RNI7219M\[7\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/A  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNO_1\[2\]/A  spi_mode_config2_0/tx_state_RNO_1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/C  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNI3L1S\[14\]/B  timestamp_0/TIMESTAMP_RNI3L1S\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/mag_prev_0_RNIRF5D3\[0\]/C  memory_controller_0/mag_prev_0_RNIRF5D3\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/S  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/B  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_1\[12\]/B  orbit_control_0/cntr_RNO_1\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/C  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/B  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/schedule_1_RNI4K522\[3\]/A  memory_controller_0/schedule_1_RNI4K522\[3\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/B  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNILLA21\[6\]/B  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/B  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/A  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/B  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[3\]/CLK  spi_mode_config2_0/read_data\[3\]/Q  spi_mode_config2_0/read_data_RNI0CT01\[3\]/C  spi_mode_config2_0/read_data_RNI0CT01\[3\]/Y  spi_mode_config2_0/read_data_RNICIPC2\[0\]/C  spi_mode_config2_0/read_data_RNICIPC2\[0\]/Y  spi_mode_config2_0/read_tracker_RNIVL4B3/B  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/read_tracker_RNI9D787/B  spi_mode_config2_0/read_tracker_RNI9D787/Y  spi_mode_config2_0/tx_state_RNO\[3\]/C  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[15\]/S  sram_interface_0/dread_RNO\[15\]/Y  sram_interface_0/dread\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[14\]/S  sram_interface_0/dread_RNO\[14\]/Y  sram_interface_0/dread\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[12\]/S  sram_interface_0/dread_RNO\[12\]/Y  sram_interface_0/dread\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[8\]/S  sram_interface_0/dread_RNO\[8\]/Y  sram_interface_0/dread\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[3\]/S  sram_interface_0/dread_RNO\[3\]/Y  sram_interface_0/dread\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[0\]/S  sram_interface_0/dread_RNO\[0\]/Y  sram_interface_0/dread\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[2\]/S  sram_interface_0/dread_RNO\[2\]/Y  sram_interface_0/dread\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[4\]/S  sram_interface_0/dread_RNO\[4\]/Y  sram_interface_0/dread\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[5\]/S  sram_interface_0/dread_RNO\[5\]/Y  sram_interface_0/dread\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[6\]/S  sram_interface_0/dread_RNO\[6\]/Y  sram_interface_0/dread\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[7\]/S  sram_interface_0/dread_RNO\[7\]/Y  sram_interface_0/dread\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[9\]/S  sram_interface_0/dread_RNO\[9\]/Y  sram_interface_0/dread\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[10\]/S  sram_interface_0/dread_RNO\[10\]/Y  sram_interface_0/dread\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[13\]/S  sram_interface_0/dread_RNO\[13\]/Y  sram_interface_0/dread\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[1\]/S  sram_interface_0/dread_RNO\[1\]/Y  sram_interface_0/dread\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/chip_select/CLK  memory_controller_0/chip_select/Q  sram_interface_0/dread_RNO\[11\]/S  sram_interface_0/dread_RNO\[11\]/Y  sram_interface_0/dread\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/A  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/B  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNO\[7\]/B  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE/A  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/busy_hold_RNIHI2JT/A  memory_controller_0/busy_hold_RNIHI2JT/Y  memory_controller_0/cmd_out\[1\]/E  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNIVL4B3/A  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/state_a_RNO_2\[0\]/C  spi_mode_config2_0/state_a_RNO_2\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/C  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/C  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  sram_interface_0/busy_RNIS4UC/B  sram_interface_0/busy_RNIS4UC/Y  sram_interface_0/write_cycle_RNIMVIL/B  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT orbit_control_0/cntr\[4\]/CLK  orbit_control_0/cntr\[4\]/Q  orbit_control_0/cntr_RNIM9NQ\[4\]/A  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/C  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/read_tracker_RNIQ08I3/A  spi_mode_config2_0/read_tracker_RNIQ08I3/Y  spi_mode_config2_0/read_tracker_RNI09B89/B  spi_mode_config2_0/read_tracker_RNI09B89/Y  spi_mode_config2_0/state_a_RNO\[2\]/C  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNIHN892\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNIHN892\[2\]/Y  spi_mode_config2_0/state_a_RNO_0\[2\]/A  spi_mode_config2_0/state_a_RNO_0\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/A  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/A  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/A  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/A  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/C  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/A  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/Y  spi_mode_config2_0/tx_state_RNO_1\[0\]/B  spi_mode_config2_0/tx_state_RNO_1\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/B  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/B  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/A  memory_controller_0/mag_prev_0_RNI45UR8\[0\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/A  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n16_0/A  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n13_0/B  write_address_traversal_0/address_n13_0/Y  write_address_traversal_0/address\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNO\[9\]/A  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/B  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[7\]/CLK  geig_data_handling_0/geig_counts\[7\]/Q  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/B  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/read_cmd_RNO/S  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNIVL4B3/A  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/C  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/A  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/B  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_o2_RNIHU8K2\[4\]/C  spi_mode_config2_0/byte_out_a_19_i_i_o2_RNIHU8K2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/C  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNI3D981\[3\]/B  spi_mode_config2_0/tx_state_RNI3D981\[3\]/Y  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/C  spi_mode_config2_0/tx_state_RNIL2B44\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_7\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/B  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/read_cmd_RNO_0/C  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/A  memory_controller_0/mag_prev_0_RNIP4TQ4\[0\]/Y  memory_controller_0/write_count_RNO\[0\]/A  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/write_count_RNI66RU\[0\]/A  memory_controller_0/write_count_RNI66RU\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/B  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/schedule_1_RNI4K522\[3\]/A  memory_controller_0/schedule_1_RNI4K522\[3\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/B  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/B  memory_controller_0/mag_prev_0_RNIR9ON9\[0\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/B  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/Y  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/A  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/S  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/chip_state_RNI58SM3\[1\]/B  spi_mode_config2_0/chip_state_RNI58SM3\[1\]/Y  spi_mode_config2_0/read_tracker_RNIOM5U4/B  spi_mode_config2_0/read_tracker_RNIOM5U4/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIM8NTA\[2\]/S  memory_controller_0/schedule_1_RNIM8NTA\[2\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/B  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule\[5\]/CLK  memory_controller_0/schedule\[5\]/Q  memory_controller_0/schedule_RNIMKPG\[5\]/A  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/A  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[7\]/CLK  memory_controller_0/schedule_0\[7\]/Q  memory_controller_0/schedule_RNIMKPG\[5\]/B  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/A  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/B  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/B  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/tx_free_bytes\[3\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNI3L1S\[14\]/A  timestamp_0/TIMESTAMP_RNI3L1S\[14\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/B  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/A  memory_controller_0/mag_prev_0_RNIQLQ1G\[0\]/Y  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/A  memory_controller_0/mag_prev_0_RNIH5LG71\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/S  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/C  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/schedule_1_RNI4K522\[3\]/A  memory_controller_0/schedule_1_RNI4K522\[3\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/B  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/C  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/A  spi_mode_config2_0/rst_cntr_RNI1V525\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/A  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNO\[10\]/A  geig_data_handling_0/geig_counts_RNO\[10\]/Y  geig_data_handling_0/geig_counts\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNIGIQ81\[1\]/B  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/A  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/B  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/A  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/B  spi_mode_config2_0/rst_cntr_RNI4TGE1\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/B  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_n4_0_o2/A  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/B  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/A  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_m6_0_a2/C  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n14_0_o2/A  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNO\[17\]/B  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNIJE971/B  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/A  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/Y  spi_mode_config2_0/begin_pass_a_RNO_2/B  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO_0/C  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/chip_state_RNIO7621\[1\]/A  spi_mode_config2_0/chip_state_RNIO7621\[1\]/Y  spi_mode_config2_0/read_tracker_RNIOM5U4/C  spi_mode_config2_0/read_tracker_RNIOM5U4/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[1\]/C  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[2\]/C  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[3\]/C  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[4\]/C  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[5\]/C  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[6\]/C  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[7\]/C  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[8\]/C  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[9\]/C  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[10\]/C  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[11\]/C  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIFED62\[4\]/B  spi_mode_config2_0/tx_state_RNIFED62\[4\]/Y  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/A  spi_mode_config2_0/tx_state_RNIR19M2\[4\]/Y  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/B  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/Y  spi_mode_config2_0/begin_pass_a_RNO_1/C  spi_mode_config2_0/begin_pass_a_RNO_1/Y  spi_mode_config2_0/begin_pass_a_RNO_0/A  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/C  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/A  spi_mode_config2_0/byte_tracker_b_RNI7CAL1/Y  spi_mode_config2_0/state_a_RNO_0\[1\]/A  spi_mode_config2_0/state_a_RNO_0\[1\]/Y  spi_mode_config2_0/state_a_RNO\[1\]/A  spi_mode_config2_0/state_a_RNO\[1\]/Y  spi_mode_config2_0/state_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  read_address_traversal_0/address_m6_0_a2_6/B  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[10\]/A  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNIR5L\[10\]/A  orbit_control_0/cntr_RNIR5L\[10\]/Y  orbit_control_0/cntr_RNI942M\[9\]/C  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/C  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/A  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_state_RNION6B1\[3\]/B  spi_mode_config2_0/tx_state_RNION6B1\[3\]/Y  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/B  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/Y  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/B  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/A  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO_0\[8\]/B  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/num_cycles\[0\]/CLK  memory_controller_0/num_cycles\[0\]/Q  memory_controller_0/num_cycles_RNIUG2K\[0\]/A  memory_controller_0/num_cycles_RNIUG2K\[0\]/Y  memory_controller_0/write_count_RNI4NTI1\[0\]/A  memory_controller_0/write_count_RNI4NTI1\[0\]/Y  memory_controller_0/schedule_1_RNI4K522\[3\]/A  memory_controller_0/schedule_1_RNI4K522\[3\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/B  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/chip_state_RNI58SM3\[1\]/B  spi_mode_config2_0/chip_state_RNI58SM3\[1\]/Y  spi_mode_config2_0/read_tracker_RNIOM5U4/B  spi_mode_config2_0/read_tracker_RNIOM5U4/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/A  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNI74RQ2/S  spi_mode_config2_0/read_tracker_RNI74RQ2/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/B  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/B  spi_mode_config2_0/byte_tracker_b_0_RNIUHFI8/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  read_address_traversal_0/address_m6_0_a2_6/A  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n12_0_o2/A  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNINFQEN/C  memory_controller_0/read_prev_RNINFQEN/Y  memory_controller_0/schedule_2_RNIJOET41\[4\]/B  memory_controller_0/schedule_2_RNIJOET41\[4\]/Y  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/A  memory_controller_0/mag_prev_0_RNINFF3K2\[0\]/Y  memory_controller_0/schedule_2_RNO\[4\]/A  memory_controller_0/schedule_2_RNO\[4\]/Y  memory_controller_0/schedule_2\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO\[0\]/A  orbit_control_0/cntr_RNO\[0\]/Y  orbit_control_0/cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/B  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[6\]/B  spi_mode_config2_0/byte_out_b_RNO\[6\]/Y  spi_mode_config2_0/byte_out_b\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[7\]/B  spi_mode_config2_0/byte_out_b_RNO\[7\]/Y  spi_mode_config2_0/byte_out_b\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[3\]/B  spi_mode_config2_0/byte_out_b_RNO\[3\]/Y  spi_mode_config2_0/byte_out_b\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNO\[1\]/A  spi_mode_config2_0/state_b_RNO\[1\]/Y  spi_mode_config2_0/state_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[1\]/B  spi_mode_config2_0/byte_out_b_RNO\[1\]/Y  spi_mode_config2_0/byte_out_b\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[2\]/B  spi_mode_config2_0/byte_out_b_RNO\[2\]/Y  spi_mode_config2_0/byte_out_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[0\]/B  spi_mode_config2_0/byte_out_b_RNO\[0\]/Y  spi_mode_config2_0/byte_out_b\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNIBB42\[4\]/B  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_n6_0_o2_0/B  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n6_0_o2_0/A  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI942M\[9\]/A  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIF42A2\[5\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/B  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/B  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[4\]/CLK  memory_controller_0/schedule_2\[4\]/Q  memory_controller_0/schedule_2_RNI5L8E\[4\]/A  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m6_0_a2_4/C  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[6\]/CLK  memory_controller_0/schedule_0\[6\]/Q  memory_controller_0/schedule_2_RNI5L8E\[4\]/B  memory_controller_0/schedule_2_RNI5L8E\[4\]/Y  memory_controller_0/schedule_2_RNI9N8P5\[4\]/C  memory_controller_0/schedule_2_RNI9N8P5\[4\]/Y  memory_controller_0/schedule_RNIVB2A6\[5\]/B  memory_controller_0/schedule_RNIVB2A6\[5\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/B  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/C  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/C  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNINE201\[5\]/B  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNO\[6\]/B  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/state_b_RNO\[0\]/A  spi_mode_config2_0/state_b_RNO\[0\]/Y  spi_mode_config2_0/state_b\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/A  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/C  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNO\[8\]/B  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/C  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/A  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/A  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  write_address_traversal_0/address_m6_0_a2_2/B  write_address_traversal_0/address_m6_0_a2_2/Y  write_address_traversal_0/address_m6_0_a2_5/C  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  write_address_traversal_0/address_m6_0_a2_4/B  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[9\]/CLK  spi_mode_config2_0/rst_cntr\[9\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/B  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/C  spi_mode_config2_0/rst_cntr_RNI8TVO3\[1\]/Y  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/B  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/A  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/C  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/Y  spi_mode_config2_0/tx_exit_counter\[1\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/B  spi_mode_config2_0/tx_state_RNIEDD62\[3\]/Y  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/C  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/Y  spi_mode_config2_0/tx_exit_counter\[2\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/Y  spi_mode_config2_0/tx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/busy/CLK  sram_interface_0/busy/Q  memory_controller_0/busy_hold_RNI5JJE/A  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/busy_hold/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[4\]/A  spi_mode_config2_0/byte_out_b_RNO\[4\]/Y  spi_mode_config2_0/byte_out_b\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/byte_out_b_RNO\[5\]/A  spi_mode_config2_0/byte_out_b_RNO\[5\]/Y  spi_mode_config2_0/byte_out_b\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/start_b_RNO/A  spi_mode_config2_0/start_b_RNO/Y  spi_mode_config2_0/start_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/A  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNO\[16\]/A  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[8\]/CLK  geig_data_handling_0/geig_counts\[8\]/Q  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/B  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/A  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_m6_0_a2_2/A  write_address_traversal_0/address_m6_0_a2_2/Y  write_address_traversal_0/address_m6_0_a2_5/C  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/A  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/B  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_o2_RNIHU8K2\[4\]/C  spi_mode_config2_0/byte_out_a_19_i_i_o2_RNIHU8K2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/A  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  write_address_traversal_0/address_m6_0_a2_4/A  write_address_traversal_0/address_m6_0_a2_4/Y  write_address_traversal_0/address_m6_0_a2_6/C  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n6_0_o2_0/B  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n5_0_x2/A  write_address_traversal_0/address_n5_0_x2/Y  write_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[5\]/CLK  orbit_control_0/cntr\[5\]/Q  orbit_control_0/cntr_RNINE201\[5\]/A  orbit_control_0/cntr_RNINE201\[5\]/Y  orbit_control_0/cntr_RNIPKD51\[6\]/A  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/mag_prev_0_RNI4GTTH\[0\]/B  memory_controller_0/mag_prev_0_RNI4GTTH\[0\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/B  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/C  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1_0_0\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNI4K522\[3\]/B  memory_controller_0/schedule_1_RNI4K522\[3\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/B  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/Y  spi_mode_config2_0/tx_state_RNIG5496\[3\]/A  spi_mode_config2_0/tx_state_RNIG5496\[3\]/Y  spi_mode_config2_0/next_a_RNO/B  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/C  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/read_tracker_RNIQ08I3/A  spi_mode_config2_0/read_tracker_RNIQ08I3/Y  spi_mode_config2_0/tx_state_RNO\[2\]/B  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[1\]/CLK  memory_controller_0/schedule_2\[1\]/Q  memory_controller_0/schedule_1_RNI0T7F\[3\]/C  memory_controller_0/schedule_1_RNI0T7F\[3\]/Y  memory_controller_0/schedule_1_RNICVE4T\[3\]/S  memory_controller_0/schedule_1_RNICVE4T\[3\]/Y  memory_controller_0/busy_hold_RNIHI2JT_0/B  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661\[0\]/A  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/B  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/A  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO_1\[8\]/B  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/C  timestamp_0/TIMESTAMP_RNII9EO2\[15\]/Y  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/B  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNO\[8\]/A  spi_mode_config2_0/rst_cntr_RNO\[8\]/Y  spi_mode_config2_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_2_RNIV87\[0\]/B  memory_controller_0/schedule_2_RNIV87\[0\]/Y  memory_controller_0/schedule_RNIMKPG\[5\]/S  memory_controller_0/schedule_RNIMKPG\[5\]/Y  memory_controller_0/mag_prev_0_RNIQLQ1G_0\[0\]/C  memory_controller_0/mag_prev_0_RNIQLQ1G_0\[0\]/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/A  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661\[2\]/B  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/C  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNIVL4B3/C  spi_mode_config2_0/read_tracker_RNIVL4B3/Y  spi_mode_config2_0/read_tracker_RNI683M5/A  spi_mode_config2_0/read_tracker_RNI683M5/Y  spi_mode_config2_0/read_tracker_RNI9D787/B  spi_mode_config2_0/read_tracker_RNI9D787/Y  spi_mode_config2_0/tx_state_RNO\[3\]/C  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNION6B1\[3\]/A  spi_mode_config2_0/tx_state_RNION6B1\[3\]/Y  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/B  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/Y  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/B  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/B  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/C  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/B  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_6\[1\]/C  read_buffer_0/init_stage_RNO_6\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/C  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_cycle/CLK  sram_interface_0/read_cycle/Q  sram_interface_0/read_cycle_RNI7ANR/A  sram_interface_0/read_cycle_RNI7ANR/Y  sram_interface_0/read_counter_RNIBB101\[1\]/A  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNI3H6Q1\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNISFK41\[3\]/A  spi_mode_config2_0/tx_state_RNISFK41\[3\]/Y  spi_mode_config2_0/tx_state_RNII82T1\[2\]/B  spi_mode_config2_0/tx_state_RNII82T1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/C  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/A  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/C  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/A  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/A  memory_controller_0/mag_prev_0_RNIP4TQ4_2\[0\]/Y  memory_controller_0/data_buffer\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/C  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/A  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNIVOFU\[2\]/B  memory_controller_0/schedule_1_RNIVOFU\[2\]/Y  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/A  memory_controller_0/mag_prev_0_RNIP4TQ4_1\[0\]/Y  memory_controller_0/data_buffer\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[6\]/B  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[9\]/B  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[3\]/B  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[4\]/B  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_5\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/C  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/read_tracker_RNIQ08I3/A  spi_mode_config2_0/read_tracker_RNIQ08I3/Y  spi_mode_config2_0/tx_state_RNO\[4\]/A  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/C  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/read_tracker_RNIQ08I3/A  spi_mode_config2_0/read_tracker_RNIQ08I3/Y  spi_mode_config2_0/tx_state_RNO\[3\]/A  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/A  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/B  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNISFK41\[3\]/A  spi_mode_config2_0/tx_state_RNISFK41\[3\]/Y  spi_mode_config2_0/tx_state_RNII82T1\[2\]/B  spi_mode_config2_0/tx_state_RNII82T1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_2\[0\]/C  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/B  spi_mode_config2_0/chip_state_RNIOS7P\[1\]/Y  spi_mode_config2_0/read_tracker_RNI6J1V5/A  spi_mode_config2_0/read_tracker_RNI6J1V5/Y  spi_mode_config2_0/byte_tracker_a_RNO/A  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/min_counter_RNI5P6K\[0\]/A  geig_data_handling_0/min_counter_RNI5P6K\[0\]/Y  geig_data_handling_0/min_counter_RNIAID81\[2\]/C  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/A  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/B  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNO\[7\]/A  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/C  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNIPKD51\[6\]/B  orbit_control_0/cntr_RNIPKD51\[6\]/Y  orbit_control_0/cntr_RNISROA1\[7\]/A  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/A  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/C  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/write_cycle/CLK  sram_interface_0/write_cycle/Q  sram_interface_0/write_cycle_RNIMVIL/A  sram_interface_0/write_cycle_RNIMVIL/Y  sram_interface_0/write_counter_RNI80QQ\[0\]/A  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/C  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/A  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/B  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/C  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI0C3C3\[0\]/B  spi_mode_config2_0/tx_state_RNI0C3C3\[0\]/Y  spi_mode_config2_0/tx_state_RNI96AO3\[1\]/A  spi_mode_config2_0/tx_state_RNI96AO3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/A  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/A  geig_data_handling_0/geig_counts_RNI1TJD1\[8\]/Y  geig_data_handling_0/geig_counts_RNO\[9\]/A  geig_data_handling_0/geig_counts_RNO\[9\]/Y  geig_data_handling_0/geig_counts\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/config_cntr_b\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/config_cntr_b\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/config_cntr_b\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/config_cntr_b\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/config_cntr_b\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/config_cntr_b\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/ss_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/begin_pass_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/next_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/byte_tracker_b/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/config_cntr_b\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/byte_tracker_b_0/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661\[2\]/A  spi_mode_config2_0/state_b_RNIT9661\[2\]/Y  spi_mode_config2_0/config_cntr_b_0\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/B  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/B  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_6\[1\]/C  read_buffer_0/init_stage_RNO_6\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/B  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/A  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/begin_pass_a_RNO_3/C  spi_mode_config2_0/begin_pass_a_RNO_3/Y  spi_mode_config2_0/begin_pass_a_RNO_2/C  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO_0/C  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/A  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/B  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/C  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_24/A  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/B  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_stage_RNO_11\[1\]/C  read_buffer_0/init_stage_RNO_11\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/A  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/B  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNI3AR2\[2\]/Y  spi_mode_config2_0/tx_exit_counter_RNIHN892\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNIHN892\[2\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_4/B  spi_mode_config2_0/byte_tracker_a_RNO_4/Y  spi_mode_config2_0/byte_tracker_a_RNO_1/A  spi_mode_config2_0/byte_tracker_a_RNO_1/Y  spi_mode_config2_0/byte_tracker_a_RNO/C  spi_mode_config2_0/byte_tracker_a_RNO/Y  spi_mode_config2_0/byte_tracker_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNISFK41\[3\]/A  spi_mode_config2_0/tx_state_RNISFK41\[3\]/Y  spi_mode_config2_0/chip_state_RNO_2\[1\]/A  spi_mode_config2_0/chip_state_RNO_2\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/C  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/A  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_packet_counter_RNIGUOG3\[5\]/B  spi_mode_config2_0/tx_packet_counter_RNIGUOG3\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIHP544\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNIHP544\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/B  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_8\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[14\]/B  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/B  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/A  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_10/C  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_24/A  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/A  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/sck_q_RNIO0PK\[0\]/B  spi_master_0/sck_q_RNIO0PK\[0\]/Y  spi_master_0/sck_q_RNIOSKB1\[0\]/A  spi_master_0/sck_q_RNIOSKB1\[0\]/Y  spi_master_0/mosi_q_RNO_2/C  spi_master_0/mosi_q_RNO_2/Y  spi_master_0/mosi_q_RNO/B  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNO\[7\]/A  spi_mode_config2_0/rst_cntr_RNO\[7\]/Y  spi_mode_config2_0/rst_cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/B  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/C  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  read_address_traversal_0/address_n12_0_o2/C  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_n6_0_o2_0/A  write_address_traversal_0/address_n6_0_o2_0/Y  write_address_traversal_0/address_n6_0_o2/B  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO_5\[23\]/B  timestamp_0/TIMESTAMP_RNO_5\[23\]/Y  timestamp_0/TIMESTAMP_RNO_4\[23\]/C  timestamp_0/TIMESTAMP_RNO_4\[23\]/Y  timestamp_0/TIMESTAMP_RNO_1\[23\]/C  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/chip_state_RNO_7\[1\]/A  spi_mode_config2_0/chip_state_RNO_7\[1\]/Y  spi_mode_config2_0/chip_state_RNO_2\[1\]/B  spi_mode_config2_0/chip_state_RNO_2\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/C  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[1\]/CLK  spi_mode_config2_0/tx_free_bytes\[1\]/Q  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/B  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/min_counter_RNI5P6K\[0\]/B  geig_data_handling_0/min_counter_RNI5P6K\[0\]/Y  geig_data_handling_0/min_counter_RNIAID81\[2\]/C  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/A  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_10/A  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_24/A  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[9\]/CLK  geig_data_handling_0/min_counter\[9\]/Q  geig_data_handling_0/min_counter_RNII67K\[9\]/A  geig_data_handling_0/min_counter_RNII67K\[9\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/B  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_m6_0_a2_6/B  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/A  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_31/A  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/A  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/A  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/C  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/B  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m5_0_a2_3/B  write_address_traversal_0/address_m5_0_a2_3/Y  write_address_traversal_0/address_m5_0_a2_5/C  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNIM9NQ\[4\]/B  orbit_control_0/cntr_RNIM9NQ\[4\]/Y  orbit_control_0/cntr_RNO\[5\]/B  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_tracker_RNIJE971/C  spi_mode_config2_0/read_tracker_RNIJE971/Y  spi_mode_config2_0/state_a_RNO_0\[0\]/C  spi_mode_config2_0/state_a_RNO_0\[0\]/Y  spi_mode_config2_0/state_a_RNO\[0\]/A  spi_mode_config2_0/state_a_RNO\[0\]/Y  spi_mode_config2_0/state_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_n6_0_o2/A  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address_n7_0_o2/B  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/C  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/B  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[9\]/CLK  geig_data_handling_0/geig_counts\[9\]/Q  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/B  geig_data_handling_0/geig_counts_RNIV8MI1\[9\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/B  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_1\[3\]/A  spi_mode_config2_0/tx_state_RNO_1\[3\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/C  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/B  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/A  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNINPDO\[4\]/A  spi_mode_config2_0/tx_state_RNINPDO\[4\]/Y  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/A  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/Y  spi_mode_config2_0/begin_pass_a_RNO_1/C  spi_mode_config2_0/begin_pass_a_RNO_1/Y  spi_mode_config2_0/begin_pass_a_RNO_0/A  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/schedule_2\[0\]/CLK  memory_controller_0/schedule_2\[0\]/Q  memory_controller_0/schedule_1_RNIVR7F\[2\]/C  memory_controller_0/schedule_1_RNIVR7F\[2\]/Y  memory_controller_0/schedule_1_RNI7LBDB\[2\]/S  memory_controller_0/schedule_1_RNI7LBDB\[2\]/Y  memory_controller_0/busy_hold_RNIML8VR/C  memory_controller_0/busy_hold_RNIML8VR/Y  memory_controller_0/schedule_2_RNO\[1\]/S  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/B  spi_mode_config2_0/rst_cntr_RNIB4HE1\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[3\]/CLK  spi_mode_config2_0/tx_free_bytes\[3\]/Q  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/B  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/A  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[7\]/CLK  geig_data_handling_0/min_counter\[7\]/Q  geig_data_handling_0/min_counter_RNII67K\[9\]/B  geig_data_handling_0/min_counter_RNII67K\[9\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/B  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[1\]/C  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[6\]/C  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[7\]/C  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[5\]/C  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[4\]/C  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[3\]/C  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_m5_0_a2_1/A  write_address_traversal_0/address_m5_0_a2_1/Y  write_address_traversal_0/address_m5_0_a2_4/C  write_address_traversal_0/address_m5_0_a2_4/Y  write_address_traversal_0/address_m5_0_a2/B  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_35/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_35/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNO_5\[23\]/A  timestamp_0/TIMESTAMP_RNO_5\[23\]/Y  timestamp_0/TIMESTAMP_RNO_4\[23\]/C  timestamp_0/TIMESTAMP_RNO_4\[23\]/Y  timestamp_0/TIMESTAMP_RNO_1\[23\]/C  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/A  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_4\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/idle_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/B  clock_div_1MHZ_10HZ_0/counter_RNIU08N\[12\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/A  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_m5_0_a2_3/A  write_address_traversal_0/address_m5_0_a2_3/Y  write_address_traversal_0/address_m5_0_a2_5/C  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_m6_0_a2_6/A  write_address_traversal_0/address_m6_0_a2_6/Y  write_address_traversal_0/address_m6_0_a2/A  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/sck_q_RNIO0PK\[0\]/B  spi_master_0/sck_q_RNIO0PK\[0\]/Y  spi_master_0/sck_q_RNIOSKB1\[0\]/A  spi_master_0/sck_q_RNIOSKB1\[0\]/Y  spi_master_0/state_q_RNO_0\[1\]/A  spi_master_0/state_q_RNO_0\[1\]/Y  spi_master_0/state_q_RNO\[1\]/A  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/B  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/C  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[0\]/A  read_buffer_0/init_wait_RNO\[0\]/Y  read_buffer_0/init_wait\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIHHSM\[7\]/A  read_buffer_0/init_wait_RNIHHSM\[7\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/C  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/C  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/idle_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/B  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n6_0_o2/B  read_address_traversal_0/address_n6_0_o2/Y  read_address_traversal_0/address\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[27\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[26\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[25\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[24\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[23\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[22\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[21\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[20\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[19\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[18\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/B  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[8\]/CLK  geig_data_handling_0/min_counter\[8\]/Q  geig_data_handling_0/min_counter_RNIF37K\[8\]/A  geig_data_handling_0/min_counter_RNIF37K\[8\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/A  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_18/A  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/B  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/read_cmd_RNO/A  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_m6_0_a2_5/A  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[46\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[45\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[44\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[43\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[42\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[41\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[40\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[39\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[38\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[37\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[36\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[35\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[34\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[33\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[32\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[31\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[30\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[29\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/B  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[47\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51_0\[0\]/B  read_buffer_0/init_stage_RNIE9K51_0\[0\]/Y  read_buffer_0/init_stage_RNI65M74\[0\]/C  read_buffer_0/init_stage_RNI65M74\[0\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/B  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNIJJSM\[7\]/B  read_buffer_0/init_wait_RNIJJSM\[7\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/A  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_6\[1\]/C  read_buffer_0/init_stage_RNO_6\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/A  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_m6_0_a2_5/B  write_address_traversal_0/address_m6_0_a2_5/Y  write_address_traversal_0/address_m6_0_a2/B  write_address_traversal_0/address_m6_0_a2/Y  write_address_traversal_0/address_n17_0_o2/A  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/C  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_18/B  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[3\]/CLK  spi_mode_config2_0/read_data\[3\]/Q  spi_mode_config2_0/read_data_RNI0CT01\[3\]/C  spi_mode_config2_0/read_data_RNI0CT01\[3\]/Y  spi_mode_config2_0/read_data_RNICIPC2\[0\]/C  spi_mode_config2_0/read_data_RNICIPC2\[0\]/Y  spi_mode_config2_0/chip_state_RNI58SM3\[1\]/A  spi_mode_config2_0/chip_state_RNI58SM3\[1\]/Y  spi_mode_config2_0/read_tracker_RNIOM5U4/B  spi_mode_config2_0/read_tracker_RNIOM5U4/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_m5_0_a2_1/B  write_address_traversal_0/address_m5_0_a2_1/Y  write_address_traversal_0/address_m5_0_a2_4/C  write_address_traversal_0/address_m5_0_a2_4/Y  write_address_traversal_0/address_m5_0_a2/B  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/B  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n4_0_o2/B  write_address_traversal_0/address_n4_0_o2/Y  write_address_traversal_0/address_n4_0_x2/A  write_address_traversal_0/address_n4_0_x2/Y  write_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/A  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/B  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO\[4\]/A  spi_mode_config2_0/byte_out_a_RNO\[4\]/Y  spi_mode_config2_0/byte_out_a\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[2\]/CLK  spi_mode_config2_0/tx_free_bytes\[2\]/Q  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/A  spi_mode_config2_0/tx_free_bytes_RNI30EV\[2\]/Y  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/A  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_18/C  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_24/B  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNIM8MB1\[1\]/C  spi_master_0/state_q_RNIM8MB1\[1\]/Y  spi_master_0/un1_sck_q_2_I_1/B  spi_master_0/un1_sck_q_2_I_1/Y  spi_master_0/un1_sck_q_2_I_10/B  spi_master_0/un1_sck_q_2_I_10/Y  spi_master_0/sck_q_RNO\[1\]/A  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_29/A  clock_div_1MHZ_10HZ_0/un5_counter_I_29/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_30/C  clock_div_1MHZ_10HZ_0/un5_counter_I_30/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/A  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/B  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_35/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_35/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIM49T\[7\]/B  read_buffer_0/init_wait_RNIM49T\[7\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/B  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[10\]/CLK  geig_data_handling_0/geig_counts\[10\]/Q  geig_data_handling_0/geig_counts_RNIDT8E\[11\]/B  geig_data_handling_0/geig_counts_RNIDT8E\[11\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_m3_0_a2/B  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_wait_RNILLA21\[6\]/A  read_buffer_0/init_wait_RNILLA21\[6\]/Y  read_buffer_0/init_wait_RNI897P1\[6\]/A  read_buffer_0/init_wait_RNI897P1\[6\]/Y  read_buffer_0/init_wait_RNO\[2\]/A  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNITS8J8/B  memory_controller_0/read_prev_RNITS8J8/Y  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/A  memory_controller_0/address_out_1_sqmuxa_0_RNIJ0269/Y  memory_controller_0/busy_hold_RNO_0/A  memory_controller_0/busy_hold_RNO_0/Y  memory_controller_0/busy_hold_RNO/A  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/A  spi_mode_config2_0/tx_state_RNIOG2S\[4\]/Y  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/A  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[1\]/CLK  spi_master_0/ctr_q\[1\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/A  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/sck_q_RNIO0PK\[0\]/B  spi_master_0/sck_q_RNIO0PK\[0\]/Y  spi_master_0/sck_q_RNIOSKB1\[0\]/A  spi_master_0/sck_q_RNIOSKB1\[0\]/Y  spi_master_0/mosi_q_RNO_2/C  spi_master_0/mosi_q_RNO_2/Y  spi_master_0/mosi_q_RNO/B  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/B  clock_div_1MHZ_10HZ_0/counter_RNIHQFF\[2\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/B  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/A  timestamp_0/TIMESTAMP_RNIGTV2\[6\]/Y  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/B  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/ss_b_RNO_4/C  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_0/B  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[6\]/B  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNISFK41\[3\]/A  spi_mode_config2_0/tx_state_RNISFK41\[3\]/Y  spi_mode_config2_0/chip_state_RNO_0\[1\]/C  spi_mode_config2_0/chip_state_RNO_0\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/A  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/C  timestamp_0/TIMESTAMP_RNICOBE1\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[13\]/A  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_out\[0\]/CLK  memory_controller_0/data_out\[0\]/Q  sram_interface_0/dout\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[1\]/CLK  memory_controller_0/data_out\[1\]/Q  sram_interface_0/dout\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[2\]/CLK  memory_controller_0/data_out\[2\]/Q  sram_interface_0/dout\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[3\]/CLK  memory_controller_0/data_out\[3\]/Q  sram_interface_0/dout\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[4\]/CLK  memory_controller_0/data_out\[4\]/Q  sram_interface_0/dout\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[5\]/CLK  memory_controller_0/data_out\[5\]/Q  sram_interface_0/dout\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[6\]/CLK  memory_controller_0/data_out\[6\]/Q  sram_interface_0/dout\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[7\]/CLK  memory_controller_0/data_out\[7\]/Q  sram_interface_0/dout\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[8\]/CLK  memory_controller_0/data_out\[8\]/Q  sram_interface_0/dout\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[9\]/CLK  memory_controller_0/data_out\[9\]/Q  sram_interface_0/dout\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[10\]/CLK  memory_controller_0/data_out\[10\]/Q  sram_interface_0/dout\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[11\]/CLK  memory_controller_0/data_out\[11\]/Q  sram_interface_0/dout\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[12\]/CLK  memory_controller_0/data_out\[12\]/Q  sram_interface_0/dout\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[13\]/CLK  memory_controller_0/data_out\[13\]/Q  sram_interface_0/dout\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[14\]/CLK  memory_controller_0/data_out\[14\]/Q  sram_interface_0/dout\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/data_out\[15\]/CLK  memory_controller_0/data_out\[15\]/Q  sram_interface_0/dout\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[0\]/CLK  memory_controller_0/address_out\[0\]/Q  sram_interface_0/address\[0\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[1\]/CLK  memory_controller_0/address_out\[1\]/Q  sram_interface_0/address\[1\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[2\]/CLK  memory_controller_0/address_out\[2\]/Q  sram_interface_0/address\[2\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[3\]/CLK  memory_controller_0/address_out\[3\]/Q  sram_interface_0/address\[3\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[4\]/CLK  memory_controller_0/address_out\[4\]/Q  sram_interface_0/address\[4\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[5\]/CLK  memory_controller_0/address_out\[5\]/Q  sram_interface_0/address\[5\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[6\]/CLK  memory_controller_0/address_out\[6\]/Q  sram_interface_0/address\[6\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[7\]/CLK  memory_controller_0/address_out\[7\]/Q  sram_interface_0/address\[7\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[8\]/CLK  memory_controller_0/address_out\[8\]/Q  sram_interface_0/address\[8\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[9\]/CLK  memory_controller_0/address_out\[9\]/Q  sram_interface_0/address\[9\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[10\]/CLK  memory_controller_0/address_out\[10\]/Q  sram_interface_0/address\[10\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[11\]/CLK  memory_controller_0/address_out\[11\]/Q  sram_interface_0/address\[11\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[12\]/CLK  memory_controller_0/address_out\[12\]/Q  sram_interface_0/address\[12\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[13\]/CLK  memory_controller_0/address_out\[13\]/Q  sram_interface_0/address\[13\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[14\]/CLK  memory_controller_0/address_out\[14\]/Q  sram_interface_0/address\[14\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[15\]/CLK  memory_controller_0/address_out\[15\]/Q  sram_interface_0/address\[15\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[16\]/CLK  memory_controller_0/address_out\[16\]/Q  sram_interface_0/address\[16\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT memory_controller_0/address_out\[17\]/CLK  memory_controller_0/address_out\[17\]/Q  sram_interface_0/address\[17\]/D  	(4.2:4.2:4.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNINPDO\[4\]/B  spi_mode_config2_0/tx_state_RNINPDO\[4\]/Y  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/A  spi_mode_config2_0/tx_state_RNIIRME3\[4\]/Y  spi_mode_config2_0/begin_pass_a_RNO_1/C  spi_mode_config2_0/begin_pass_a_RNO_1/Y  spi_mode_config2_0/begin_pass_a_RNO_0/A  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNI78L42\[5\]/A  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3_0\[8\]/B  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIM8MB1\[1\]/B  spi_master_0/state_q_RNIM8MB1\[1\]/Y  spi_master_0/un1_sck_q_2_I_1/B  spi_master_0/un1_sck_q_2_I_1/Y  spi_master_0/un1_sck_q_2_I_10/B  spi_master_0/un1_sck_q_2_I_10/Y  spi_master_0/sck_q_RNO\[1\]/A  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNIBB101\[1\]/B  sram_interface_0/read_counter_RNIBB101\[1\]/Y  sram_interface_0/read_counter_RNIEBB41\[0\]/A  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n6_0_o2_0/C  read_address_traversal_0/address_n6_0_o2_0/Y  read_address_traversal_0/address_n5_0_x2/A  read_address_traversal_0/address_n5_0_x2/Y  read_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIQL9H\[72\]/A  memory_controller_0/mag_buffer_RNIQL9H\[72\]/Y  memory_controller_0/mag_buffer_RNID7L68\[72\]/A  memory_controller_0/mag_buffer_RNID7L68\[72\]/Y  memory_controller_0/data_buffer_RNI9C44I\[72\]/A  memory_controller_0/data_buffer_RNI9C44I\[72\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNISN9H\[74\]/A  memory_controller_0/mag_buffer_RNISN9H\[74\]/Y  memory_controller_0/mag_buffer_RNIF9L68\[74\]/A  memory_controller_0/mag_buffer_RNIF9L68\[74\]/Y  memory_controller_0/data_buffer_RNIDG44I\[74\]/A  memory_controller_0/data_buffer_RNIDG44I\[74\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIRL8H\[64\]/A  memory_controller_0/mag_buffer_RNIRL8H\[64\]/Y  memory_controller_0/mag_buffer_RNIE7K68\[64\]/A  memory_controller_0/mag_buffer_RNIE7K68\[64\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/A  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address_n13_0_o2/B  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m5_0_a2_3/B  write_address_traversal_0/address_m5_0_a2_3/Y  write_address_traversal_0/address_m5_0_a2_5/C  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n10_0/B  write_address_traversal_0/address_n10_0/Y  write_address_traversal_0/address\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/ctr_q_RNI55KA\[2\]/B  spi_master_0/ctr_q_RNI55KA\[2\]/Y  spi_master_0/sck_q_RNIOSKB1\[0\]/B  spi_master_0/sck_q_RNIOSKB1\[0\]/Y  spi_master_0/mosi_q_RNO_2/C  spi_master_0/mosi_q_RNO_2/Y  spi_master_0/mosi_q_RNO/B  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNISROA1\[7\]/B  orbit_control_0/cntr_RNISROA1\[7\]/Y  orbit_control_0/cntr_RNI044G1\[8\]/A  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIEEOD1\[3\]/B  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNI90VR\[1\]/A  spi_master_0/state_q_RNI90VR\[1\]/Y  spi_master_0/mosi_q_RNO_3/C  spi_master_0/mosi_q_RNO_3/Y  spi_master_0/mosi_q_RNO_1/A  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/A  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/C  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/A  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/min_counter_RNI5P6K\[0\]/A  geig_data_handling_0/min_counter_RNI5P6K\[0\]/Y  geig_data_handling_0/min_counter_RNIAID81\[2\]/C  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253\[2\]/A  geig_data_handling_0/min_counter_RNINS253\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1\[28\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE_1/A  memory_controller_0/busy_hold_RNI5JJE_1/Y  memory_controller_0/busy_hold_RNIHI2JT_0/A  memory_controller_0/busy_hold_RNIHI2JT_0/Y  memory_controller_0/busy_hold_RNO/B  memory_controller_0/busy_hold_RNO/Y  memory_controller_0/busy_hold/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/B  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/Y  spi_mode_config2_0/rx_ss_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI1PQG\[1\]/B  spi_mode_config2_0/chip_state_RNI1PQG\[1\]/Y  spi_mode_config2_0/chip_state_RNI58SM3\[1\]/C  spi_mode_config2_0/chip_state_RNI58SM3\[1\]/Y  spi_mode_config2_0/read_tracker_RNIOM5U4/B  spi_mode_config2_0/read_tracker_RNIOM5U4/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNITO9H\[75\]/A  memory_controller_0/mag_buffer_RNITO9H\[75\]/Y  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/A  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/Y  memory_controller_0/data_buffer_RNIU9E3L\[75\]/A  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNI90VR\[1\]/A  spi_master_0/state_q_RNI90VR\[1\]/Y  spi_master_0/mosi_q_RNO_4/C  spi_master_0/mosi_q_RNO_4/Y  spi_master_0/mosi_q_RNO_1/B  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/A  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_11/B  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/C  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_wait_RNIO6N81\[6\]/A  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_1\[1\]/C  read_buffer_0/init_stage_RNO_1\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/B  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/A  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNINDG6\[7\]/A  memory_controller_0/mag_buffer_RNINDG6\[7\]/Y  memory_controller_0/mag_buffer_RNIAVRR7\[7\]/A  memory_controller_0/mag_buffer_RNIAVRR7\[7\]/Y  memory_controller_0/data_buffer_RNIKIFOH\[7\]/A  memory_controller_0/data_buffer_RNIKIFOH\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/A  spi_mode_config2_0/tx_state_RNIOC9U3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_0/A  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/A  geig_data_handling_0/geig_counts_RNI4IH81\[7\]/Y  geig_data_handling_0/geig_counts_RNO\[8\]/A  geig_data_handling_0/geig_counts_RNO\[8\]/Y  geig_data_handling_0/geig_counts\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[12\]/CLK  orbit_control_0/cntr\[12\]/Q  orbit_control_0/cntr_RNIOOCM\[12\]/A  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNI4C861/A  orbit_control_0/tx_enable_reg_RNI4C861/Y  orbit_control_0/cntr_RNO_0\[12\]/B  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[0\]/CLK  sram_interface_0/dread\[0\]/Q  read_buffer_0/buffer_a\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[1\]/CLK  sram_interface_0/dread\[1\]/Q  read_buffer_0/buffer_a\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[2\]/CLK  sram_interface_0/dread\[2\]/Q  read_buffer_0/buffer_a\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[3\]/CLK  sram_interface_0/dread\[3\]/Q  read_buffer_0/buffer_a\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[4\]/CLK  sram_interface_0/dread\[4\]/Q  read_buffer_0/buffer_a\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[5\]/CLK  sram_interface_0/dread\[5\]/Q  read_buffer_0/buffer_a\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[6\]/CLK  sram_interface_0/dread\[6\]/Q  read_buffer_0/buffer_a\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[7\]/CLK  sram_interface_0/dread\[7\]/Q  read_buffer_0/buffer_a\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[8\]/CLK  sram_interface_0/dread\[8\]/Q  read_buffer_0/buffer_a\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[9\]/CLK  sram_interface_0/dread\[9\]/Q  read_buffer_0/buffer_a\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[10\]/CLK  sram_interface_0/dread\[10\]/Q  read_buffer_0/buffer_a\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[11\]/CLK  sram_interface_0/dread\[11\]/Q  read_buffer_0/buffer_a\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[12\]/CLK  sram_interface_0/dread\[12\]/Q  read_buffer_0/buffer_a\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[13\]/CLK  sram_interface_0/dread\[13\]/Q  read_buffer_0/buffer_a\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[14\]/CLK  sram_interface_0/dread\[14\]/Q  read_buffer_0/buffer_a\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[15\]/CLK  sram_interface_0/dread\[15\]/Q  read_buffer_0/buffer_a\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/B  spi_mode_config2_0/tx_state_RNIHJDO\[1\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/A  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/A  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1\[1\]/B  spi_master_0/state_q_RNIHIKC1\[1\]/Y  spi_master_0/ctr_q_RNO\[0\]/B  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_m6_0_a2_4/B  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_m3_0_a2/A  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNI0S9H\[78\]/A  memory_controller_0/mag_buffer_RNI0S9H\[78\]/Y  memory_controller_0/mag_buffer_RNIN99T5\[78\]/A  memory_controller_0/mag_buffer_RNIN99T5\[78\]/Y  memory_controller_0/data_buffer_RNIPKOQF\[78\]/A  memory_controller_0/data_buffer_RNIPKOQF\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIOJ9H\[70\]/A  memory_controller_0/mag_buffer_RNIOJ9H\[70\]/Y  memory_controller_0/mag_buffer_RNIF19T5\[70\]/A  memory_controller_0/mag_buffer_RNIF19T5\[70\]/Y  memory_controller_0/data_buffer_RNI94OQF\[70\]/A  memory_controller_0/data_buffer_RNI94OQF\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNITN8H\[66\]/A  memory_controller_0/mag_buffer_RNITN8H\[66\]/Y  memory_controller_0/mag_buffer_RNIK58T5\[66\]/A  memory_controller_0/mag_buffer_RNIK58T5\[66\]/Y  memory_controller_0/data_buffer_RNIJCMQF\[66\]/A  memory_controller_0/data_buffer_RNIJCMQF\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIVP8H\[68\]/A  memory_controller_0/mag_buffer_RNIVP8H\[68\]/Y  memory_controller_0/mag_buffer_RNIM78T5\[68\]/A  memory_controller_0/mag_buffer_RNIM78T5\[68\]/Y  memory_controller_0/data_buffer_RNINGMQF\[68\]/A  memory_controller_0/data_buffer_RNINGMQF\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIUP9H\[76\]/A  memory_controller_0/mag_buffer_RNIUP9H\[76\]/Y  memory_controller_0/mag_buffer_RNIL79T5\[76\]/A  memory_controller_0/mag_buffer_RNIL79T5\[76\]/Y  memory_controller_0/data_buffer_RNILGOQF\[76\]/A  memory_controller_0/data_buffer_RNILGOQF\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNISFK41\[3\]/B  spi_mode_config2_0/tx_state_RNISFK41\[3\]/Y  spi_mode_config2_0/tx_state_RNII82T1\[2\]/B  spi_mode_config2_0/tx_state_RNII82T1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/C  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/C  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNI96AO3\[1\]/B  spi_mode_config2_0/tx_state_RNI96AO3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_5\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIUE7A\[5\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/B  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_m5_0_a2/C  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNIO0PK\[0\]/A  spi_master_0/sck_q_RNIO0PK\[0\]/Y  spi_master_0/sck_q_RNIOSKB1\[0\]/A  spi_master_0/sck_q_RNIOSKB1\[0\]/Y  spi_master_0/mosi_q_RNO_2/C  spi_master_0/mosi_q_RNO_2/Y  spi_master_0/mosi_q_RNO/B  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1\[1\]/B  spi_master_0/state_q_RNIHIKC1\[1\]/Y  spi_master_0/sck_q_RNO\[1\]/B  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1\[1\]/B  spi_master_0/state_q_RNIHIKC1\[1\]/Y  spi_master_0/sck_q_RNO\[0\]/B  spi_master_0/sck_q_RNO\[0\]/Y  spi_master_0/sck_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIE0Q9\[48\]/A  memory_controller_0/mag_buffer_RNIE0Q9\[48\]/Y  memory_controller_0/mag_buffer_RNI1I5V7\[48\]/A  memory_controller_0/mag_buffer_RNI1I5V7\[48\]/Y  memory_controller_0/data_buffer_RNI0NHSH\[48\]/A  memory_controller_0/data_buffer_RNI0NHSH\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI3HK8\[20\]/A  memory_controller_0/mag_buffer_RNI3HK8\[20\]/Y  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/B  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/Y  memory_controller_0/data_buffer_RNI6RVHI\[20\]/A  memory_controller_0/data_buffer_RNI6RVHI\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI7IG7\[16\]/A  memory_controller_0/mag_buffer_RNI7IG7\[16\]/Y  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/B  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/Y  memory_controller_0/data_buffer_RNIP8PGI\[16\]/A  memory_controller_0/data_buffer_RNIP8PGI\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNICUP9\[46\]/A  memory_controller_0/mag_buffer_RNICUP9\[46\]/Y  memory_controller_0/geig_buffer_RNIA40M8\[46\]/B  memory_controller_0/geig_buffer_RNIA40M8\[46\]/Y  memory_controller_0/data_buffer_RNI77CJI\[46\]/A  memory_controller_0/data_buffer_RNI77CJI\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI8QP9\[42\]/A  memory_controller_0/mag_buffer_RNI8QP9\[42\]/Y  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/B  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/Y  memory_controller_0/data_buffer_RNINMBJI\[42\]/A  memory_controller_0/data_buffer_RNINMBJI\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNICVQ9\[55\]/A  memory_controller_0/mag_buffer_RNICVQ9\[55\]/Y  memory_controller_0/geig_buffer_RNIG02L8\[55\]/B  memory_controller_0/geig_buffer_RNIG02L8\[55\]/Y  memory_controller_0/data_buffer_RNID4FII\[55\]/A  memory_controller_0/data_buffer_RNID4FII\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI7PP9\[41\]/A  memory_controller_0/mag_buffer_RNI7PP9\[41\]/Y  memory_controller_0/geig_buffer_RNINOBVA\[41\]/B  memory_controller_0/geig_buffer_RNINOBVA\[41\]/Y  memory_controller_0/data_buffer_RNIFMNSK\[41\]/A  memory_controller_0/data_buffer_RNIFMNSK\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIE1R9\[57\]/A  memory_controller_0/mag_buffer_RNIE1R9\[57\]/Y  memory_controller_0/geig_buffer_RNIK42L8\[57\]/B  memory_controller_0/geig_buffer_RNIK42L8\[57\]/Y  memory_controller_0/data_buffer_RNIJAFII\[57\]/A  memory_controller_0/data_buffer_RNIJAFII\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI8RQ9\[51\]/A  memory_controller_0/mag_buffer_RNI8RQ9\[51\]/Y  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/B  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/Y  memory_controller_0/data_buffer_RNI1OEII\[51\]/A  memory_controller_0/data_buffer_RNI1OEII\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIF1Q9\[49\]/A  memory_controller_0/mag_buffer_RNIF1Q9\[49\]/Y  memory_controller_0/geig_buffer_RNIM40L8\[49\]/B  memory_controller_0/geig_buffer_RNIM40L8\[49\]/Y  memory_controller_0/data_buffer_RNIMACII\[49\]/A  memory_controller_0/data_buffer_RNIMACII\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIDVP9\[47\]/A  memory_controller_0/mag_buffer_RNIDVP9\[47\]/Y  memory_controller_0/geig_buffer_RNID70M8\[47\]/B  memory_controller_0/geig_buffer_RNID70M8\[47\]/Y  memory_controller_0/data_buffer_RNIBBCJI\[47\]/A  memory_controller_0/data_buffer_RNIBBCJI\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIBTP9\[45\]/A  memory_controller_0/mag_buffer_RNIBTP9\[45\]/Y  memory_controller_0/geig_buffer_RNI710M8\[45\]/B  memory_controller_0/geig_buffer_RNI710M8\[45\]/Y  memory_controller_0/data_buffer_RNI33CJI\[45\]/A  memory_controller_0/data_buffer_RNI33CJI\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI6OP9\[40\]/A  memory_controller_0/mag_buffer_RNI6OP9\[40\]/Y  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/B  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/Y  memory_controller_0/data_buffer_RNIFEBJI\[40\]/A  memory_controller_0/data_buffer_RNIFEBJI\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIASP9\[44\]/A  memory_controller_0/mag_buffer_RNIASP9\[44\]/Y  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/B  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/Y  memory_controller_0/data_buffer_RNIVUBJI\[44\]/A  memory_controller_0/data_buffer_RNIVUBJI\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIATQ9\[53\]/A  memory_controller_0/mag_buffer_RNIATQ9\[53\]/Y  memory_controller_0/geig_buffer_RNICS1L8\[53\]/B  memory_controller_0/geig_buffer_RNICS1L8\[53\]/Y  memory_controller_0/data_buffer_RNI7UEII\[53\]/A  memory_controller_0/data_buffer_RNI7UEII\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI9NK8\[26\]/A  memory_controller_0/mag_buffer_RNI9NK8\[26\]/Y  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/B  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/Y  memory_controller_0/data_buffer_RNIUJ0II\[26\]/A  memory_controller_0/data_buffer_RNIUJ0II\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNICRL8\[38\]/A  memory_controller_0/mag_buffer_RNICRL8\[38\]/Y  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/B  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/Y  memory_controller_0/data_buffer_RNIA45II\[38\]/A  memory_controller_0/data_buffer_RNIA45II\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIBPK8\[28\]/A  memory_controller_0/mag_buffer_RNIBPK8\[28\]/Y  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/B  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/Y  memory_controller_0/data_buffer_RNI6S0II\[28\]/A  memory_controller_0/data_buffer_RNI6S0II\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNICQK8\[29\]/A  memory_controller_0/mag_buffer_RNICQK8\[29\]/Y  memory_controller_0/geig_buffer_RNICUMK8\[29\]/B  memory_controller_0/geig_buffer_RNICUMK8\[29\]/Y  memory_controller_0/data_buffer_RNIA01II\[29\]/A  memory_controller_0/data_buffer_RNIA01II\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIBQL8\[37\]/A  memory_controller_0/mag_buffer_RNIBQL8\[37\]/Y  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/B  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/Y  memory_controller_0/data_buffer_RNI605II\[37\]/A  memory_controller_0/data_buffer_RNI605II\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIAPL8\[36\]/A  memory_controller_0/mag_buffer_RNIAPL8\[36\]/Y  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/B  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/Y  memory_controller_0/data_buffer_RNI2S4II\[36\]/A  memory_controller_0/data_buffer_RNI2S4II\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI5KL8\[31\]/A  memory_controller_0/mag_buffer_RNI5KL8\[31\]/Y  memory_controller_0/geig_buffer_RNINBPK8\[31\]/B  memory_controller_0/geig_buffer_RNINBPK8\[31\]/Y  memory_controller_0/data_buffer_RNIE74II\[31\]/A  memory_controller_0/data_buffer_RNIE74II\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI8MK8\[25\]/A  memory_controller_0/mag_buffer_RNI8MK8\[25\]/Y  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/B  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/Y  memory_controller_0/data_buffer_RNIQF0II\[25\]/A  memory_controller_0/data_buffer_RNIQF0II\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI5JK8\[22\]/A  memory_controller_0/mag_buffer_RNI5JK8\[22\]/Y  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/B  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/Y  memory_controller_0/data_buffer_RNIE30II\[22\]/A  memory_controller_0/data_buffer_RNIE30II\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIBOJ8\[19\]/A  memory_controller_0/mag_buffer_RNIBOJ8\[19\]/Y  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/B  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/Y  memory_controller_0/data_buffer_RNI6OSHI\[19\]/A  memory_controller_0/data_buffer_RNI6OSHI\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIANJ8\[18\]/A  memory_controller_0/mag_buffer_RNIANJ8\[18\]/Y  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/B  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/Y  memory_controller_0/data_buffer_RNI2KSHI\[18\]/A  memory_controller_0/data_buffer_RNI2KSHI\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI9MJ8\[17\]/A  memory_controller_0/mag_buffer_RNI9MJ8\[17\]/Y  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/B  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/Y  memory_controller_0/data_buffer_RNIUFSHI\[17\]/A  memory_controller_0/data_buffer_RNIUFSHI\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI7LK8\[24\]/A  memory_controller_0/mag_buffer_RNI7LK8\[24\]/Y  memory_controller_0/geig_buffer_RNITEMK8\[24\]/B  memory_controller_0/geig_buffer_RNITEMK8\[24\]/Y  memory_controller_0/data_buffer_RNIMB0II\[24\]/A  memory_controller_0/data_buffer_RNIMB0II\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI4JL8\[30\]/A  memory_controller_0/mag_buffer_RNI4JL8\[30\]/Y  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/B  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/Y  memory_controller_0/data_buffer_RNIA34II\[30\]/A  memory_controller_0/data_buffer_RNIA34II\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI8NL8\[34\]/A  memory_controller_0/mag_buffer_RNI8NL8\[34\]/Y  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/B  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/Y  memory_controller_0/data_buffer_RNIQJ4II\[34\]/A  memory_controller_0/data_buffer_RNIQJ4II\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI7ML8\[33\]/A  memory_controller_0/mag_buffer_RNI7ML8\[33\]/Y  memory_controller_0/geig_buffer_RNITHPK8\[33\]/B  memory_controller_0/geig_buffer_RNITHPK8\[33\]/Y  memory_controller_0/data_buffer_RNIMF4II\[33\]/A  memory_controller_0/data_buffer_RNIMF4II\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI9OL8\[35\]/A  memory_controller_0/mag_buffer_RNI9OL8\[35\]/Y  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/B  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/Y  memory_controller_0/data_buffer_RNIUN4II\[35\]/A  memory_controller_0/data_buffer_RNIUN4II\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_21/A  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_24/C  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[0\]/CLK  sram_interface_0/dread\[0\]/Q  read_buffer_0/buffer_b\[0\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[1\]/CLK  sram_interface_0/dread\[1\]/Q  read_buffer_0/buffer_b\[1\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[2\]/CLK  sram_interface_0/dread\[2\]/Q  read_buffer_0/buffer_b\[2\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[3\]/CLK  sram_interface_0/dread\[3\]/Q  read_buffer_0/buffer_b\[3\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[4\]/CLK  sram_interface_0/dread\[4\]/Q  read_buffer_0/buffer_b\[4\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[5\]/CLK  sram_interface_0/dread\[5\]/Q  read_buffer_0/buffer_b\[5\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[6\]/CLK  sram_interface_0/dread\[6\]/Q  read_buffer_0/buffer_b\[6\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[7\]/CLK  sram_interface_0/dread\[7\]/Q  read_buffer_0/buffer_b\[7\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[8\]/CLK  sram_interface_0/dread\[8\]/Q  read_buffer_0/buffer_b\[8\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[9\]/CLK  sram_interface_0/dread\[9\]/Q  read_buffer_0/buffer_b\[9\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[10\]/CLK  sram_interface_0/dread\[10\]/Q  read_buffer_0/buffer_b\[10\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[11\]/CLK  sram_interface_0/dread\[11\]/Q  read_buffer_0/buffer_b\[11\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[12\]/CLK  sram_interface_0/dread\[12\]/Q  read_buffer_0/buffer_b\[12\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[13\]/CLK  sram_interface_0/dread\[13\]/Q  read_buffer_0/buffer_b\[13\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[14\]/CLK  sram_interface_0/dread\[14\]/Q  read_buffer_0/buffer_b\[14\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT sram_interface_0/dread\[15\]/CLK  sram_interface_0/dread\[15\]/Q  read_buffer_0/buffer_b\[15\]/D  	(4.4:4.4:4.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/tx_packet_counter_RNIGUOG3\[5\]/A  spi_mode_config2_0/tx_packet_counter_RNIGUOG3\[5\]/Y  spi_mode_config2_0/tx_packet_counter_RNIHP544\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNIHP544\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/B  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/min_counter_RNIAID81\[2\]/B  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/A  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIOEG6\[8\]/A  memory_controller_0/mag_buffer_RNIOEG6\[8\]/Y  memory_controller_0/geig_buffer_RNII64T8\[8\]/B  memory_controller_0/geig_buffer_RNII64T8\[8\]/Y  memory_controller_0/data_buffer_RNITQNPI\[8\]/A  memory_controller_0/data_buffer_RNITQNPI\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI2DG7\[11\]/A  memory_controller_0/mag_buffer_RNI2DG7\[11\]/Y  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/B  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/Y  memory_controller_0/data_buffer_RNI5KOGI\[11\]/A  memory_controller_0/data_buffer_RNI5KOGI\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI1CG7\[10\]/A  memory_controller_0/mag_buffer_RNI1CG7\[10\]/Y  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/B  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/Y  memory_controller_0/data_buffer_RNI1GOGI\[10\]/A  memory_controller_0/data_buffer_RNI1GOGI\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIPFG6\[9\]/A  memory_controller_0/mag_buffer_RNIPFG6\[9\]/Y  memory_controller_0/geig_buffer_RNIL94T8\[9\]/B  memory_controller_0/geig_buffer_RNIL94T8\[9\]/Y  memory_controller_0/data_buffer_RNI1VNPI\[9\]/A  memory_controller_0/data_buffer_RNI1VNPI\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIMCG6\[6\]/A  memory_controller_0/mag_buffer_RNIMCG6\[6\]/Y  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/B  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/Y  memory_controller_0/data_buffer_RNIFCNPI\[6\]/A  memory_controller_0/data_buffer_RNIFCNPI\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIH7G6\[1\]/A  memory_controller_0/mag_buffer_RNIH7G6\[1\]/Y  memory_controller_0/geig_buffer_RNISF3T8\[1\]/B  memory_controller_0/geig_buffer_RNISF3T8\[1\]/Y  memory_controller_0/data_buffer_RNI0TMPI\[1\]/A  memory_controller_0/data_buffer_RNI0TMPI\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNII8G6\[2\]/A  memory_controller_0/mag_buffer_RNII8G6\[2\]/Y  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/B  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/Y  memory_controller_0/data_buffer_RNI30NPI\[2\]/A  memory_controller_0/data_buffer_RNI30NPI\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI3EG7\[12\]/A  memory_controller_0/mag_buffer_RNI3EG7\[12\]/Y  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/B  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/Y  memory_controller_0/data_buffer_RNI9OOGI\[12\]/A  memory_controller_0/data_buffer_RNI9OOGI\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI5GG7\[14\]/A  memory_controller_0/mag_buffer_RNI5GG7\[14\]/Y  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/B  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/Y  memory_controller_0/data_buffer_RNIH0PGI\[14\]/A  memory_controller_0/data_buffer_RNIH0PGI\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIEVO9\[39\]/A  memory_controller_0/mag_buffer_RNIEVO9\[39\]/Y  memory_controller_0/geig_buffer_RNICB9VA\[39\]/A  memory_controller_0/geig_buffer_RNICB9VA\[39\]/Y  memory_controller_0/data_buffer_RNIBFKSK\[39\]/A  memory_controller_0/data_buffer_RNIBFKSK\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI9RP9\[43\]/A  memory_controller_0/mag_buffer_RNI9RP9\[43\]/Y  memory_controller_0/geig_buffer_RNITUBVA\[43\]/A  memory_controller_0/geig_buffer_RNITUBVA\[43\]/Y  memory_controller_0/data_buffer_RNINUNSK\[43\]/A  memory_controller_0/data_buffer_RNINUNSK\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIG3R9\[59\]/A  memory_controller_0/mag_buffer_RNIG3R9\[59\]/Y  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/A  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/Y  memory_controller_0/data_buffer_RNILKRRK\[59\]/A  memory_controller_0/data_buffer_RNILKRRK\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI6KK8\[23\]/A  memory_controller_0/mag_buffer_RNI6KK8\[23\]/Y  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/A  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/Y  memory_controller_0/data_buffer_RNIEBCRK\[23\]/A  memory_controller_0/data_buffer_RNIEBCRK\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIAOK8\[27\]/A  memory_controller_0/mag_buffer_RNIAOK8\[27\]/Y  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/A  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/Y  memory_controller_0/data_buffer_RNIURCRK\[27\]/A  memory_controller_0/data_buffer_RNIURCRK\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI6LL8\[32\]/A  memory_controller_0/mag_buffer_RNI6LL8\[32\]/Y  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/A  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/Y  memory_controller_0/data_buffer_RNIEFGRK\[32\]/A  memory_controller_0/data_buffer_RNIEFGRK\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI4IK8\[21\]/A  memory_controller_0/mag_buffer_RNI4IK8\[21\]/Y  memory_controller_0/geig_buffer_RNIG92UA\[21\]/A  memory_controller_0/geig_buffer_RNIG92UA\[21\]/Y  memory_controller_0/data_buffer_RNI63CRK\[21\]/A  memory_controller_0/data_buffer_RNI63CRK\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNO_17\[1\]/B  read_buffer_0/init_stage_RNO_17\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/C  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[11\]/CLK  geig_data_handling_0/geig_counts\[11\]/Q  geig_data_handling_0/geig_counts_RNIDT8E\[11\]/A  geig_data_handling_0/geig_counts_RNIDT8E\[11\]/Y  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/A  geig_data_handling_0/geig_counts_RNIC6V02\[11\]/Y  geig_data_handling_0/geig_counts_RNIKM382\[12\]/A  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[16\]/CLK  read_address_traversal_0/address\[16\]/Q  read_address_traversal_0/address_m3_0_a2_2/B  read_address_traversal_0/address_m3_0_a2_2/Y  read_address_traversal_0/address_m3_0_a2_4/C  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[16\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[16\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI4OAM\[16\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIG6G6\[0\]/A  memory_controller_0/mag_buffer_RNIG6G6\[0\]/Y  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/A  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/Y  memory_controller_0/data_buffer_RNIPT23L\[0\]/A  memory_controller_0/data_buffer_RNIPT23L\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI4FG7\[13\]/A  memory_controller_0/mag_buffer_RNI4FG7\[13\]/Y  memory_controller_0/geig_buffer_RNII6SSA\[13\]/A  memory_controller_0/geig_buffer_RNII6SSA\[13\]/Y  memory_controller_0/data_buffer_RNI905QK\[13\]/A  memory_controller_0/data_buffer_RNI905QK\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI6HG7\[15\]/A  memory_controller_0/mag_buffer_RNI6HG7\[15\]/Y  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/A  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/Y  memory_controller_0/data_buffer_RNIH85QK\[15\]/A  memory_controller_0/data_buffer_RNIH85QK\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNI0R8H\[69\]/A  memory_controller_0/mag_buffer_RNI0R8H\[69\]/Y  memory_controller_0/geig_buffer_RNI92HS8\[69\]/B  memory_controller_0/geig_buffer_RNI92HS8\[69\]/Y  memory_controller_0/data_buffer_RNIBCVPI\[69\]/A  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNI1T9H\[79\]/A  memory_controller_0/mag_buffer_RNI1T9H\[79\]/Y  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/B  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/Y  memory_controller_0/data_buffer_RNIEI2QI\[79\]/A  memory_controller_0/data_buffer_RNIEI2QI\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIVQ9H\[77\]/A  memory_controller_0/mag_buffer_RNIVQ9H\[77\]/Y  memory_controller_0/geig_buffer_RNI72JS8\[77\]/B  memory_controller_0/geig_buffer_RNI72JS8\[77\]/Y  memory_controller_0/data_buffer_RNI8C2QI\[77\]/A  memory_controller_0/data_buffer_RNI8C2QI\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIRM9H\[73\]/A  memory_controller_0/mag_buffer_RNIRM9H\[73\]/Y  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/B  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/Y  memory_controller_0/data_buffer_RNISV1QI\[73\]/A  memory_controller_0/data_buffer_RNISV1QI\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIPK9H\[71\]/A  memory_controller_0/mag_buffer_RNIPK9H\[71\]/Y  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/B  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/Y  memory_controller_0/data_buffer_RNIMP1QI\[71\]/A  memory_controller_0/data_buffer_RNIMP1QI\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIUO8H\[67\]/A  memory_controller_0/mag_buffer_RNIUO8H\[67\]/Y  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/B  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/Y  memory_controller_0/data_buffer_RNI56VPI\[67\]/A  memory_controller_0/data_buffer_RNI56VPI\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNISM8H\[65\]/A  memory_controller_0/mag_buffer_RNISM8H\[65\]/Y  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/B  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/Y  memory_controller_0/data_buffer_RNIVVUPI\[65\]/A  memory_controller_0/data_buffer_RNIVVUPI\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIQK8H\[63\]/A  memory_controller_0/mag_buffer_RNIQK8H\[63\]/Y  memory_controller_0/geig_buffer_RNITLGS8\[63\]/B  memory_controller_0/geig_buffer_RNITLGS8\[63\]/Y  memory_controller_0/data_buffer_RNIPPUPI\[63\]/A  memory_controller_0/data_buffer_RNIPPUPI\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIOI8H\[61\]/A  memory_controller_0/mag_buffer_RNIOI8H\[61\]/Y  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/B  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/Y  memory_controller_0/data_buffer_RNIJJUPI\[61\]/A  memory_controller_0/data_buffer_RNIJJUPI\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[15\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/A  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIO5RR\[13\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/B  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_5\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[1\]/CLK  spi_mode_config2_0/rx_ss_counter\[1\]/Q  spi_mode_config2_0/rx_ss_counter_RNI1FCM\[0\]/A  spi_mode_config2_0/rx_ss_counter_RNI1FCM\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/A  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_16/A  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[4\]/CLK  spi_mode_config2_0/rst_cntr\[4\]/Q  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/B  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/C  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/min_counter_RNIAID81\[2\]/A  geig_data_handling_0/min_counter_RNIAID81\[2\]/Y  geig_data_handling_0/min_counter_RNINS253_0\[2\]/A  geig_data_handling_0/min_counter_RNINS253_0\[2\]/Y  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/B  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  read_address_traversal_0/address_m3_0_a2_0/B  read_address_traversal_0/address_m3_0_a2_0/Y  read_address_traversal_0/address_m3_0_a2_4/B  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNIMODO\[2\]/A  spi_mode_config2_0/tx_state_RNIMODO\[2\]/Y  spi_mode_config2_0/tx_state_RNII82T1\[2\]/A  spi_mode_config2_0/tx_state_RNII82T1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/C  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  read_address_traversal_0/address_m3_0_a2_2/A  read_address_traversal_0/address_m3_0_a2_2/Y  read_address_traversal_0/address_m3_0_a2_4/C  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNO\[6\]/A  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/A  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/C  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_25/B  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/A  timestamp_0/TIMESTAMP_RNIR4GK3\[17\]/Y  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/B  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_n6_0_o2/A  write_address_traversal_0/address_n6_0_o2/Y  write_address_traversal_0/address_n7_0_o2/B  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_29/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_30/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_29/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_30/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[16\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[16\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/B  clock_div_1MHZ_100KHZ_0/counter_RNITBM91\[16\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNIM06D\[0\]/A  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1\[1\]/B  spi_master_0/state_q_RNIHIKC1\[1\]/Y  spi_master_0/ctr_q_RNO\[0\]/B  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_24/A  clock_div_1MHZ_10HZ_0/un5_counter_I_24/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_27/A  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIBUQ9\[54\]/A  memory_controller_0/mag_buffer_RNIBUQ9\[54\]/Y  memory_controller_0/mag_buffer_RNI2CQL5\[54\]/A  memory_controller_0/mag_buffer_RNI2CQL5\[54\]/Y  memory_controller_0/data_buffer_RNIUE7JF\[54\]/A  memory_controller_0/data_buffer_RNIUE7JF\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIF2R9\[58\]/A  memory_controller_0/mag_buffer_RNIF2R9\[58\]/Y  memory_controller_0/mag_buffer_RNI6GQL5\[58\]/A  memory_controller_0/mag_buffer_RNI6GQL5\[58\]/Y  memory_controller_0/data_buffer_RNI6N7JF\[58\]/A  memory_controller_0/data_buffer_RNI6N7JF\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNID0R9\[56\]/A  memory_controller_0/mag_buffer_RNID0R9\[56\]/Y  memory_controller_0/mag_buffer_RNI4EQL5\[56\]/A  memory_controller_0/mag_buffer_RNI4EQL5\[56\]/Y  memory_controller_0/data_buffer_RNI2J7JF\[56\]/A  memory_controller_0/data_buffer_RNI2J7JF\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI9SQ9\[52\]/A  memory_controller_0/mag_buffer_RNI9SQ9\[52\]/Y  memory_controller_0/mag_buffer_RNI0AQL5\[52\]/A  memory_controller_0/mag_buffer_RNI0AQL5\[52\]/Y  memory_controller_0/data_buffer_RNIQA7JF\[52\]/A  memory_controller_0/data_buffer_RNIQA7JF\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI7QQ9\[50\]/A  memory_controller_0/mag_buffer_RNI7QQ9\[50\]/Y  memory_controller_0/mag_buffer_RNIU7QL5\[50\]/A  memory_controller_0/mag_buffer_RNIU7QL5\[50\]/Y  memory_controller_0/data_buffer_RNIM67JF\[50\]/A  memory_controller_0/data_buffer_RNIM67JF\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI8SR9\[60\]/A  memory_controller_0/mag_buffer_RNI8SR9\[60\]/Y  memory_controller_0/mag_buffer_RNIV9RL5\[60\]/A  memory_controller_0/mag_buffer_RNIV9RL5\[60\]/Y  memory_controller_0/data_buffer_RNIOA9JF\[60\]/A  memory_controller_0/data_buffer_RNIOA9JF\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_11/B  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1\[1\]/B  spi_master_0/state_q_RNIHIKC1\[1\]/Y  spi_master_0/ctr_q_RNO\[2\]/C  spi_master_0/ctr_q_RNO\[2\]/Y  spi_master_0/ctr_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1\[1\]/B  spi_master_0/state_q_RNIHIKC1\[1\]/Y  spi_master_0/ctr_q_RNO\[1\]/C  spi_master_0/ctr_q_RNO\[1\]/Y  spi_master_0/ctr_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNILBG6\[5\]/A  memory_controller_0/mag_buffer_RNILBG6\[5\]/Y  memory_controller_0/mag_buffer_RNICPFI5\[5\]/A  memory_controller_0/mag_buffer_RNICPFI5\[5\]/Y  memory_controller_0/data_buffer_RNIKA3FF\[5\]/A  memory_controller_0/data_buffer_RNIKA3FF\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/A  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIKAG6\[4\]/A  memory_controller_0/mag_buffer_RNIKAG6\[4\]/Y  memory_controller_0/mag_buffer_RNIBOFI5\[4\]/A  memory_controller_0/mag_buffer_RNIBOFI5\[4\]/Y  memory_controller_0/data_buffer_RNII83FF\[4\]/A  memory_controller_0/data_buffer_RNII83FF\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIJ9G6\[3\]/A  memory_controller_0/mag_buffer_RNIJ9G6\[3\]/Y  memory_controller_0/mag_buffer_RNIANFI5\[3\]/A  memory_controller_0/mag_buffer_RNIANFI5\[3\]/Y  memory_controller_0/data_buffer_RNIG63FF\[3\]/A  memory_controller_0/data_buffer_RNIG63FF\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/A  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/B  spi_mode_config2_0/rst_cntr_RNIDFTR\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNI1FCM\[0\]/B  spi_mode_config2_0/rx_ss_counter_RNI1FCM\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/A  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIPJ8H\[62\]/A  memory_controller_0/mag_buffer_RNIPJ8H\[62\]/Y  memory_controller_0/mag_buffer_RNIG18T5\[62\]/A  memory_controller_0/mag_buffer_RNIG18T5\[62\]/Y  memory_controller_0/data_buffer_RNIB4MQF\[62\]/A  memory_controller_0/data_buffer_RNIB4MQF\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/min_counter_RNI97AU\[2\]/A  geig_data_handling_0/min_counter_RNI97AU\[2\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/A  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[6\]/B  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  read_address_traversal_0/address_m3_0_a2_1/B  read_address_traversal_0/address_m3_0_a2_1/Y  read_address_traversal_0/address_m3_0_a2_4/A  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO\[6\]/A  spi_mode_config2_0/rst_cntr_RNO\[6\]/Y  spi_mode_config2_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNO_0\[6\]/A  geig_data_handling_0/geig_counts_RNO_0\[6\]/Y  geig_data_handling_0/geig_counts_RNO\[6\]/B  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNO_17\[1\]/A  read_buffer_0/init_stage_RNO_17\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/C  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/write_counter\[0\]/CLK  sram_interface_0/write_counter\[0\]/Q  sram_interface_0/write_counter_RNI80QQ\[0\]/B  sram_interface_0/write_counter_RNI80QQ\[0\]/Y  sram_interface_0/address_1_sqmuxa/B  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIM06D\[0\]/B  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1\[1\]/B  spi_master_0/state_q_RNIHIKC1\[1\]/Y  spi_master_0/ctr_q_RNO\[0\]/B  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/B  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/ss_b_RNO_3/B  spi_mode_config2_0/ss_b_RNO_3/Y  spi_mode_config2_0/ss_b_RNO_0/A  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_m5_0_a2_5/B  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNIFFA21\[2\]/B  read_buffer_0/init_wait_RNIFFA21\[2\]/Y  read_buffer_0/init_wait_RNI78L42\[5\]/B  read_buffer_0/init_wait_RNI78L42\[5\]/Y  read_buffer_0/init_wait_RNI15UO3\[8\]/C  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNIBB42\[4\]/A  timestamp_0/TIMESTAMP_RNIBB42\[4\]/Y  timestamp_0/TIMESTAMP_RNO\[5\]/A  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/begin_pass_a_RNO_3/A  spi_mode_config2_0/begin_pass_a_RNO_3/Y  spi_mode_config2_0/begin_pass_a_RNO_2/C  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO_0/C  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_stage_RNO_16\[1\]/B  read_buffer_0/init_stage_RNO_16\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/B  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/min_counter_RNI97AU\[2\]/C  geig_data_handling_0/min_counter_RNI97AU\[2\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/A  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[6\]/B  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  read_address_traversal_0/address_m3_0_a2_1/A  read_address_traversal_0/address_m3_0_a2_1/Y  read_address_traversal_0/address_m3_0_a2_4/A  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/A  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  read_address_traversal_0/address_m3_0_a2_0/A  read_address_traversal_0/address_m3_0_a2_0/Y  read_address_traversal_0/address_m3_0_a2_4/B  read_address_traversal_0/address_m3_0_a2_4/Y  read_address_traversal_0/address_m3_0_a2/C  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/chip_select_RNO/B  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/A  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/A  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  read_address_traversal_0/address_n13_0_o2/A  read_address_traversal_0/address_n13_0_o2/Y  read_address_traversal_0/address_n14_0_o2/B  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_m5_0_a2_5/A  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI2CJK3\[0\]/B  spi_mode_config2_0/tx_state_RNI2CJK3\[0\]/Y  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/A  spi_mode_config2_0/tx_state_RNITDSA6\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/B  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI2CJK3\[0\]/B  spi_mode_config2_0/tx_state_RNI2CJK3\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO_4\[23\]/B  timestamp_0/TIMESTAMP_RNO_4\[23\]/Y  timestamp_0/TIMESTAMP_RNO_1\[23\]/C  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/next_a_RNO_0/C  spi_mode_config2_0/next_a_RNO_0/Y  spi_mode_config2_0/next_a_RNO/C  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/state_q_RNIM8MB1\[1\]/A  spi_master_0/state_q_RNIM8MB1\[1\]/Y  spi_master_0/un1_sck_q_2_I_1/B  spi_master_0/un1_sck_q_2_I_1/Y  spi_master_0/un1_sck_q_2_I_10/B  spi_master_0/un1_sck_q_2_I_10/Y  spi_master_0/sck_q_RNO\[1\]/A  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[7\]/CLK  geig_data_handling_0/min_counter\[7\]/Q  geig_data_handling_0/un2_min_counter_I_21/B  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_24/C  geig_data_handling_0/un2_min_counter_I_24/Y  geig_data_handling_0/un2_min_counter_I_25/B  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNO_3\[23\]/B  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_1\[23\]/B  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n4_0_x2/A  read_address_traversal_0/address_n4_0_x2/Y  read_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/A  spi_mode_config2_0/rst_cntr_RNI4LVR3\[10\]/Y  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/B  spi_mode_config2_0/rst_cntr_RNIM9355\[10\]/Y  spi_mode_config2_0/state_b_RNO\[2\]/C  spi_mode_config2_0/state_b_RNO\[2\]/Y  spi_mode_config2_0/state_b\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNIM5CL\[3\]/B  orbit_control_0/cntr_RNIM5CL\[3\]/Y  orbit_control_0/cntr_RNO\[4\]/B  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_m5_0_a2_3/B  write_address_traversal_0/address_m5_0_a2_3/Y  write_address_traversal_0/address_m5_0_a2_5/C  write_address_traversal_0/address_m5_0_a2_5/Y  write_address_traversal_0/address_m5_0_a2/A  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNIGSN61\[1\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/C  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/A  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/C  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_stage_RNO_16\[1\]/A  read_buffer_0/init_stage_RNO_16\[1\]/Y  read_buffer_0/init_stage_RNO_12\[1\]/B  read_buffer_0/init_stage_RNO_12\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/C  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/B  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/B  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/B  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  read_address_traversal_0/address_n7_0_o2/A  read_address_traversal_0/address_n7_0_o2/Y  read_address_traversal_0/address_n8_0_o2/B  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO_4\[23\]/A  timestamp_0/TIMESTAMP_RNO_4\[23\]/Y  timestamp_0/TIMESTAMP_RNO_1\[23\]/C  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNI1FCM\[0\]/C  spi_mode_config2_0/rx_ss_counter_RNI1FCM\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/A  spi_mode_config2_0/rx_ss_counter_RNIUOIS1\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/A  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/min_counter_RNI97AU\[2\]/B  geig_data_handling_0/min_counter_RNI97AU\[2\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/A  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/min_counter_RNO\[6\]/B  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/B  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNIMODO\[2\]/B  spi_mode_config2_0/tx_state_RNIMODO\[2\]/Y  spi_mode_config2_0/tx_state_RNII82T1\[2\]/A  spi_mode_config2_0/tx_state_RNII82T1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[4\]/C  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/state_q_RNI90VR\[1\]/B  spi_master_0/state_q_RNI90VR\[1\]/Y  spi_master_0/mosi_q_RNO_3/C  spi_master_0/mosi_q_RNO_3/Y  spi_master_0/mosi_q_RNO_1/A  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/A  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_m5_0_a2_4/B  write_address_traversal_0/address_m5_0_a2_4/Y  write_address_traversal_0/address_m5_0_a2/B  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIIUN61\[5\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/C  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNI90VR\[1\]/A  spi_master_0/state_q_RNI90VR\[1\]/Y  spi_master_0/sck_q_RNI66CR1\[0\]/C  spi_master_0/sck_q_RNI66CR1\[0\]/Y  spi_master_0/data_out_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNI90VR\[1\]/A  spi_master_0/state_q_RNI90VR\[1\]/Y  spi_master_0/sck_q_RNI66CR1\[0\]/C  spi_master_0/sck_q_RNI66CR1\[0\]/Y  spi_master_0/data_out_q\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNI90VR\[1\]/A  spi_master_0/state_q_RNI90VR\[1\]/Y  spi_master_0/sck_q_RNI66CR1\[0\]/C  spi_master_0/sck_q_RNI66CR1\[0\]/Y  spi_master_0/data_out_q\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNIEBB41\[0\]/B  sram_interface_0/read_counter_RNIEBB41\[0\]/Y  sram_interface_0/address_1_sqmuxa/A  sram_interface_0/address_1_sqmuxa/Y  sram_interface_0/address\[17\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/sck_q_RNIO0PK\[0\]/B  spi_master_0/sck_q_RNIO0PK\[0\]/Y  spi_master_0/sck_q_RNI66CR1\[0\]/B  spi_master_0/sck_q_RNI66CR1\[0\]/Y  spi_master_0/data_out_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/sck_q_RNIO0PK\[0\]/B  spi_master_0/sck_q_RNIO0PK\[0\]/Y  spi_master_0/sck_q_RNI66CR1\[0\]/B  spi_master_0/sck_q_RNI66CR1\[0\]/Y  spi_master_0/data_out_q\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/sck_q_RNIO0PK\[0\]/B  spi_master_0/sck_q_RNIO0PK\[0\]/Y  spi_master_0/sck_q_RNI66CR1\[0\]/B  spi_master_0/sck_q_RNI66CR1\[0\]/Y  spi_master_0/data_out_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO_2\[23\]/B  timestamp_0/TIMESTAMP_RNO_2\[23\]/Y  timestamp_0/TIMESTAMP_RNO_1\[23\]/A  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNO_2\[2\]/A  spi_mode_config2_0/tx_state_RNO_2\[2\]/Y  spi_mode_config2_0/tx_state_RNO_1\[2\]/C  spi_mode_config2_0/tx_state_RNO_1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/C  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNIM8MB1\[1\]/C  spi_master_0/state_q_RNIM8MB1\[1\]/Y  spi_master_0/un1_sck_q_2_I_8/B  spi_master_0/un1_sck_q_2_I_8/Y  spi_master_0/sck_q_RNO\[0\]/A  spi_master_0/sck_q_RNO\[0\]/Y  spi_master_0/sck_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[11\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/C  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/A  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNITS8J8_0/A  memory_controller_0/read_prev_RNITS8J8_0/Y  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/B  memory_controller_0/mag_prev_0_RNI8OO502\[0\]/Y  memory_controller_0/schedule_1_RNO\[3\]/B  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQUH01\[6\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNIV53T\[0\]/Y  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_m5_0_a2_4/A  write_address_traversal_0/address_m5_0_a2_4/Y  write_address_traversal_0/address_m5_0_a2/B  write_address_traversal_0/address_m5_0_a2/Y  write_address_traversal_0/address_n11_0_o2/A  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNIO6N81\[6\]/C  read_buffer_0/init_wait_RNIO6N81\[6\]/Y  read_buffer_0/init_stage_RNO_8\[1\]/C  read_buffer_0/init_stage_RNO_8\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/C  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMVFF\[6\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/A  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/tx_packet_counter_RNIHP544\[1\]/B  spi_mode_config2_0/tx_packet_counter_RNIHP544\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/B  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n11_0/B  read_address_traversal_0/address_n11_0/Y  read_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/B  clock_div_1MHZ_10HZ_0/counter_RNITV7N\[10\]/Y  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/B  clock_div_1MHZ_10HZ_0/counter_RNI3SFD2\[1\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/B  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/A  clock_div_26MHZ_1MHZ_0/counter_RNISC7A\[4\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIKK6P1\[4\]/B  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNIRRK42\[5\]/A  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[2\]/CLK  spi_master_0/ctr_q\[2\]/Q  spi_master_0/ctr_q_RNI55KA\[2\]/A  spi_master_0/ctr_q_RNI55KA\[2\]/Y  spi_master_0/sck_q_RNIOSKB1\[0\]/B  spi_master_0/sck_q_RNIOSKB1\[0\]/Y  spi_master_0/mosi_q_RNO_2/C  spi_master_0/mosi_q_RNO_2/Y  spi_master_0/mosi_q_RNO/B  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO_2\[23\]/A  timestamp_0/TIMESTAMP_RNO_2\[23\]/Y  timestamp_0/TIMESTAMP_RNO_1\[23\]/A  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1_0\[1\]/C  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1_0\[1\]/C  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1_0\[1\]/C  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1_0\[1\]/C  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1_0\[1\]/C  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1_0\[1\]/C  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1_0\[1\]/C  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNIHIKC1_0\[1\]/C  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIEAH52\[12\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/C  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI3SVR\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIJFER\[10\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/A  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/chip_state_ns_0_0_0_a2_7\[1\]/A  spi_mode_config2_0/chip_state_ns_0_0_0_a2_7\[1\]/Y  spi_mode_config2_0/chip_state_ns_0_0_0_o2_2\[1\]/B  spi_mode_config2_0/chip_state_ns_0_0_0_o2_2\[1\]/Y  spi_mode_config2_0/chip_state_RNO_0\[1\]/A  spi_mode_config2_0/chip_state_RNO_0\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/A  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/C  spi_mode_config2_0/rst_cntr_RNI1QGE1\[4\]/Y  spi_mode_config2_0/rst_cntr_RNO\[5\]/A  spi_mode_config2_0/rst_cntr_RNO\[5\]/Y  spi_mode_config2_0/rst_cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_m1_0_a2_1/C  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI42ND\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIQDGO1\[1\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/B  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNI044G1\[8\]/B  orbit_control_0/cntr_RNI044G1\[8\]/Y  orbit_control_0/cntr_RNI5DFL1\[9\]/A  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNO_0\[4\]/B  geig_data_handling_0/geig_counts_RNO_0\[4\]/Y  geig_data_handling_0/geig_counts_RNO\[4\]/A  geig_data_handling_0/geig_counts_RNO\[4\]/Y  geig_data_handling_0/geig_counts\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/tx_packet_counter_RNIHP544\[1\]/A  spi_mode_config2_0/tx_packet_counter_RNIHP544\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/B  spi_mode_config2_0/tx_packet_counter_RNI8GBT5\[1\]/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/B  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIE9MN1\[10\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/C  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  timestamp_0/TIMESTAMP_RNO_3\[23\]/A  timestamp_0/TIMESTAMP_RNO_3\[23\]/Y  timestamp_0/TIMESTAMP_RNO_1\[23\]/B  timestamp_0/TIMESTAMP_RNO_1\[23\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/C  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNIDDSM\[4\]/B  read_buffer_0/init_wait_RNIDDSM\[4\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/B  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNO_0\[3\]/B  geig_data_handling_0/geig_counts_RNO_0\[3\]/Y  geig_data_handling_0/geig_counts_RNO\[3\]/A  geig_data_handling_0/geig_counts_RNO\[3\]/Y  geig_data_handling_0/geig_counts\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIF80S\[8\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI0FHT3\[12\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/B  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNIM4ES\[0\]/B  spi_master_0/sck_q_RNIM4ES\[0\]/Y  spi_master_0/sck_q_RNIIJKC1\[1\]/S  spi_master_0/sck_q_RNIIJKC1\[1\]/Y  spi_master_0/state_q_RNIVRBS1\[0\]/A  spi_master_0/state_q_RNIVRBS1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_24/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_24/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_15/A  geig_data_handling_0/un2_min_counter_I_15/Y  geig_data_handling_0/un2_min_counter_I_16/B  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  write_address_traversal_0/address_m1_0_a2_1/B  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_m6_0_a2_4/B  read_address_traversal_0/address_m6_0_a2_4/Y  read_address_traversal_0/address_m6_0_a2_6/C  read_address_traversal_0/address_m6_0_a2_6/Y  read_address_traversal_0/address_n11_0/A  read_address_traversal_0/address_n11_0/Y  read_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNI88F31\[3\]/B  geig_data_handling_0/geig_counts_RNI88F31\[3\]/Y  geig_data_handling_0/geig_counts_RNO\[7\]/A  geig_data_handling_0/geig_counts_RNO\[7\]/Y  geig_data_handling_0/geig_counts\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM06D\[0\]/C  spi_master_0/sck_q_RNIM06D\[0\]/Y  spi_master_0/state_q_RNO_1\[1\]/A  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/A  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_15/B  geig_data_handling_0/un2_min_counter_I_15/Y  geig_data_handling_0/un2_min_counter_I_16/B  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_n12_0_o2/B  read_address_traversal_0/address_n12_0_o2/Y  read_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_m6_0_a2_7/C  read_address_traversal_0/address_m6_0_a2_7/Y  read_address_traversal_0/address_m3_0_a2/B  read_address_traversal_0/address_m3_0_a2/Y  read_address_traversal_0/address\[17\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNI79541\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNI79541\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNIHIKC1\[1\]/A  spi_master_0/state_q_RNIHIKC1\[1\]/Y  spi_master_0/ctr_q_RNO\[0\]/B  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[14\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n3_0_o2/B  write_address_traversal_0/address_n3_0_o2/Y  write_address_traversal_0/address_n3_0_x2/A  write_address_traversal_0/address_n3_0_x2/Y  write_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_4_I_1/A  memory_controller_0/un1_write_count_4_I_1/Y  memory_controller_0/un1_write_count_4_I_15/A  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNIP97A\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/A  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/A  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_m1_0_a2_1/A  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_n17_0_o2/B  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNO_6\[1\]/A  spi_mode_config2_0/chip_state_RNO_6\[1\]/Y  spi_mode_config2_0/chip_state_RNO_1\[1\]/C  spi_mode_config2_0/chip_state_RNO_1\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/B  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/state_a_RNO_4\[2\]/A  spi_mode_config2_0/state_a_RNO_4\[2\]/Y  spi_mode_config2_0/state_a_RNO_1\[2\]/C  spi_mode_config2_0/state_a_RNO_1\[2\]/Y  spi_mode_config2_0/state_a_RNO\[2\]/B  spi_mode_config2_0/state_a_RNO\[2\]/Y  spi_mode_config2_0/state_a\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNI3L1S\[14\]/B  timestamp_0/TIMESTAMP_RNI3L1S\[14\]/Y  timestamp_0/TIMESTAMP_RNO_0\[23\]/B  timestamp_0/TIMESTAMP_RNO_0\[23\]/Y  timestamp_0/TIMESTAMP_RNO\[23\]/B  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNI79541\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNI79541\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n3_0_o2/B  read_address_traversal_0/address_n3_0_o2/Y  read_address_traversal_0/address_n3_0_x2/A  read_address_traversal_0/address_n3_0_x2/Y  read_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/C  spi_mode_config2_0/rst_cntr_RNIPRTR\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNIKK6P1\[4\]/A  read_buffer_0/init_wait_RNIKK6P1\[4\]/Y  read_buffer_0/init_wait_RNO\[5\]/A  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_13/A  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_19/A  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_10/B  geig_data_handling_0/un2_min_counter_I_10/Y  geig_data_handling_0/un2_min_counter_I_22/A  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/A  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/tx_state_RNO_0\[1\]/A  spi_mode_config2_0/tx_state_RNO_0\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/A  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/A  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/A  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/A  clock_div_26MHZ_1MHZ_0/counter_RNIR67H\[14\]/Y  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/B  clock_div_26MHZ_1MHZ_0/counter_RNI70TM1\[2\]/Y  clock_div_26MHZ_1MHZ_0/clk_out_RNO/A  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/B  geig_data_handling_0/geig_counts_RNI2B6F\[2\]/Y  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/B  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNO\[5\]/B  geig_data_handling_0/geig_counts_RNO\[5\]/Y  geig_data_handling_0/geig_counts\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/B  clock_div_1MHZ_100KHZ_0/counter_RNI5UVR\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/A  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_13/A  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_10/B  clock_div_1MHZ_10HZ_0/un5_counter_I_10/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/A  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_10/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_10/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/B  clock_div_1MHZ_10HZ_0/counter_RNIGC0V\[11\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/A  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/C  timestamp_0/TIMESTAMP_RNIPJR3\[8\]/Y  timestamp_0/TIMESTAMP_RNID7AI\[10\]/B  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/sck_q_RNIM4ES\[0\]/A  spi_master_0/sck_q_RNIM4ES\[0\]/Y  spi_master_0/sck_q_RNIIJKC1\[1\]/S  spi_master_0/sck_q_RNIIJKC1\[1\]/Y  spi_master_0/state_q_RNIVRBS1\[0\]/A  spi_master_0/state_q_RNIVRBS1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNI15UO3_0\[8\]/A  read_buffer_0/init_wait_RNI15UO3_0\[8\]/Y  read_buffer_0/init_wait_RNI68LO8\[8\]/C  read_buffer_0/init_wait_RNI68LO8\[8\]/Y  read_buffer_0/buffer_a\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_21/B  clock_div_1MHZ_10HZ_0/un5_counter_I_21/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_22/C  clock_div_1MHZ_10HZ_0/un5_counter_I_22/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_23/A  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/B  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_42/C  clock_div_1MHZ_10HZ_0/un5_counter_I_42/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_43/A  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[11\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/A  clock_div_1MHZ_100KHZ_0/counter_RNI57MR\[11\]/Y  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/B  clock_div_1MHZ_100KHZ_0/counter_RNIOECF3\[10\]/Y  clock_div_1MHZ_100KHZ_0/clk_out_RNO/A  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/B  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_15/A  clock_div_1MHZ_10HZ_0/un5_counter_I_15/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_16/B  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_stage_RNO_13\[1\]/C  read_buffer_0/init_stage_RNO_13\[1\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/C  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/B  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_41/C  clock_div_1MHZ_10HZ_0/un5_counter_I_41/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_44/B  clock_div_1MHZ_10HZ_0/un5_counter_I_44/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_45/B  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[14\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_44/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_44/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/chip_state_RNO_7\[1\]/B  spi_mode_config2_0/chip_state_RNO_7\[1\]/Y  spi_mode_config2_0/chip_state_RNO_2\[1\]/B  spi_mode_config2_0/chip_state_RNO_2\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/C  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNO_1\[2\]/B  spi_mode_config2_0/tx_state_RNO_1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/C  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_18/B  clock_div_1MHZ_10HZ_0/un5_counter_I_18/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_19/B  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_18/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_18/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_36/B  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_free_bytes\[1\]/CLK  spi_mode_config2_0/tx_free_bytes\[1\]/Q  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/C  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/B  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/Y  spi_mode_config2_0/next_a_RNO_0/A  spi_mode_config2_0/next_a_RNO_0/Y  spi_mode_config2_0/next_a_RNO/C  spi_mode_config2_0/next_a_RNO/Y  spi_mode_config2_0/next_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNI79541\[0\]/C  spi_mode_config2_0/tx_ss_counter_RNI79541\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNI4JBA2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/A  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_n7_0_o2/A  write_address_traversal_0/address_n7_0_o2/Y  write_address_traversal_0/address_n8_0_o2/B  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/S  spi_mode_config2_0/byte_out_a_RNO_4\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/mosi_q_RNO_3/B  spi_master_0/mosi_q_RNO_3/Y  spi_master_0/mosi_q_RNO_1/A  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/A  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_38/A  clock_div_1MHZ_10HZ_0/un5_counter_I_38/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_39/C  clock_div_1MHZ_10HZ_0/un5_counter_I_39/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_40/A  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/write_count_RNIV25G\[0\]/C  memory_controller_0/write_count_RNIV25G\[0\]/Y  memory_controller_0/num_cycles_RNIIREP\[0\]/B  memory_controller_0/num_cycles_RNIIREP\[0\]/Y  memory_controller_0/num_cycles\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/C  spi_mode_config2_0/idle_ss_counter_RNITMTD1\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNIQ04K2\[0\]/Y  spi_mode_config2_0/ss_b_RNO_1/A  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/B  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/C  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[7\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/B  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/C  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[0\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/B  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/C  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_tracker/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/ss_b_RNO_4/A  spi_mode_config2_0/ss_b_RNO_4/Y  spi_mode_config2_0/ss_b_RNO_0/B  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/un1_sck_q_2_I_1/A  spi_master_0/un1_sck_q_2_I_1/Y  spi_master_0/un1_sck_q_2_I_10/B  spi_master_0/un1_sck_q_2_I_10/Y  spi_master_0/sck_q_RNO\[1\]/A  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNO_4\[1\]/C  spi_mode_config2_0/chip_state_RNO_4\[1\]/Y  spi_mode_config2_0/chip_state_RNO_1\[1\]/A  spi_mode_config2_0/chip_state_RNO_1\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/B  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIM4ES\[0\]/C  spi_master_0/sck_q_RNIM4ES\[0\]/Y  spi_master_0/sck_q_RNIIJKC1\[1\]/S  spi_master_0/sck_q_RNIIJKC1\[1\]/Y  spi_master_0/state_q_RNIVRBS1\[0\]/A  spi_master_0/state_q_RNIVRBS1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1_0\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/A  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/B  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_33/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_34/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_33/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_34/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_33/B  clock_div_1MHZ_10HZ_0/un5_counter_I_33/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_34/A  clock_div_1MHZ_10HZ_0/un5_counter_I_34/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_35/A  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  clock_div_1MHZ_10HZ_0/counter\[16\]/Q  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/B  clock_div_1MHZ_10HZ_0/counter_RNIKG0V\[16\]/Y  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/B  clock_div_1MHZ_10HZ_0/counter_RNIMRO43\[5\]/Y  clock_div_1MHZ_10HZ_0/clk_out_RNO/A  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[64\]/CLK  memory_controller_0/mag_buffer\[64\]/Q  memory_controller_0/mag_buffer_RNIRL8H\[64\]/B  memory_controller_0/mag_buffer_RNIRL8H\[64\]/Y  memory_controller_0/mag_buffer_RNIE7K68\[64\]/A  memory_controller_0/mag_buffer_RNIE7K68\[64\]/Y  memory_controller_0/data_buffer_RNIBC24I\[64\]/A  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[72\]/CLK  memory_controller_0/mag_buffer\[72\]/Q  memory_controller_0/mag_buffer_RNIQL9H\[72\]/B  memory_controller_0/mag_buffer_RNIQL9H\[72\]/Y  memory_controller_0/mag_buffer_RNID7L68\[72\]/A  memory_controller_0/mag_buffer_RNID7L68\[72\]/Y  memory_controller_0/data_buffer_RNI9C44I\[72\]/A  memory_controller_0/data_buffer_RNI9C44I\[72\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[74\]/CLK  memory_controller_0/mag_buffer\[74\]/Q  memory_controller_0/mag_buffer_RNISN9H\[74\]/B  memory_controller_0/mag_buffer_RNISN9H\[74\]/Y  memory_controller_0/mag_buffer_RNIF9L68\[74\]/A  memory_controller_0/mag_buffer_RNIF9L68\[74\]/Y  memory_controller_0/data_buffer_RNIDG44I\[74\]/A  memory_controller_0/data_buffer_RNIDG44I\[74\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  read_address_traversal_0/address_n14_0_o2/A  read_address_traversal_0/address_n14_0_o2/Y  read_address_traversal_0/address_n15_0_o2/B  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/C  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNO_8\[1\]/A  spi_mode_config2_0/chip_state_RNO_8\[1\]/Y  spi_mode_config2_0/chip_state_RNO_2\[1\]/C  spi_mode_config2_0/chip_state_RNO_2\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/C  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/ctr_q_RNI55KA\[2\]/B  spi_master_0/ctr_q_RNI55KA\[2\]/Y  spi_master_0/sck_q_RNI66CR1\[0\]/A  spi_master_0/sck_q_RNI66CR1\[0\]/Y  spi_master_0/data_out_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[48\]/CLK  memory_controller_0/mag_buffer\[48\]/Q  memory_controller_0/mag_buffer_RNIE0Q9\[48\]/B  memory_controller_0/mag_buffer_RNIE0Q9\[48\]/Y  memory_controller_0/mag_buffer_RNI1I5V7\[48\]/A  memory_controller_0/mag_buffer_RNI1I5V7\[48\]/Y  memory_controller_0/data_buffer_RNI0NHSH\[48\]/A  memory_controller_0/data_buffer_RNI0NHSH\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[75\]/CLK  memory_controller_0/mag_buffer\[75\]/Q  memory_controller_0/mag_buffer_RNITO9H\[75\]/B  memory_controller_0/mag_buffer_RNITO9H\[75\]/Y  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/A  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/Y  memory_controller_0/data_buffer_RNIU9E3L\[75\]/A  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[65\]/CLK  memory_controller_0/mag_buffer\[65\]/Q  memory_controller_0/mag_buffer_RNISM8H\[65\]/B  memory_controller_0/mag_buffer_RNISM8H\[65\]/Y  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/B  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/Y  memory_controller_0/data_buffer_RNIVVUPI\[65\]/A  memory_controller_0/data_buffer_RNIVVUPI\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[67\]/CLK  memory_controller_0/mag_buffer\[67\]/Q  memory_controller_0/mag_buffer_RNIUO8H\[67\]/B  memory_controller_0/mag_buffer_RNIUO8H\[67\]/Y  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/B  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/Y  memory_controller_0/data_buffer_RNI56VPI\[67\]/A  memory_controller_0/data_buffer_RNI56VPI\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[69\]/CLK  memory_controller_0/mag_buffer\[69\]/Q  memory_controller_0/mag_buffer_RNI0R8H\[69\]/B  memory_controller_0/mag_buffer_RNI0R8H\[69\]/Y  memory_controller_0/geig_buffer_RNI92HS8\[69\]/B  memory_controller_0/geig_buffer_RNI92HS8\[69\]/Y  memory_controller_0/data_buffer_RNIBCVPI\[69\]/A  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[71\]/CLK  memory_controller_0/mag_buffer\[71\]/Q  memory_controller_0/mag_buffer_RNIPK9H\[71\]/B  memory_controller_0/mag_buffer_RNIPK9H\[71\]/Y  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/B  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/Y  memory_controller_0/data_buffer_RNIMP1QI\[71\]/A  memory_controller_0/data_buffer_RNIMP1QI\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[73\]/CLK  memory_controller_0/mag_buffer\[73\]/Q  memory_controller_0/mag_buffer_RNIRM9H\[73\]/B  memory_controller_0/mag_buffer_RNIRM9H\[73\]/Y  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/B  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/Y  memory_controller_0/data_buffer_RNISV1QI\[73\]/A  memory_controller_0/data_buffer_RNISV1QI\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[77\]/CLK  memory_controller_0/mag_buffer\[77\]/Q  memory_controller_0/mag_buffer_RNIVQ9H\[77\]/B  memory_controller_0/mag_buffer_RNIVQ9H\[77\]/Y  memory_controller_0/geig_buffer_RNI72JS8\[77\]/B  memory_controller_0/geig_buffer_RNI72JS8\[77\]/Y  memory_controller_0/data_buffer_RNI8C2QI\[77\]/A  memory_controller_0/data_buffer_RNI8C2QI\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[79\]/CLK  memory_controller_0/mag_buffer\[79\]/Q  memory_controller_0/mag_buffer_RNI1T9H\[79\]/B  memory_controller_0/mag_buffer_RNI1T9H\[79\]/Y  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/B  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/Y  memory_controller_0/data_buffer_RNIEI2QI\[79\]/A  memory_controller_0/data_buffer_RNIEI2QI\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/sck_q_RNIOSKB1\[0\]/C  spi_master_0/sck_q_RNIOSKB1\[0\]/Y  spi_master_0/mosi_q_RNO_2/C  spi_master_0/mosi_q_RNO_2/Y  spi_master_0/mosi_q_RNO/B  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_18/A  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_22/B  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_18/A  geig_data_handling_0/un2_min_counter_I_18/Y  geig_data_handling_0/un2_min_counter_I_19/B  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/write_counter_RNISA851\[0\]/A  sram_interface_0/write_counter_RNISA851\[0\]/Y  sram_interface_0/write_counter_RNIAMJ92\[0\]/A  sram_interface_0/write_counter_RNIAMJ92\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/un1_read_counter_2_I_1/A  sram_interface_0/un1_read_counter_2_I_1/Y  sram_interface_0/un1_read_counter_2_I_10/B  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/C  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/init_stage_RNIGIQ81\[1\]/A  read_buffer_0/init_stage_RNIGIQ81\[1\]/Y  read_buffer_0/init_wait\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[3\]/CLK  spi_mode_config2_0/tx_state\[3\]/Q  spi_mode_config2_0/tx_state_RNO_1\[3\]/B  spi_mode_config2_0/tx_state_RNO_1\[3\]/Y  spi_mode_config2_0/tx_state_RNO_0\[3\]/C  spi_mode_config2_0/tx_state_RNO_0\[3\]/Y  spi_mode_config2_0/tx_state_RNO\[3\]/B  spi_mode_config2_0/tx_state_RNO\[3\]/Y  spi_mode_config2_0/tx_state\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/B  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/write_counter\[0\]/CLK  sram_interface_0/write_counter\[0\]/Q  sram_interface_0/write_counter_RNISA851\[0\]/C  sram_interface_0/write_counter_RNISA851\[0\]/Y  sram_interface_0/write_counter_RNIAMJ92\[0\]/A  sram_interface_0/write_counter_RNIAMJ92\[0\]/Y  sram_interface_0/srbs2_RNO/A  sram_interface_0/srbs2_RNO/Y  sram_interface_0/srbs2/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[40\]/CLK  memory_controller_0/mag_buffer\[40\]/Q  memory_controller_0/mag_buffer_RNI6OP9\[40\]/B  memory_controller_0/mag_buffer_RNI6OP9\[40\]/Y  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/B  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/Y  memory_controller_0/data_buffer_RNIFEBJI\[40\]/A  memory_controller_0/data_buffer_RNIFEBJI\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[42\]/CLK  memory_controller_0/mag_buffer\[42\]/Q  memory_controller_0/mag_buffer_RNI8QP9\[42\]/B  memory_controller_0/mag_buffer_RNI8QP9\[42\]/Y  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/B  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/Y  memory_controller_0/data_buffer_RNINMBJI\[42\]/A  memory_controller_0/data_buffer_RNINMBJI\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[44\]/CLK  memory_controller_0/mag_buffer\[44\]/Q  memory_controller_0/mag_buffer_RNIASP9\[44\]/B  memory_controller_0/mag_buffer_RNIASP9\[44\]/Y  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/B  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/Y  memory_controller_0/data_buffer_RNIVUBJI\[44\]/A  memory_controller_0/data_buffer_RNIVUBJI\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[46\]/CLK  memory_controller_0/mag_buffer\[46\]/Q  memory_controller_0/mag_buffer_RNICUP9\[46\]/B  memory_controller_0/mag_buffer_RNICUP9\[46\]/Y  memory_controller_0/geig_buffer_RNIA40M8\[46\]/B  memory_controller_0/geig_buffer_RNIA40M8\[46\]/Y  memory_controller_0/data_buffer_RNI77CJI\[46\]/A  memory_controller_0/data_buffer_RNI77CJI\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[66\]/CLK  memory_controller_0/mag_buffer\[66\]/Q  memory_controller_0/mag_buffer_RNITN8H\[66\]/B  memory_controller_0/mag_buffer_RNITN8H\[66\]/Y  memory_controller_0/mag_buffer_RNIK58T5\[66\]/A  memory_controller_0/mag_buffer_RNIK58T5\[66\]/Y  memory_controller_0/data_buffer_RNIJCMQF\[66\]/A  memory_controller_0/data_buffer_RNIJCMQF\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[68\]/CLK  memory_controller_0/mag_buffer\[68\]/Q  memory_controller_0/mag_buffer_RNIVP8H\[68\]/B  memory_controller_0/mag_buffer_RNIVP8H\[68\]/Y  memory_controller_0/mag_buffer_RNIM78T5\[68\]/A  memory_controller_0/mag_buffer_RNIM78T5\[68\]/Y  memory_controller_0/data_buffer_RNINGMQF\[68\]/A  memory_controller_0/data_buffer_RNINGMQF\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[70\]/CLK  memory_controller_0/mag_buffer\[70\]/Q  memory_controller_0/mag_buffer_RNIOJ9H\[70\]/B  memory_controller_0/mag_buffer_RNIOJ9H\[70\]/Y  memory_controller_0/mag_buffer_RNIF19T5\[70\]/A  memory_controller_0/mag_buffer_RNIF19T5\[70\]/Y  memory_controller_0/data_buffer_RNI94OQF\[70\]/A  memory_controller_0/data_buffer_RNI94OQF\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[76\]/CLK  memory_controller_0/mag_buffer\[76\]/Q  memory_controller_0/mag_buffer_RNIUP9H\[76\]/B  memory_controller_0/mag_buffer_RNIUP9H\[76\]/Y  memory_controller_0/mag_buffer_RNIL79T5\[76\]/A  memory_controller_0/mag_buffer_RNIL79T5\[76\]/Y  memory_controller_0/data_buffer_RNILGOQF\[76\]/A  memory_controller_0/data_buffer_RNILGOQF\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[78\]/CLK  memory_controller_0/mag_buffer\[78\]/Q  memory_controller_0/mag_buffer_RNI0S9H\[78\]/B  memory_controller_0/mag_buffer_RNI0S9H\[78\]/Y  memory_controller_0/mag_buffer_RNIN99T5\[78\]/A  memory_controller_0/mag_buffer_RNIN99T5\[78\]/Y  memory_controller_0/data_buffer_RNIPKOQF\[78\]/A  memory_controller_0/data_buffer_RNIPKOQF\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNID03E21/B  memory_controller_0/read_prev_RNID03E21/Y  memory_controller_0/schedule_1_RNO\[3\]/A  memory_controller_0/schedule_1_RNO\[3\]/Y  memory_controller_0/schedule_1\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNIF8U6T/B  memory_controller_0/read_prev_RNIF8U6T/Y  memory_controller_0/schedule_1_RNO\[2\]/A  memory_controller_0/schedule_1_RNO\[2\]/Y  memory_controller_0/schedule_1\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[7\]/CLK  memory_controller_0/mag_buffer\[7\]/Q  memory_controller_0/mag_buffer_RNINDG6\[7\]/B  memory_controller_0/mag_buffer_RNINDG6\[7\]/Y  memory_controller_0/mag_buffer_RNIAVRR7\[7\]/A  memory_controller_0/mag_buffer_RNIAVRR7\[7\]/Y  memory_controller_0/data_buffer_RNIKIFOH\[7\]/A  memory_controller_0/data_buffer_RNIKIFOH\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  memory_controller_0/read_prev_RNIABTT/C  memory_controller_0/read_prev_RNIABTT/Y  memory_controller_0/read_prev_RNID03E21/B  memory_controller_0/read_prev_RNID03E21/Y  memory_controller_0/schedule_2_RNO\[1\]/B  memory_controller_0/schedule_2_RNO\[1\]/Y  memory_controller_0/schedule_2\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNIN21G\[2\]/B  orbit_control_0/cntr_RNIN21G\[2\]/Y  orbit_control_0/cntr_RNO\[3\]/B  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/A  timestamp_0/TIMESTAMP_RNI84IG4\[19\]/Y  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/A  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[65\]/CLK  memory_controller_0/geig_buffer\[65\]/Q  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/A  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/Y  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/A  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/Y  memory_controller_0/data_buffer_RNIVVUPI\[65\]/A  memory_controller_0/data_buffer_RNIVVUPI\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[67\]/CLK  memory_controller_0/geig_buffer\[67\]/Q  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/A  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/Y  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/A  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/Y  memory_controller_0/data_buffer_RNI56VPI\[67\]/A  memory_controller_0/data_buffer_RNI56VPI\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[69\]/CLK  memory_controller_0/geig_buffer\[69\]/Q  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/A  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/Y  memory_controller_0/geig_buffer_RNI92HS8\[69\]/A  memory_controller_0/geig_buffer_RNI92HS8\[69\]/Y  memory_controller_0/data_buffer_RNIBCVPI\[69\]/A  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[71\]/CLK  memory_controller_0/geig_buffer\[71\]/Q  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/A  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/Y  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/A  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/Y  memory_controller_0/data_buffer_RNIMP1QI\[71\]/A  memory_controller_0/data_buffer_RNIMP1QI\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[73\]/CLK  memory_controller_0/geig_buffer\[73\]/Q  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/A  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/Y  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/A  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/Y  memory_controller_0/data_buffer_RNISV1QI\[73\]/A  memory_controller_0/data_buffer_RNISV1QI\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[77\]/CLK  memory_controller_0/geig_buffer\[77\]/Q  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/A  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/Y  memory_controller_0/geig_buffer_RNI72JS8\[77\]/A  memory_controller_0/geig_buffer_RNI72JS8\[77\]/Y  memory_controller_0/data_buffer_RNI8C2QI\[77\]/A  memory_controller_0/data_buffer_RNI8C2QI\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[79\]/CLK  memory_controller_0/geig_buffer\[79\]/Q  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/A  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/Y  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/A  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/Y  memory_controller_0/data_buffer_RNIEI2QI\[79\]/A  memory_controller_0/data_buffer_RNIEI2QI\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[50\]/CLK  memory_controller_0/mag_buffer\[50\]/Q  memory_controller_0/mag_buffer_RNI7QQ9\[50\]/B  memory_controller_0/mag_buffer_RNI7QQ9\[50\]/Y  memory_controller_0/mag_buffer_RNIU7QL5\[50\]/A  memory_controller_0/mag_buffer_RNIU7QL5\[50\]/Y  memory_controller_0/data_buffer_RNIM67JF\[50\]/A  memory_controller_0/data_buffer_RNIM67JF\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[52\]/CLK  memory_controller_0/mag_buffer\[52\]/Q  memory_controller_0/mag_buffer_RNI9SQ9\[52\]/B  memory_controller_0/mag_buffer_RNI9SQ9\[52\]/Y  memory_controller_0/mag_buffer_RNI0AQL5\[52\]/A  memory_controller_0/mag_buffer_RNI0AQL5\[52\]/Y  memory_controller_0/data_buffer_RNIQA7JF\[52\]/A  memory_controller_0/data_buffer_RNIQA7JF\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[54\]/CLK  memory_controller_0/mag_buffer\[54\]/Q  memory_controller_0/mag_buffer_RNIBUQ9\[54\]/B  memory_controller_0/mag_buffer_RNIBUQ9\[54\]/Y  memory_controller_0/mag_buffer_RNI2CQL5\[54\]/A  memory_controller_0/mag_buffer_RNI2CQL5\[54\]/Y  memory_controller_0/data_buffer_RNIUE7JF\[54\]/A  memory_controller_0/data_buffer_RNIUE7JF\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[56\]/CLK  memory_controller_0/mag_buffer\[56\]/Q  memory_controller_0/mag_buffer_RNID0R9\[56\]/B  memory_controller_0/mag_buffer_RNID0R9\[56\]/Y  memory_controller_0/mag_buffer_RNI4EQL5\[56\]/A  memory_controller_0/mag_buffer_RNI4EQL5\[56\]/Y  memory_controller_0/data_buffer_RNI2J7JF\[56\]/A  memory_controller_0/data_buffer_RNI2J7JF\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[58\]/CLK  memory_controller_0/mag_buffer\[58\]/Q  memory_controller_0/mag_buffer_RNIF2R9\[58\]/B  memory_controller_0/mag_buffer_RNIF2R9\[58\]/Y  memory_controller_0/mag_buffer_RNI6GQL5\[58\]/A  memory_controller_0/mag_buffer_RNI6GQL5\[58\]/Y  memory_controller_0/data_buffer_RNI6N7JF\[58\]/A  memory_controller_0/data_buffer_RNI6N7JF\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[60\]/CLK  memory_controller_0/mag_buffer\[60\]/Q  memory_controller_0/mag_buffer_RNI8SR9\[60\]/B  memory_controller_0/mag_buffer_RNI8SR9\[60\]/Y  memory_controller_0/mag_buffer_RNIV9RL5\[60\]/A  memory_controller_0/mag_buffer_RNIV9RL5\[60\]/Y  memory_controller_0/data_buffer_RNIOA9JF\[60\]/A  memory_controller_0/data_buffer_RNIOA9JF\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[62\]/CLK  memory_controller_0/mag_buffer\[62\]/Q  memory_controller_0/mag_buffer_RNIPJ8H\[62\]/B  memory_controller_0/mag_buffer_RNIPJ8H\[62\]/Y  memory_controller_0/mag_buffer_RNIG18T5\[62\]/A  memory_controller_0/mag_buffer_RNIG18T5\[62\]/Y  memory_controller_0/data_buffer_RNIB4MQF\[62\]/A  memory_controller_0/data_buffer_RNIB4MQF\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[75\]/CLK  memory_controller_0/geig_buffer\[75\]/Q  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/A  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/Y  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/B  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/Y  memory_controller_0/data_buffer_RNIU9E3L\[75\]/A  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[0\]/CLK  memory_controller_0/mag_buffer\[0\]/Q  memory_controller_0/mag_buffer_RNIG6G6\[0\]/B  memory_controller_0/mag_buffer_RNIG6G6\[0\]/Y  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/A  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/Y  memory_controller_0/data_buffer_RNIPT23L\[0\]/A  memory_controller_0/data_buffer_RNIPT23L\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[13\]/CLK  memory_controller_0/mag_buffer\[13\]/Q  memory_controller_0/mag_buffer_RNI4FG7\[13\]/B  memory_controller_0/mag_buffer_RNI4FG7\[13\]/Y  memory_controller_0/geig_buffer_RNII6SSA\[13\]/A  memory_controller_0/geig_buffer_RNII6SSA\[13\]/Y  memory_controller_0/data_buffer_RNI905QK\[13\]/A  memory_controller_0/data_buffer_RNI905QK\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[15\]/CLK  memory_controller_0/mag_buffer\[15\]/Q  memory_controller_0/mag_buffer_RNI6HG7\[15\]/B  memory_controller_0/mag_buffer_RNI6HG7\[15\]/Y  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/A  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/Y  memory_controller_0/data_buffer_RNIH85QK\[15\]/A  memory_controller_0/data_buffer_RNIH85QK\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[21\]/CLK  memory_controller_0/mag_buffer\[21\]/Q  memory_controller_0/mag_buffer_RNI4IK8\[21\]/B  memory_controller_0/mag_buffer_RNI4IK8\[21\]/Y  memory_controller_0/geig_buffer_RNIG92UA\[21\]/A  memory_controller_0/geig_buffer_RNIG92UA\[21\]/Y  memory_controller_0/data_buffer_RNI63CRK\[21\]/A  memory_controller_0/data_buffer_RNI63CRK\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[23\]/CLK  memory_controller_0/mag_buffer\[23\]/Q  memory_controller_0/mag_buffer_RNI6KK8\[23\]/B  memory_controller_0/mag_buffer_RNI6KK8\[23\]/Y  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/A  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/Y  memory_controller_0/data_buffer_RNIEBCRK\[23\]/A  memory_controller_0/data_buffer_RNIEBCRK\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[27\]/CLK  memory_controller_0/mag_buffer\[27\]/Q  memory_controller_0/mag_buffer_RNIAOK8\[27\]/B  memory_controller_0/mag_buffer_RNIAOK8\[27\]/Y  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/A  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/Y  memory_controller_0/data_buffer_RNIURCRK\[27\]/A  memory_controller_0/data_buffer_RNIURCRK\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[32\]/CLK  memory_controller_0/mag_buffer\[32\]/Q  memory_controller_0/mag_buffer_RNI6LL8\[32\]/B  memory_controller_0/mag_buffer_RNI6LL8\[32\]/Y  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/A  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/Y  memory_controller_0/data_buffer_RNIEFGRK\[32\]/A  memory_controller_0/data_buffer_RNIEFGRK\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[39\]/CLK  memory_controller_0/mag_buffer\[39\]/Q  memory_controller_0/mag_buffer_RNIEVO9\[39\]/B  memory_controller_0/mag_buffer_RNIEVO9\[39\]/Y  memory_controller_0/geig_buffer_RNICB9VA\[39\]/A  memory_controller_0/geig_buffer_RNICB9VA\[39\]/Y  memory_controller_0/data_buffer_RNIBFKSK\[39\]/A  memory_controller_0/data_buffer_RNIBFKSK\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[43\]/CLK  memory_controller_0/mag_buffer\[43\]/Q  memory_controller_0/mag_buffer_RNI9RP9\[43\]/B  memory_controller_0/mag_buffer_RNI9RP9\[43\]/Y  memory_controller_0/geig_buffer_RNITUBVA\[43\]/A  memory_controller_0/geig_buffer_RNITUBVA\[43\]/Y  memory_controller_0/data_buffer_RNINUNSK\[43\]/A  memory_controller_0/data_buffer_RNINUNSK\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[59\]/CLK  memory_controller_0/mag_buffer\[59\]/Q  memory_controller_0/mag_buffer_RNIG3R9\[59\]/B  memory_controller_0/mag_buffer_RNIG3R9\[59\]/Y  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/A  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/Y  memory_controller_0/data_buffer_RNILKRRK\[59\]/A  memory_controller_0/data_buffer_RNILKRRK\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[1\]/CLK  memory_controller_0/mag_buffer\[1\]/Q  memory_controller_0/mag_buffer_RNIH7G6\[1\]/B  memory_controller_0/mag_buffer_RNIH7G6\[1\]/Y  memory_controller_0/geig_buffer_RNISF3T8\[1\]/B  memory_controller_0/geig_buffer_RNISF3T8\[1\]/Y  memory_controller_0/data_buffer_RNI0TMPI\[1\]/A  memory_controller_0/data_buffer_RNI0TMPI\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[2\]/CLK  memory_controller_0/mag_buffer\[2\]/Q  memory_controller_0/mag_buffer_RNII8G6\[2\]/B  memory_controller_0/mag_buffer_RNII8G6\[2\]/Y  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/B  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/Y  memory_controller_0/data_buffer_RNI30NPI\[2\]/A  memory_controller_0/data_buffer_RNI30NPI\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[6\]/CLK  memory_controller_0/mag_buffer\[6\]/Q  memory_controller_0/mag_buffer_RNIMCG6\[6\]/B  memory_controller_0/mag_buffer_RNIMCG6\[6\]/Y  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/B  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/Y  memory_controller_0/data_buffer_RNIFCNPI\[6\]/A  memory_controller_0/data_buffer_RNIFCNPI\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[8\]/CLK  memory_controller_0/mag_buffer\[8\]/Q  memory_controller_0/mag_buffer_RNIOEG6\[8\]/B  memory_controller_0/mag_buffer_RNIOEG6\[8\]/Y  memory_controller_0/geig_buffer_RNII64T8\[8\]/B  memory_controller_0/geig_buffer_RNII64T8\[8\]/Y  memory_controller_0/data_buffer_RNITQNPI\[8\]/A  memory_controller_0/data_buffer_RNITQNPI\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[9\]/CLK  memory_controller_0/mag_buffer\[9\]/Q  memory_controller_0/mag_buffer_RNIPFG6\[9\]/B  memory_controller_0/mag_buffer_RNIPFG6\[9\]/Y  memory_controller_0/geig_buffer_RNIL94T8\[9\]/B  memory_controller_0/geig_buffer_RNIL94T8\[9\]/Y  memory_controller_0/data_buffer_RNI1VNPI\[9\]/A  memory_controller_0/data_buffer_RNI1VNPI\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[10\]/CLK  memory_controller_0/mag_buffer\[10\]/Q  memory_controller_0/mag_buffer_RNI1CG7\[10\]/B  memory_controller_0/mag_buffer_RNI1CG7\[10\]/Y  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/B  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/Y  memory_controller_0/data_buffer_RNI1GOGI\[10\]/A  memory_controller_0/data_buffer_RNI1GOGI\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[11\]/CLK  memory_controller_0/mag_buffer\[11\]/Q  memory_controller_0/mag_buffer_RNI2DG7\[11\]/B  memory_controller_0/mag_buffer_RNI2DG7\[11\]/Y  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/B  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/Y  memory_controller_0/data_buffer_RNI5KOGI\[11\]/A  memory_controller_0/data_buffer_RNI5KOGI\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[12\]/CLK  memory_controller_0/mag_buffer\[12\]/Q  memory_controller_0/mag_buffer_RNI3EG7\[12\]/B  memory_controller_0/mag_buffer_RNI3EG7\[12\]/Y  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/B  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/Y  memory_controller_0/data_buffer_RNI9OOGI\[12\]/A  memory_controller_0/data_buffer_RNI9OOGI\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[14\]/CLK  memory_controller_0/mag_buffer\[14\]/Q  memory_controller_0/mag_buffer_RNI5GG7\[14\]/B  memory_controller_0/mag_buffer_RNI5GG7\[14\]/Y  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/B  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/Y  memory_controller_0/data_buffer_RNIH0PGI\[14\]/A  memory_controller_0/data_buffer_RNIH0PGI\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[16\]/CLK  memory_controller_0/mag_buffer\[16\]/Q  memory_controller_0/mag_buffer_RNI7IG7\[16\]/B  memory_controller_0/mag_buffer_RNI7IG7\[16\]/Y  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/B  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/Y  memory_controller_0/data_buffer_RNIP8PGI\[16\]/A  memory_controller_0/data_buffer_RNIP8PGI\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[17\]/CLK  memory_controller_0/mag_buffer\[17\]/Q  memory_controller_0/mag_buffer_RNI9MJ8\[17\]/B  memory_controller_0/mag_buffer_RNI9MJ8\[17\]/Y  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/B  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/Y  memory_controller_0/data_buffer_RNIUFSHI\[17\]/A  memory_controller_0/data_buffer_RNIUFSHI\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[18\]/CLK  memory_controller_0/mag_buffer\[18\]/Q  memory_controller_0/mag_buffer_RNIANJ8\[18\]/B  memory_controller_0/mag_buffer_RNIANJ8\[18\]/Y  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/B  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/Y  memory_controller_0/data_buffer_RNI2KSHI\[18\]/A  memory_controller_0/data_buffer_RNI2KSHI\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[19\]/CLK  memory_controller_0/mag_buffer\[19\]/Q  memory_controller_0/mag_buffer_RNIBOJ8\[19\]/B  memory_controller_0/mag_buffer_RNIBOJ8\[19\]/Y  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/B  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/Y  memory_controller_0/data_buffer_RNI6OSHI\[19\]/A  memory_controller_0/data_buffer_RNI6OSHI\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[20\]/CLK  memory_controller_0/mag_buffer\[20\]/Q  memory_controller_0/mag_buffer_RNI3HK8\[20\]/B  memory_controller_0/mag_buffer_RNI3HK8\[20\]/Y  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/B  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/Y  memory_controller_0/data_buffer_RNI6RVHI\[20\]/A  memory_controller_0/data_buffer_RNI6RVHI\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[22\]/CLK  memory_controller_0/mag_buffer\[22\]/Q  memory_controller_0/mag_buffer_RNI5JK8\[22\]/B  memory_controller_0/mag_buffer_RNI5JK8\[22\]/Y  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/B  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/Y  memory_controller_0/data_buffer_RNIE30II\[22\]/A  memory_controller_0/data_buffer_RNIE30II\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[24\]/CLK  memory_controller_0/mag_buffer\[24\]/Q  memory_controller_0/mag_buffer_RNI7LK8\[24\]/B  memory_controller_0/mag_buffer_RNI7LK8\[24\]/Y  memory_controller_0/geig_buffer_RNITEMK8\[24\]/B  memory_controller_0/geig_buffer_RNITEMK8\[24\]/Y  memory_controller_0/data_buffer_RNIMB0II\[24\]/A  memory_controller_0/data_buffer_RNIMB0II\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[25\]/CLK  memory_controller_0/mag_buffer\[25\]/Q  memory_controller_0/mag_buffer_RNI8MK8\[25\]/B  memory_controller_0/mag_buffer_RNI8MK8\[25\]/Y  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/B  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/Y  memory_controller_0/data_buffer_RNIQF0II\[25\]/A  memory_controller_0/data_buffer_RNIQF0II\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[26\]/CLK  memory_controller_0/mag_buffer\[26\]/Q  memory_controller_0/mag_buffer_RNI9NK8\[26\]/B  memory_controller_0/mag_buffer_RNI9NK8\[26\]/Y  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/B  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/Y  memory_controller_0/data_buffer_RNIUJ0II\[26\]/A  memory_controller_0/data_buffer_RNIUJ0II\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[28\]/CLK  memory_controller_0/mag_buffer\[28\]/Q  memory_controller_0/mag_buffer_RNIBPK8\[28\]/B  memory_controller_0/mag_buffer_RNIBPK8\[28\]/Y  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/B  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/Y  memory_controller_0/data_buffer_RNI6S0II\[28\]/A  memory_controller_0/data_buffer_RNI6S0II\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[29\]/CLK  memory_controller_0/mag_buffer\[29\]/Q  memory_controller_0/mag_buffer_RNICQK8\[29\]/B  memory_controller_0/mag_buffer_RNICQK8\[29\]/Y  memory_controller_0/geig_buffer_RNICUMK8\[29\]/B  memory_controller_0/geig_buffer_RNICUMK8\[29\]/Y  memory_controller_0/data_buffer_RNIA01II\[29\]/A  memory_controller_0/data_buffer_RNIA01II\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[30\]/CLK  memory_controller_0/mag_buffer\[30\]/Q  memory_controller_0/mag_buffer_RNI4JL8\[30\]/B  memory_controller_0/mag_buffer_RNI4JL8\[30\]/Y  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/B  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/Y  memory_controller_0/data_buffer_RNIA34II\[30\]/A  memory_controller_0/data_buffer_RNIA34II\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[31\]/CLK  memory_controller_0/mag_buffer\[31\]/Q  memory_controller_0/mag_buffer_RNI5KL8\[31\]/B  memory_controller_0/mag_buffer_RNI5KL8\[31\]/Y  memory_controller_0/geig_buffer_RNINBPK8\[31\]/B  memory_controller_0/geig_buffer_RNINBPK8\[31\]/Y  memory_controller_0/data_buffer_RNIE74II\[31\]/A  memory_controller_0/data_buffer_RNIE74II\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[33\]/CLK  memory_controller_0/mag_buffer\[33\]/Q  memory_controller_0/mag_buffer_RNI7ML8\[33\]/B  memory_controller_0/mag_buffer_RNI7ML8\[33\]/Y  memory_controller_0/geig_buffer_RNITHPK8\[33\]/B  memory_controller_0/geig_buffer_RNITHPK8\[33\]/Y  memory_controller_0/data_buffer_RNIMF4II\[33\]/A  memory_controller_0/data_buffer_RNIMF4II\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[34\]/CLK  memory_controller_0/mag_buffer\[34\]/Q  memory_controller_0/mag_buffer_RNI8NL8\[34\]/B  memory_controller_0/mag_buffer_RNI8NL8\[34\]/Y  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/B  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/Y  memory_controller_0/data_buffer_RNIQJ4II\[34\]/A  memory_controller_0/data_buffer_RNIQJ4II\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[35\]/CLK  memory_controller_0/mag_buffer\[35\]/Q  memory_controller_0/mag_buffer_RNI9OL8\[35\]/B  memory_controller_0/mag_buffer_RNI9OL8\[35\]/Y  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/B  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/Y  memory_controller_0/data_buffer_RNIUN4II\[35\]/A  memory_controller_0/data_buffer_RNIUN4II\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[36\]/CLK  memory_controller_0/mag_buffer\[36\]/Q  memory_controller_0/mag_buffer_RNIAPL8\[36\]/B  memory_controller_0/mag_buffer_RNIAPL8\[36\]/Y  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/B  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/Y  memory_controller_0/data_buffer_RNI2S4II\[36\]/A  memory_controller_0/data_buffer_RNI2S4II\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[37\]/CLK  memory_controller_0/mag_buffer\[37\]/Q  memory_controller_0/mag_buffer_RNIBQL8\[37\]/B  memory_controller_0/mag_buffer_RNIBQL8\[37\]/Y  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/B  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/Y  memory_controller_0/data_buffer_RNI605II\[37\]/A  memory_controller_0/data_buffer_RNI605II\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[38\]/CLK  memory_controller_0/mag_buffer\[38\]/Q  memory_controller_0/mag_buffer_RNICRL8\[38\]/B  memory_controller_0/mag_buffer_RNICRL8\[38\]/Y  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/B  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/Y  memory_controller_0/data_buffer_RNIA45II\[38\]/A  memory_controller_0/data_buffer_RNIA45II\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[41\]/CLK  memory_controller_0/mag_buffer\[41\]/Q  memory_controller_0/mag_buffer_RNI7PP9\[41\]/B  memory_controller_0/mag_buffer_RNI7PP9\[41\]/Y  memory_controller_0/geig_buffer_RNINOBVA\[41\]/B  memory_controller_0/geig_buffer_RNINOBVA\[41\]/Y  memory_controller_0/data_buffer_RNIFMNSK\[41\]/A  memory_controller_0/data_buffer_RNIFMNSK\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[45\]/CLK  memory_controller_0/mag_buffer\[45\]/Q  memory_controller_0/mag_buffer_RNIBTP9\[45\]/B  memory_controller_0/mag_buffer_RNIBTP9\[45\]/Y  memory_controller_0/geig_buffer_RNI710M8\[45\]/B  memory_controller_0/geig_buffer_RNI710M8\[45\]/Y  memory_controller_0/data_buffer_RNI33CJI\[45\]/A  memory_controller_0/data_buffer_RNI33CJI\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[47\]/CLK  memory_controller_0/mag_buffer\[47\]/Q  memory_controller_0/mag_buffer_RNIDVP9\[47\]/B  memory_controller_0/mag_buffer_RNIDVP9\[47\]/Y  memory_controller_0/geig_buffer_RNID70M8\[47\]/B  memory_controller_0/geig_buffer_RNID70M8\[47\]/Y  memory_controller_0/data_buffer_RNIBBCJI\[47\]/A  memory_controller_0/data_buffer_RNIBBCJI\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[49\]/CLK  memory_controller_0/mag_buffer\[49\]/Q  memory_controller_0/mag_buffer_RNIF1Q9\[49\]/B  memory_controller_0/mag_buffer_RNIF1Q9\[49\]/Y  memory_controller_0/geig_buffer_RNIM40L8\[49\]/B  memory_controller_0/geig_buffer_RNIM40L8\[49\]/Y  memory_controller_0/data_buffer_RNIMACII\[49\]/A  memory_controller_0/data_buffer_RNIMACII\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[51\]/CLK  memory_controller_0/mag_buffer\[51\]/Q  memory_controller_0/mag_buffer_RNI8RQ9\[51\]/B  memory_controller_0/mag_buffer_RNI8RQ9\[51\]/Y  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/B  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/Y  memory_controller_0/data_buffer_RNI1OEII\[51\]/A  memory_controller_0/data_buffer_RNI1OEII\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[53\]/CLK  memory_controller_0/mag_buffer\[53\]/Q  memory_controller_0/mag_buffer_RNIATQ9\[53\]/B  memory_controller_0/mag_buffer_RNIATQ9\[53\]/Y  memory_controller_0/geig_buffer_RNICS1L8\[53\]/B  memory_controller_0/geig_buffer_RNICS1L8\[53\]/Y  memory_controller_0/data_buffer_RNI7UEII\[53\]/A  memory_controller_0/data_buffer_RNI7UEII\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[55\]/CLK  memory_controller_0/mag_buffer\[55\]/Q  memory_controller_0/mag_buffer_RNICVQ9\[55\]/B  memory_controller_0/mag_buffer_RNICVQ9\[55\]/Y  memory_controller_0/geig_buffer_RNIG02L8\[55\]/B  memory_controller_0/geig_buffer_RNIG02L8\[55\]/Y  memory_controller_0/data_buffer_RNID4FII\[55\]/A  memory_controller_0/data_buffer_RNID4FII\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[57\]/CLK  memory_controller_0/mag_buffer\[57\]/Q  memory_controller_0/mag_buffer_RNIE1R9\[57\]/B  memory_controller_0/mag_buffer_RNIE1R9\[57\]/Y  memory_controller_0/geig_buffer_RNIK42L8\[57\]/B  memory_controller_0/geig_buffer_RNIK42L8\[57\]/Y  memory_controller_0/data_buffer_RNIJAFII\[57\]/A  memory_controller_0/data_buffer_RNIJAFII\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[61\]/CLK  memory_controller_0/mag_buffer\[61\]/Q  memory_controller_0/mag_buffer_RNIOI8H\[61\]/B  memory_controller_0/mag_buffer_RNIOI8H\[61\]/Y  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/B  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/Y  memory_controller_0/data_buffer_RNIJJUPI\[61\]/A  memory_controller_0/data_buffer_RNIJJUPI\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[63\]/CLK  memory_controller_0/mag_buffer\[63\]/Q  memory_controller_0/mag_buffer_RNIQK8H\[63\]/B  memory_controller_0/mag_buffer_RNIQK8H\[63\]/Y  memory_controller_0/geig_buffer_RNITLGS8\[63\]/B  memory_controller_0/geig_buffer_RNITLGS8\[63\]/Y  memory_controller_0/data_buffer_RNIPPUPI\[63\]/A  memory_controller_0/data_buffer_RNIPPUPI\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/A  timestamp_0/TIMESTAMP_RNIQJM1\[3\]/Y  timestamp_0/TIMESTAMP_RNO\[4\]/A  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  read_address_traversal_0/address_n8_0_o2/A  read_address_traversal_0/address_n8_0_o2/Y  read_address_traversal_0/address_n9_0_o2/B  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_6\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/mosi_q_RNO_2/B  spi_master_0/mosi_q_RNO_2/Y  spi_master_0/mosi_q_RNO/B  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[40\]/CLK  memory_controller_0/geig_buffer\[40\]/Q  memory_controller_0/geig_buffer_RNIRB603\[40\]/A  memory_controller_0/geig_buffer_RNIRB603\[40\]/Y  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/A  memory_controller_0/geig_buffer_RNIOHVL8\[40\]/Y  memory_controller_0/data_buffer_RNIFEBJI\[40\]/A  memory_controller_0/data_buffer_RNIFEBJI\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[42\]/CLK  memory_controller_0/geig_buffer\[42\]/Q  memory_controller_0/geig_buffer_RNIVF603\[42\]/A  memory_controller_0/geig_buffer_RNIVF603\[42\]/Y  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/A  memory_controller_0/geig_buffer_RNIUNVL8\[42\]/Y  memory_controller_0/data_buffer_RNINMBJI\[42\]/A  memory_controller_0/data_buffer_RNINMBJI\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[44\]/CLK  memory_controller_0/geig_buffer\[44\]/Q  memory_controller_0/geig_buffer_RNI3K603\[44\]/A  memory_controller_0/geig_buffer_RNI3K603\[44\]/Y  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/A  memory_controller_0/geig_buffer_RNI4UVL8\[44\]/Y  memory_controller_0/data_buffer_RNIVUBJI\[44\]/A  memory_controller_0/data_buffer_RNIVUBJI\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[46\]/CLK  memory_controller_0/geig_buffer\[46\]/Q  memory_controller_0/geig_buffer_RNI7O603\[46\]/A  memory_controller_0/geig_buffer_RNI7O603\[46\]/Y  memory_controller_0/geig_buffer_RNIA40M8\[46\]/A  memory_controller_0/geig_buffer_RNIA40M8\[46\]/Y  memory_controller_0/data_buffer_RNI77CJI\[46\]/A  memory_controller_0/data_buffer_RNI77CJI\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNIRRK42\[5\]/B  read_buffer_0/init_wait_RNIRRK42\[5\]/Y  read_buffer_0/init_wait_RNI343G2\[6\]/A  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[3\]/CLK  memory_controller_0/mag_buffer\[3\]/Q  memory_controller_0/mag_buffer_RNIJ9G6\[3\]/B  memory_controller_0/mag_buffer_RNIJ9G6\[3\]/Y  memory_controller_0/mag_buffer_RNIANFI5\[3\]/A  memory_controller_0/mag_buffer_RNIANFI5\[3\]/Y  memory_controller_0/data_buffer_RNIG63FF\[3\]/A  memory_controller_0/data_buffer_RNIG63FF\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[4\]/CLK  memory_controller_0/mag_buffer\[4\]/Q  memory_controller_0/mag_buffer_RNIKAG6\[4\]/B  memory_controller_0/mag_buffer_RNIKAG6\[4\]/Y  memory_controller_0/mag_buffer_RNIBOFI5\[4\]/A  memory_controller_0/mag_buffer_RNIBOFI5\[4\]/Y  memory_controller_0/data_buffer_RNII83FF\[4\]/A  memory_controller_0/data_buffer_RNII83FF\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_buffer\[5\]/CLK  memory_controller_0/mag_buffer\[5\]/Q  memory_controller_0/mag_buffer_RNILBG6\[5\]/B  memory_controller_0/mag_buffer_RNILBG6\[5\]/Y  memory_controller_0/mag_buffer_RNICPFI5\[5\]/A  memory_controller_0/mag_buffer_RNICPFI5\[5\]/Y  memory_controller_0/data_buffer_RNIKA3FF\[5\]/A  memory_controller_0/data_buffer_RNIKA3FF\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/A  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIHIKC1\[1\]/C  spi_master_0/state_q_RNIHIKC1\[1\]/Y  spi_master_0/ctr_q_RNO\[0\]/B  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[7\]/CLK  memory_controller_0/schedule_0\[7\]/Q  memory_controller_0/schedule_0_RNIDC676\[7\]/C  memory_controller_0/schedule_0_RNIDC676\[7\]/Y  memory_controller_0/schedule_0_RNI7219M\[7\]/C  memory_controller_0/schedule_0_RNI7219M\[7\]/Y  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/A  memory_controller_0/mag_prev_0_RNISNJNF2\[0\]/Y  memory_controller_0/schedule_0_RNO\[7\]/A  memory_controller_0/schedule_0_RNO\[7\]/Y  memory_controller_0/schedule_0\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/schedule_0\[6\]/CLK  memory_controller_0/schedule_0\[6\]/Q  memory_controller_0/schedule_0_RNICB676\[6\]/C  memory_controller_0/schedule_0_RNICB676\[6\]/Y  memory_controller_0/schedule_0_RNI6119M\[6\]/C  memory_controller_0/schedule_0_RNI6119M\[6\]/Y  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/A  memory_controller_0/schedule_0_RNIJFA8B2\[6\]/Y  memory_controller_0/schedule_0_RNO\[6\]/A  memory_controller_0/schedule_0_RNO\[6\]/Y  memory_controller_0/schedule_0\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/A  spi_mode_config2_0/rst_cntr_RNI2I412\[5\]/Y  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/C  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNI75DI1_0\[2\]/A  spi_mode_config2_0/tx_state_RNI75DI1_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/mosi_q_RNO_4/A  spi_master_0/mosi_q_RNO_4/Y  spi_master_0/mosi_q_RNO_1/B  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/A  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNIHIKC1_0\[1\]/A  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/mosi_q_RNO_2/A  spi_master_0/mosi_q_RNO_2/Y  spi_master_0/mosi_q_RNO/B  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[1\]/CLK  memory_controller_0/geig_buffer\[1\]/Q  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/A  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/Y  memory_controller_0/geig_buffer_RNISF3T8\[1\]/A  memory_controller_0/geig_buffer_RNISF3T8\[1\]/Y  memory_controller_0/data_buffer_RNI0TMPI\[1\]/A  memory_controller_0/data_buffer_RNI0TMPI\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[2\]/CLK  memory_controller_0/geig_buffer\[2\]/Q  memory_controller_0/geig_buffer_RNILRJA3\[2\]/A  memory_controller_0/geig_buffer_RNILRJA3\[2\]/Y  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/A  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/Y  memory_controller_0/data_buffer_RNI30NPI\[2\]/A  memory_controller_0/data_buffer_RNI30NPI\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[6\]/CLK  memory_controller_0/geig_buffer\[6\]/Q  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/A  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/Y  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/A  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/Y  memory_controller_0/data_buffer_RNIFCNPI\[6\]/A  memory_controller_0/data_buffer_RNIFCNPI\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[8\]/CLK  memory_controller_0/geig_buffer\[8\]/Q  memory_controller_0/geig_buffer_RNI3AKA3\[8\]/A  memory_controller_0/geig_buffer_RNI3AKA3\[8\]/Y  memory_controller_0/geig_buffer_RNII64T8\[8\]/A  memory_controller_0/geig_buffer_RNII64T8\[8\]/Y  memory_controller_0/data_buffer_RNITQNPI\[8\]/A  memory_controller_0/data_buffer_RNITQNPI\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[9\]/CLK  memory_controller_0/geig_buffer\[9\]/Q  memory_controller_0/geig_buffer_RNI5CKA3\[9\]/A  memory_controller_0/geig_buffer_RNI5CKA3\[9\]/Y  memory_controller_0/geig_buffer_RNIL94T8\[9\]/A  memory_controller_0/geig_buffer_RNIL94T8\[9\]/Y  memory_controller_0/data_buffer_RNI1VNPI\[9\]/A  memory_controller_0/data_buffer_RNI1VNPI\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[10\]/CLK  memory_controller_0/geig_buffer\[10\]/Q  memory_controller_0/geig_buffer_RNILVVV2\[10\]/A  memory_controller_0/geig_buffer_RNILVVV2\[10\]/Y  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/A  memory_controller_0/geig_buffer_RNIDPFJ8\[10\]/Y  memory_controller_0/data_buffer_RNI1GOGI\[10\]/A  memory_controller_0/data_buffer_RNI1GOGI\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[11\]/CLK  memory_controller_0/geig_buffer\[11\]/Q  memory_controller_0/geig_buffer_RNIN1003\[11\]/A  memory_controller_0/geig_buffer_RNIN1003\[11\]/Y  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/A  memory_controller_0/geig_buffer_RNIGSFJ8\[11\]/Y  memory_controller_0/data_buffer_RNI5KOGI\[11\]/A  memory_controller_0/data_buffer_RNI5KOGI\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[12\]/CLK  memory_controller_0/geig_buffer\[12\]/Q  memory_controller_0/geig_buffer_RNIP3003\[12\]/A  memory_controller_0/geig_buffer_RNIP3003\[12\]/Y  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/A  memory_controller_0/geig_buffer_RNIJVFJ8\[12\]/Y  memory_controller_0/data_buffer_RNI9OOGI\[12\]/A  memory_controller_0/data_buffer_RNI9OOGI\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[14\]/CLK  memory_controller_0/geig_buffer\[14\]/Q  memory_controller_0/geig_buffer_RNIT7003\[14\]/A  memory_controller_0/geig_buffer_RNIT7003\[14\]/Y  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/A  memory_controller_0/geig_buffer_RNIP5GJ8\[14\]/Y  memory_controller_0/data_buffer_RNIH0PGI\[14\]/A  memory_controller_0/data_buffer_RNIH0PGI\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[16\]/CLK  memory_controller_0/geig_buffer\[16\]/Q  memory_controller_0/geig_buffer_RNI1C003\[16\]/A  memory_controller_0/geig_buffer_RNI1C003\[16\]/Y  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/A  memory_controller_0/geig_buffer_RNIVBGJ8\[16\]/Y  memory_controller_0/data_buffer_RNIP8PGI\[16\]/A  memory_controller_0/data_buffer_RNIP8PGI\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[17\]/CLK  memory_controller_0/geig_buffer\[17\]/Q  memory_controller_0/geig_buffer_RNI3E003\[17\]/A  memory_controller_0/geig_buffer_RNI3E003\[17\]/Y  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/A  memory_controller_0/geig_buffer_RNI3IJK8\[17\]/Y  memory_controller_0/data_buffer_RNIUFSHI\[17\]/A  memory_controller_0/data_buffer_RNIUFSHI\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[18\]/CLK  memory_controller_0/geig_buffer\[18\]/Q  memory_controller_0/geig_buffer_RNI5G003\[18\]/A  memory_controller_0/geig_buffer_RNI5G003\[18\]/Y  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/A  memory_controller_0/geig_buffer_RNI6LJK8\[18\]/Y  memory_controller_0/data_buffer_RNI2KSHI\[18\]/A  memory_controller_0/data_buffer_RNI2KSHI\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[19\]/CLK  memory_controller_0/geig_buffer\[19\]/Q  memory_controller_0/geig_buffer_RNI7I003\[19\]/A  memory_controller_0/geig_buffer_RNI7I003\[19\]/Y  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/A  memory_controller_0/geig_buffer_RNI9OJK8\[19\]/Y  memory_controller_0/data_buffer_RNI6OSHI\[19\]/A  memory_controller_0/data_buffer_RNI6OSHI\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[20\]/CLK  memory_controller_0/geig_buffer\[20\]/Q  memory_controller_0/geig_buffer_RNIN3203\[20\]/A  memory_controller_0/geig_buffer_RNIN3203\[20\]/Y  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/A  memory_controller_0/geig_buffer_RNIH2MK8\[20\]/Y  memory_controller_0/data_buffer_RNI6RVHI\[20\]/A  memory_controller_0/data_buffer_RNI6RVHI\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[22\]/CLK  memory_controller_0/geig_buffer\[22\]/Q  memory_controller_0/geig_buffer_RNIR7203\[22\]/A  memory_controller_0/geig_buffer_RNIR7203\[22\]/Y  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/A  memory_controller_0/geig_buffer_RNIN8MK8\[22\]/Y  memory_controller_0/data_buffer_RNIE30II\[22\]/A  memory_controller_0/data_buffer_RNIE30II\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[24\]/CLK  memory_controller_0/geig_buffer\[24\]/Q  memory_controller_0/geig_buffer_RNIVB203\[24\]/A  memory_controller_0/geig_buffer_RNIVB203\[24\]/Y  memory_controller_0/geig_buffer_RNITEMK8\[24\]/A  memory_controller_0/geig_buffer_RNITEMK8\[24\]/Y  memory_controller_0/data_buffer_RNIMB0II\[24\]/A  memory_controller_0/data_buffer_RNIMB0II\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[25\]/CLK  memory_controller_0/geig_buffer\[25\]/Q  memory_controller_0/geig_buffer_RNI1E203\[25\]/A  memory_controller_0/geig_buffer_RNI1E203\[25\]/Y  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/A  memory_controller_0/geig_buffer_RNI0IMK8\[25\]/Y  memory_controller_0/data_buffer_RNIQF0II\[25\]/A  memory_controller_0/data_buffer_RNIQF0II\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[26\]/CLK  memory_controller_0/geig_buffer\[26\]/Q  memory_controller_0/geig_buffer_RNI3G203\[26\]/A  memory_controller_0/geig_buffer_RNI3G203\[26\]/Y  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/A  memory_controller_0/geig_buffer_RNI3LMK8\[26\]/Y  memory_controller_0/data_buffer_RNIUJ0II\[26\]/A  memory_controller_0/data_buffer_RNIUJ0II\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[28\]/CLK  memory_controller_0/geig_buffer\[28\]/Q  memory_controller_0/geig_buffer_RNI7K203\[28\]/A  memory_controller_0/geig_buffer_RNI7K203\[28\]/Y  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/A  memory_controller_0/geig_buffer_RNI9RMK8\[28\]/Y  memory_controller_0/data_buffer_RNI6S0II\[28\]/A  memory_controller_0/data_buffer_RNI6S0II\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[29\]/CLK  memory_controller_0/geig_buffer\[29\]/Q  memory_controller_0/geig_buffer_RNI9M203\[29\]/A  memory_controller_0/geig_buffer_RNI9M203\[29\]/Y  memory_controller_0/geig_buffer_RNICUMK8\[29\]/A  memory_controller_0/geig_buffer_RNICUMK8\[29\]/Y  memory_controller_0/data_buffer_RNIA01II\[29\]/A  memory_controller_0/data_buffer_RNIA01II\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[30\]/CLK  memory_controller_0/geig_buffer\[30\]/Q  memory_controller_0/geig_buffer_RNIP7403\[30\]/A  memory_controller_0/geig_buffer_RNIP7403\[30\]/Y  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/A  memory_controller_0/geig_buffer_RNIK8PK8\[30\]/Y  memory_controller_0/data_buffer_RNIA34II\[30\]/A  memory_controller_0/data_buffer_RNIA34II\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[31\]/CLK  memory_controller_0/geig_buffer\[31\]/Q  memory_controller_0/geig_buffer_RNIR9403\[31\]/A  memory_controller_0/geig_buffer_RNIR9403\[31\]/Y  memory_controller_0/geig_buffer_RNINBPK8\[31\]/A  memory_controller_0/geig_buffer_RNINBPK8\[31\]/Y  memory_controller_0/data_buffer_RNIE74II\[31\]/A  memory_controller_0/data_buffer_RNIE74II\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[33\]/CLK  memory_controller_0/geig_buffer\[33\]/Q  memory_controller_0/geig_buffer_RNIVD403\[33\]/A  memory_controller_0/geig_buffer_RNIVD403\[33\]/Y  memory_controller_0/geig_buffer_RNITHPK8\[33\]/A  memory_controller_0/geig_buffer_RNITHPK8\[33\]/Y  memory_controller_0/data_buffer_RNIMF4II\[33\]/A  memory_controller_0/data_buffer_RNIMF4II\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[34\]/CLK  memory_controller_0/geig_buffer\[34\]/Q  memory_controller_0/geig_buffer_RNI1G403\[34\]/A  memory_controller_0/geig_buffer_RNI1G403\[34\]/Y  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/A  memory_controller_0/geig_buffer_RNI0LPK8\[34\]/Y  memory_controller_0/data_buffer_RNIQJ4II\[34\]/A  memory_controller_0/data_buffer_RNIQJ4II\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[35\]/CLK  memory_controller_0/geig_buffer\[35\]/Q  memory_controller_0/geig_buffer_RNI3I403\[35\]/A  memory_controller_0/geig_buffer_RNI3I403\[35\]/Y  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/A  memory_controller_0/geig_buffer_RNI3OPK8\[35\]/Y  memory_controller_0/data_buffer_RNIUN4II\[35\]/A  memory_controller_0/data_buffer_RNIUN4II\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[36\]/CLK  memory_controller_0/geig_buffer\[36\]/Q  memory_controller_0/geig_buffer_RNI5K403\[36\]/A  memory_controller_0/geig_buffer_RNI5K403\[36\]/Y  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/A  memory_controller_0/geig_buffer_RNI6RPK8\[36\]/Y  memory_controller_0/data_buffer_RNI2S4II\[36\]/A  memory_controller_0/data_buffer_RNI2S4II\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[37\]/CLK  memory_controller_0/geig_buffer\[37\]/Q  memory_controller_0/geig_buffer_RNI7M403\[37\]/A  memory_controller_0/geig_buffer_RNI7M403\[37\]/Y  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/A  memory_controller_0/geig_buffer_RNI9UPK8\[37\]/Y  memory_controller_0/data_buffer_RNI605II\[37\]/A  memory_controller_0/data_buffer_RNI605II\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[38\]/CLK  memory_controller_0/geig_buffer\[38\]/Q  memory_controller_0/geig_buffer_RNI9O403\[38\]/A  memory_controller_0/geig_buffer_RNI9O403\[38\]/Y  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/A  memory_controller_0/geig_buffer_RNIC1QK8\[38\]/Y  memory_controller_0/data_buffer_RNIA45II\[38\]/A  memory_controller_0/data_buffer_RNIA45II\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[41\]/CLK  memory_controller_0/geig_buffer\[41\]/Q  memory_controller_0/geig_buffer_RNITD603\[41\]/A  memory_controller_0/geig_buffer_RNITD603\[41\]/Y  memory_controller_0/geig_buffer_RNINOBVA\[41\]/A  memory_controller_0/geig_buffer_RNINOBVA\[41\]/Y  memory_controller_0/data_buffer_RNIFMNSK\[41\]/A  memory_controller_0/data_buffer_RNIFMNSK\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[45\]/CLK  memory_controller_0/geig_buffer\[45\]/Q  memory_controller_0/geig_buffer_RNI5M603\[45\]/A  memory_controller_0/geig_buffer_RNI5M603\[45\]/Y  memory_controller_0/geig_buffer_RNI710M8\[45\]/A  memory_controller_0/geig_buffer_RNI710M8\[45\]/Y  memory_controller_0/data_buffer_RNI33CJI\[45\]/A  memory_controller_0/data_buffer_RNI33CJI\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[47\]/CLK  memory_controller_0/geig_buffer\[47\]/Q  memory_controller_0/geig_buffer_RNI9Q603\[47\]/A  memory_controller_0/geig_buffer_RNI9Q603\[47\]/Y  memory_controller_0/geig_buffer_RNID70M8\[47\]/A  memory_controller_0/geig_buffer_RNID70M8\[47\]/Y  memory_controller_0/data_buffer_RNIBBCJI\[47\]/A  memory_controller_0/data_buffer_RNIBBCJI\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[49\]/CLK  memory_controller_0/geig_buffer\[49\]/Q  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/A  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/Y  memory_controller_0/geig_buffer_RNIM40L8\[49\]/A  memory_controller_0/geig_buffer_RNIM40L8\[49\]/Y  memory_controller_0/data_buffer_RNIMACII\[49\]/A  memory_controller_0/data_buffer_RNIMACII\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[51\]/CLK  memory_controller_0/geig_buffer\[51\]/Q  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/A  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/Y  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/A  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/Y  memory_controller_0/data_buffer_RNI1OEII\[51\]/A  memory_controller_0/data_buffer_RNI1OEII\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[53\]/CLK  memory_controller_0/geig_buffer\[53\]/Q  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/A  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/Y  memory_controller_0/geig_buffer_RNICS1L8\[53\]/A  memory_controller_0/geig_buffer_RNICS1L8\[53\]/Y  memory_controller_0/data_buffer_RNI7UEII\[53\]/A  memory_controller_0/data_buffer_RNI7UEII\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[55\]/CLK  memory_controller_0/geig_buffer\[55\]/Q  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/A  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/Y  memory_controller_0/geig_buffer_RNIG02L8\[55\]/A  memory_controller_0/geig_buffer_RNIG02L8\[55\]/Y  memory_controller_0/data_buffer_RNID4FII\[55\]/A  memory_controller_0/data_buffer_RNID4FII\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[57\]/CLK  memory_controller_0/geig_buffer\[57\]/Q  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/A  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/Y  memory_controller_0/geig_buffer_RNIK42L8\[57\]/A  memory_controller_0/geig_buffer_RNIK42L8\[57\]/Y  memory_controller_0/data_buffer_RNIJAFII\[57\]/A  memory_controller_0/data_buffer_RNIJAFII\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[61\]/CLK  memory_controller_0/geig_buffer\[61\]/Q  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/A  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/Y  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/A  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/Y  memory_controller_0/data_buffer_RNIJJUPI\[61\]/A  memory_controller_0/data_buffer_RNIJJUPI\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[63\]/CLK  memory_controller_0/geig_buffer\[63\]/Q  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/A  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/Y  memory_controller_0/geig_buffer_RNITLGS8\[63\]/A  memory_controller_0/geig_buffer_RNITLGS8\[63\]/Y  memory_controller_0/data_buffer_RNIPPUPI\[63\]/A  memory_controller_0/data_buffer_RNIPPUPI\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[0\]/CLK  memory_controller_0/geig_buffer\[0\]/Q  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/A  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/Y  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/B  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/Y  memory_controller_0/data_buffer_RNIPT23L\[0\]/A  memory_controller_0/data_buffer_RNIPT23L\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[13\]/CLK  memory_controller_0/geig_buffer\[13\]/Q  memory_controller_0/geig_buffer_RNIR5003\[13\]/A  memory_controller_0/geig_buffer_RNIR5003\[13\]/Y  memory_controller_0/geig_buffer_RNII6SSA\[13\]/B  memory_controller_0/geig_buffer_RNII6SSA\[13\]/Y  memory_controller_0/data_buffer_RNI905QK\[13\]/A  memory_controller_0/data_buffer_RNI905QK\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[15\]/CLK  memory_controller_0/geig_buffer\[15\]/Q  memory_controller_0/geig_buffer_RNIV9003\[15\]/A  memory_controller_0/geig_buffer_RNIV9003\[15\]/Y  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/B  memory_controller_0/geig_buffer_RNIOCSSA\[15\]/Y  memory_controller_0/data_buffer_RNIH85QK\[15\]/A  memory_controller_0/data_buffer_RNIH85QK\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[21\]/CLK  memory_controller_0/geig_buffer\[21\]/Q  memory_controller_0/geig_buffer_RNIP5203\[21\]/A  memory_controller_0/geig_buffer_RNIP5203\[21\]/Y  memory_controller_0/geig_buffer_RNIG92UA\[21\]/B  memory_controller_0/geig_buffer_RNIG92UA\[21\]/Y  memory_controller_0/data_buffer_RNI63CRK\[21\]/A  memory_controller_0/data_buffer_RNI63CRK\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[23\]/CLK  memory_controller_0/geig_buffer\[23\]/Q  memory_controller_0/geig_buffer_RNIT9203\[23\]/A  memory_controller_0/geig_buffer_RNIT9203\[23\]/Y  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/B  memory_controller_0/geig_buffer_RNIMF2UA\[23\]/Y  memory_controller_0/data_buffer_RNIEBCRK\[23\]/A  memory_controller_0/data_buffer_RNIEBCRK\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[27\]/CLK  memory_controller_0/geig_buffer\[27\]/Q  memory_controller_0/geig_buffer_RNI5I203\[27\]/A  memory_controller_0/geig_buffer_RNI5I203\[27\]/Y  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/B  memory_controller_0/geig_buffer_RNI2S2UA\[27\]/Y  memory_controller_0/data_buffer_RNIURCRK\[27\]/A  memory_controller_0/data_buffer_RNIURCRK\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[32\]/CLK  memory_controller_0/geig_buffer\[32\]/Q  memory_controller_0/geig_buffer_RNITB403\[32\]/A  memory_controller_0/geig_buffer_RNITB403\[32\]/Y  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/B  memory_controller_0/geig_buffer_RNIMI5UA\[32\]/Y  memory_controller_0/data_buffer_RNIEFGRK\[32\]/A  memory_controller_0/data_buffer_RNIEFGRK\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[39\]/CLK  memory_controller_0/geig_buffer\[39\]/Q  memory_controller_0/geig_buffer_RNIBQ403\[39\]/A  memory_controller_0/geig_buffer_RNIBQ403\[39\]/Y  memory_controller_0/geig_buffer_RNICB9VA\[39\]/B  memory_controller_0/geig_buffer_RNICB9VA\[39\]/Y  memory_controller_0/data_buffer_RNIBFKSK\[39\]/A  memory_controller_0/data_buffer_RNIBFKSK\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[43\]/CLK  memory_controller_0/geig_buffer\[43\]/Q  memory_controller_0/geig_buffer_RNI1I603\[43\]/A  memory_controller_0/geig_buffer_RNI1I603\[43\]/Y  memory_controller_0/geig_buffer_RNITUBVA\[43\]/B  memory_controller_0/geig_buffer_RNITUBVA\[43\]/Y  memory_controller_0/data_buffer_RNINUNSK\[43\]/A  memory_controller_0/data_buffer_RNINUNSK\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/geig_buffer\[59\]/CLK  memory_controller_0/geig_buffer\[59\]/Q  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/A  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/Y  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/B  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/Y  memory_controller_0/data_buffer_RNILKRRK\[59\]/A  memory_controller_0/data_buffer_RNILKRRK\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNIIJKC1\[1\]/A  spi_master_0/sck_q_RNIIJKC1\[1\]/Y  spi_master_0/state_q_RNIVRBS1\[0\]/A  spi_master_0/state_q_RNIVRBS1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[0\]/A  spi_mode_config2_0/rx_ss_counter_RNILJTE\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[12\]/CLK  geig_data_handling_0/geig_counts\[12\]/Q  geig_data_handling_0/geig_counts_RNIKM382\[12\]/B  geig_data_handling_0/geig_counts_RNIKM382\[12\]/Y  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/A  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNI5DFL1\[9\]/B  orbit_control_0/cntr_RNI5DFL1\[9\]/Y  orbit_control_0/cntr_RNIIVPL1\[10\]/A  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[1\]/CLK  spi_mode_config2_0/rx_ss_counter\[1\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[0\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[0\]/Y  spi_mode_config2_0/ss_b_RNO_5/B  spi_mode_config2_0/ss_b_RNO_5/Y  spi_mode_config2_0/ss_b_RNO_0/C  spi_mode_config2_0/ss_b_RNO_0/Y  spi_mode_config2_0/ss_b_RNO/A  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO\[4\]/A  spi_mode_config2_0/rst_cntr_RNO\[4\]/Y  spi_mode_config2_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNINEBH\[7\]/S  spi_mode_config2_0/read_data_RNINEBH\[7\]/Y  spi_mode_config2_0/read_data_RNO\[7\]/A  spi_mode_config2_0/read_data_RNO\[7\]/Y  spi_mode_config2_0/read_data\[7\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/un1_write_count_4_I_15/B  memory_controller_0/un1_write_count_4_I_15/Y  memory_controller_0/un1_write_count_4_I_14/B  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNO_1\[0\]/C  spi_mode_config2_0/tx_state_RNO_1\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/B  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/A  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/tx_state_RNO_3\[0\]/B  spi_mode_config2_0/tx_state_RNO_3\[0\]/Y  spi_mode_config2_0/tx_state_RNO_2\[0\]/A  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_8/B  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter_RNO\[3\]/A  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  write_address_traversal_0/address_n17_0_o2/C  write_address_traversal_0/address_n17_0_o2/Y  write_address_traversal_0/chip_select_RNO/A  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_m1_0_a2_1/C  write_address_traversal_0/address_m1_0_a2_1/Y  write_address_traversal_0/address_n16_0/B  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_11/A  geig_data_handling_0/un2_min_counter_I_11/Y  geig_data_handling_0/un2_min_counter_I_12/A  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_1/A  read_buffer_0/un1_position_2_I_1/Y  read_buffer_0/un1_position_2_I_10/B  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_21/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_22/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_21/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_22/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/mosi_q_RNO_4/B  spi_master_0/mosi_q_RNO_4/Y  spi_master_0/mosi_q_RNO_1/B  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/A  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_41/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_42/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_41/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_42/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[4\]/CLK  geig_data_handling_0/geig_counts\[4\]/Q  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/C  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNO_0\[6\]/A  geig_data_handling_0/geig_counts_RNO_0\[6\]/Y  geig_data_handling_0/geig_counts_RNO\[6\]/B  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_4\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6\[1\]/A  read_buffer_0/init_stage_RNI3HC6\[1\]/Y  read_buffer_0/init_stage_RNO\[0\]/B  read_buffer_0/init_stage_RNO\[0\]/Y  read_buffer_0/init_stage\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/mosi_q_RNO_3/A  spi_master_0/mosi_q_RNO_3/Y  spi_master_0/mosi_q_RNO_1/A  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/A  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_5\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_1\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/B  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_8/C  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter_RNO\[3\]/A  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_15/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_15/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNIOM5U4/A  spi_mode_config2_0/read_tracker_RNIOM5U4/Y  spi_mode_config2_0/byte_out_a_RNO\[6\]/A  spi_mode_config2_0/byte_out_a_RNO\[6\]/Y  spi_mode_config2_0/byte_out_a\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/C  spi_mode_config2_0/rst_cntr_RNO_3\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/A  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNIHIKC1_0\[1\]/B  spi_master_0/state_q_RNIHIKC1_0\[1\]/Y  spi_master_0/data_q\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIIJKC1\[1\]/B  spi_master_0/sck_q_RNIIJKC1\[1\]/Y  spi_master_0/state_q_RNIVRBS1\[0\]/A  spi_master_0/state_q_RNIVRBS1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIIJKC1\[1\]/B  spi_master_0/sck_q_RNIIJKC1\[1\]/Y  spi_master_0/state_q_RNIVRBS1\[0\]/A  spi_master_0/state_q_RNIVRBS1\[0\]/Y  spi_master_0/ctr_q\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIIJKC1\[1\]/B  spi_master_0/sck_q_RNIIJKC1\[1\]/Y  spi_master_0/state_q_RNIVRBS1\[0\]/A  spi_master_0/state_q_RNIVRBS1\[0\]/Y  spi_master_0/ctr_q\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_16/C  geig_data_handling_0/un2_min_counter_I_16/Y  geig_data_handling_0/un2_min_counter_I_17/A  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/chip_state_RNO_3\[1\]/B  spi_mode_config2_0/chip_state_RNO_3\[1\]/Y  spi_mode_config2_0/chip_state_RNO_0\[1\]/B  spi_mode_config2_0/chip_state_RNO_0\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/A  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_38/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_39/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_38/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_39/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNI3L1S\[14\]/B  timestamp_0/TIMESTAMP_RNI3L1S\[14\]/Y  timestamp_0/TIMESTAMP_RNO\[15\]/B  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNIEEOD1\[3\]/A  read_buffer_0/init_wait_RNIEEOD1\[3\]/Y  read_buffer_0/init_wait_RNO\[4\]/A  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_8/A  geig_data_handling_0/un2_min_counter_I_8/Y  geig_data_handling_0/un2_min_counter_I_9/A  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter_RNO\[3\]/A  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_21/A  geig_data_handling_0/un2_min_counter_I_21/Y  geig_data_handling_0/un2_min_counter_I_22/C  geig_data_handling_0/un2_min_counter_I_22/Y  geig_data_handling_0/un2_min_counter_I_23/A  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/A  geig_data_handling_0/geig_counts_RNIJNAP\[4\]/Y  geig_data_handling_0/geig_counts_RNO_0\[6\]/A  geig_data_handling_0/geig_counts_RNO_0\[6\]/Y  geig_data_handling_0/geig_counts_RNO\[6\]/B  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[14\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[13\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[11\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[8\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[7\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[6\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[5\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[4\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[3\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/shift_reg\[0\]/CLK  geig_data_handling_0/shift_reg\[0\]/Q  geig_data_handling_0/shift_reg_RNILJDF\[0\]/B  geig_data_handling_0/shift_reg_RNILJDF\[0\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/A  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[0\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNO_0\[0\]/C  spi_master_0/state_q_RNO_0\[0\]/Y  spi_master_0/state_q_RNO\[0\]/A  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  write_address_traversal_0/address_n2_0_x2/A  write_address_traversal_0/address_n2_0_x2/Y  write_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/state_q_RNO_1\[0\]/A  spi_master_0/state_q_RNO_1\[0\]/Y  spi_master_0/state_q_RNO\[0\]/B  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[5\]/S  read_buffer_0/byte_out_RNO_1\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/B  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[0\]/S  read_buffer_0/byte_out_RNO_1\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/B  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[4\]/S  read_buffer_0/byte_out_RNO_1\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/B  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[6\]/S  read_buffer_0/byte_out_RNO_1\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/B  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[7\]/S  read_buffer_0/byte_out_RNO_1\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/B  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[1\]/S  read_buffer_0/byte_out_RNO_1\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/B  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[2\]/S  read_buffer_0/byte_out_RNO_1\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/B  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_1\[3\]/S  read_buffer_0/byte_out_RNO_1\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/B  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNO_0\[1\]/B  spi_master_0/state_q_RNO_0\[1\]/Y  spi_master_0/state_q_RNO\[1\]/A  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/state_q_RNO_1\[0\]/B  spi_master_0/state_q_RNO_1\[0\]/Y  spi_master_0/state_q_RNO\[0\]/B  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[5\]/S  read_buffer_0/byte_out_RNO_0\[5\]/Y  read_buffer_0/byte_out_RNO\[5\]/A  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[0\]/S  read_buffer_0/byte_out_RNO_0\[0\]/Y  read_buffer_0/byte_out_RNO\[0\]/A  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[4\]/S  read_buffer_0/byte_out_RNO_0\[4\]/Y  read_buffer_0/byte_out_RNO\[4\]/A  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[6\]/S  read_buffer_0/byte_out_RNO_0\[6\]/Y  read_buffer_0/byte_out_RNO\[6\]/A  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[7\]/S  read_buffer_0/byte_out_RNO_0\[7\]/Y  read_buffer_0/byte_out_RNO\[7\]/A  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[1\]/S  read_buffer_0/byte_out_RNO_0\[1\]/Y  read_buffer_0/byte_out_RNO\[1\]/A  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[2\]/S  read_buffer_0/byte_out_RNO_0\[2\]/Y  read_buffer_0/byte_out_RNO\[2\]/A  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/byte_out_RNO_0\[3\]/S  read_buffer_0/byte_out_RNO_0\[3\]/Y  read_buffer_0/byte_out_RNO\[3\]/A  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_11/A  clock_div_1MHZ_10HZ_0/un5_counter_I_11/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_12/A  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNIEBB41\[1\]/C  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_16/C  clock_div_1MHZ_10HZ_0/un5_counter_I_16/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_17/A  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_8/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/start_a_RNO_1/C  spi_mode_config2_0/start_a_RNO_1/Y  spi_mode_config2_0/start_a_RNO/B  spi_mode_config2_0/start_a_RNO/Y  spi_mode_config2_0/start_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[4\]/CLK  spi_mode_config2_0/tx_state\[4\]/Q  spi_mode_config2_0/tx_state_RNO_0\[4\]/B  spi_mode_config2_0/tx_state_RNO_0\[4\]/Y  spi_mode_config2_0/tx_state_RNO\[4\]/B  spi_mode_config2_0/tx_state_RNO\[4\]/Y  spi_mode_config2_0/tx_state\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNIEBB41\[1\]/A  sram_interface_0/read_counter_RNIEBB41\[1\]/Y  sram_interface_0/dread\[15\]/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/A  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/A  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/busy_hold_RNI5JJE/B  memory_controller_0/busy_hold_RNI5JJE/Y  memory_controller_0/busy_hold_RNIHI2JT/A  memory_controller_0/busy_hold_RNIHI2JT/Y  memory_controller_0/cmd_out\[1\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/B  spi_mode_config2_0/chip_state_RNI80RI2\[1\]/Y  spi_mode_config2_0/read_tracker_RNO/B  spi_mode_config2_0/read_tracker_RNO/Y  spi_mode_config2_0/read_tracker/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[0\]/S  spi_mode_config2_0/read_data_RNO_0\[0\]/Y  spi_mode_config2_0/read_data_RNO\[0\]/A  spi_mode_config2_0/read_data_RNO\[0\]/Y  spi_mode_config2_0/read_data\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[3\]/S  spi_mode_config2_0/read_data_RNO_0\[3\]/Y  spi_mode_config2_0/read_data_RNO\[3\]/A  spi_mode_config2_0/read_data_RNO\[3\]/Y  spi_mode_config2_0/read_data\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[2\]/S  spi_mode_config2_0/read_data_RNO_0\[2\]/Y  spi_mode_config2_0/read_data_RNO\[2\]/A  spi_mode_config2_0/read_data_RNO\[2\]/Y  spi_mode_config2_0/read_data\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[6\]/S  spi_mode_config2_0/read_data_RNO_0\[6\]/Y  spi_mode_config2_0/read_data_RNO\[6\]/A  spi_mode_config2_0/read_data_RNO\[6\]/Y  spi_mode_config2_0/read_data\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[4\]/S  spi_mode_config2_0/read_data_RNO_0\[4\]/Y  spi_mode_config2_0/read_data_RNO\[4\]/A  spi_mode_config2_0/read_data_RNO\[4\]/Y  spi_mode_config2_0/read_data\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[5\]/S  spi_mode_config2_0/read_data_RNO_0\[5\]/Y  spi_mode_config2_0/read_data_RNO\[5\]/A  spi_mode_config2_0/read_data_RNO\[5\]/Y  spi_mode_config2_0/read_data\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_data_RNO_0\[1\]/S  spi_mode_config2_0/read_data_RNO_0\[1\]/Y  spi_mode_config2_0/read_data_RNO\[1\]/A  spi_mode_config2_0/read_data_RNO\[1\]/Y  spi_mode_config2_0/read_data\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNO_1\[0\]/C  spi_master_0/state_q_RNO_1\[0\]/Y  spi_master_0/state_q_RNO\[0\]/B  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_9/B  geig_data_handling_0/un2_min_counter_I_9/Y  geig_data_handling_0/min_counter_RNO\[3\]/A  geig_data_handling_0/min_counter_RNO\[3\]/Y  geig_data_handling_0/min_counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/B  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_counter_RNO\[1\]/A  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_6/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_6/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_25/A  clock_div_1MHZ_10HZ_0/un5_counter_I_25/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_26/A  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_28/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_28/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_22/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_22/Y  spi_mode_config2_0/tx_packet_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_n8_0_o2/A  write_address_traversal_0/address_n8_0_o2/Y  write_address_traversal_0/address_n9_0_o2/B  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/A  spi_mode_config2_0/rst_cntr_RNI46TR\[2\]/Y  spi_mode_config2_0/rst_cntr_RNO\[3\]/A  spi_mode_config2_0/rst_cntr_RNO\[3\]/Y  spi_mode_config2_0/rst_cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/B  timestamp_0/TIMESTAMP_RNI7TJU4\[20\]/Y  timestamp_0/TIMESTAMP_RNO\[22\]/B  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/mosi_q_RNO_1/S  spi_master_0/mosi_q_RNO_1/Y  spi_master_0/mosi_q_RNO_0/A  spi_master_0/mosi_q_RNO_0/Y  spi_master_0/mosi_q/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_n14_0_o2/B  write_address_traversal_0/address_n14_0_o2/Y  write_address_traversal_0/address_n15_0_o2/B  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNI99A21\[1\]/B  read_buffer_0/init_wait_RNI99A21\[1\]/Y  read_buffer_0/init_wait_RNO\[3\]/B  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNI343G2\[6\]/B  read_buffer_0/init_wait_RNI343G2\[6\]/Y  read_buffer_0/init_wait_RNO\[8\]/A  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/B  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  write_address_traversal_0/address_n11_0_o2/B  write_address_traversal_0/address_n11_0_o2/Y  write_address_traversal_0/address_n12_0_o2/B  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/ss_b_RNO_1/B  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/state_q_RNO_1\[1\]/B  spi_master_0/state_q_RNO_1\[1\]/Y  spi_master_0/state_q_RNO\[1\]/B  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/B  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/ss_b_RNO_2/B  spi_mode_config2_0/ss_b_RNO_2/Y  spi_mode_config2_0/ss_b_RNO/C  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[8\]/CLK  geig_data_handling_0/min_counter\[8\]/Q  geig_data_handling_0/un2_min_counter_I_25/A  geig_data_handling_0/un2_min_counter_I_25/Y  geig_data_handling_0/un2_min_counter_I_26/A  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI0AKL1\[0\]/B  sram_interface_0/read_counter_RNI0AKL1\[0\]/Y  sram_interface_0/oe/E  	(9.3:9.3:9.3) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNID7AI\[10\]/A  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  read_address_traversal_0/address_n15_0_o2/A  read_address_traversal_0/address_n15_0_o2/Y  read_address_traversal_0/address_n16_0_o2/B  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNO_0\[2\]/A  geig_data_handling_0/geig_counts_RNO_0\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[2\]/A  geig_data_handling_0/geig_counts_RNO\[2\]/Y  geig_data_handling_0/geig_counts\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/geig_counts_RNO_0\[4\]/A  geig_data_handling_0/geig_counts_RNO_0\[4\]/Y  geig_data_handling_0/geig_counts_RNO\[4\]/A  geig_data_handling_0/geig_counts_RNO\[4\]/Y  geig_data_handling_0/geig_counts\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[0\]/CLK  spi_mode_config2_0/tx_state\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/A  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_12/B  geig_data_handling_0/un2_min_counter_I_12/Y  geig_data_handling_0/min_counter_RNO\[4\]/A  geig_data_handling_0/min_counter_RNO\[4\]/Y  geig_data_handling_0/min_counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n2_0_o2/B  read_address_traversal_0/address_n2_0_o2/Y  read_address_traversal_0/address_n2_0_x2/A  read_address_traversal_0/address_n2_0_x2/Y  read_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/B  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/ss_b_RNO_1/B  spi_mode_config2_0/ss_b_RNO_1/Y  spi_mode_config2_0/ss_b_RNO/B  spi_mode_config2_0/ss_b_RNO/Y  spi_mode_config2_0/ss_b/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNID7AI\[10\]/C  timestamp_0/TIMESTAMP_RNID7AI\[10\]/Y  timestamp_0/TIMESTAMP_RNO\[12\]/B  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_9/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[3\]/Y  clock_div_26MHZ_1MHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNO_0\[2\]/B  geig_data_handling_0/geig_counts_RNO_0\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[2\]/A  geig_data_handling_0/geig_counts_RNO\[2\]/Y  geig_data_handling_0/geig_counts\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/B  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_17/B  geig_data_handling_0/un2_min_counter_I_17/Y  geig_data_handling_0/min_counter_RNO\[6\]/A  geig_data_handling_0/min_counter_RNO\[6\]/Y  geig_data_handling_0/min_counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNIP0MA\[1\]/B  orbit_control_0/cntr_RNIP0MA\[1\]/Y  orbit_control_0/cntr_RNO\[2\]/B  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_2\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/C  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/B  spi_mode_config2_0/rst_cntr_RNO_0\[0\]/Y  spi_mode_config2_0/rst_cntr_RNO\[0\]/A  spi_mode_config2_0/rst_cntr_RNO\[0\]/Y  spi_mode_config2_0/rst_cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_12/B  clock_div_1MHZ_10HZ_0/un5_counter_I_12/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[4\]/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[1\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[1\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_23/B  clock_div_1MHZ_10HZ_0/un5_counter_I_23/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[8\]/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_17/B  clock_div_1MHZ_10HZ_0/un5_counter_I_17/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[6\]/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_26/B  clock_div_1MHZ_10HZ_0/un5_counter_I_26/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[9\]/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/un1_sck_q_2_I_10/A  spi_master_0/un1_sck_q_2_I_10/Y  spi_master_0/sck_q_RNO\[1\]/A  spi_master_0/sck_q_RNO\[1\]/Y  spi_master_0/sck_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/un1_sck_q_2_I_8/A  spi_master_0/un1_sck_q_2_I_8/Y  spi_master_0/sck_q_RNO\[0\]/A  spi_master_0/sck_q_RNO\[0\]/Y  spi_master_0/sck_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO_0\[8\]/A  read_buffer_0/init_wait_RNO_0\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/B  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[10\]/CLK  geig_data_handling_0/geig_counts\[10\]/Q  geig_data_handling_0/geig_counts_RNO_0\[11\]/B  geig_data_handling_0/geig_counts_RNO_0\[11\]/Y  geig_data_handling_0/geig_counts_RNO\[11\]/A  geig_data_handling_0/geig_counts_RNO\[11\]/Y  geig_data_handling_0/geig_counts\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/state_q_RNO_0\[0\]/B  spi_master_0/state_q_RNO_0\[0\]/Y  spi_master_0/state_q_RNO\[0\]/A  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[13\]/CLK  geig_data_handling_0/geig_counts\[13\]/Q  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/B  geig_data_handling_0/geig_counts_RNIT78F2\[13\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/A  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNIIVPL1\[10\]/B  orbit_control_0/cntr_RNIIVPL1\[10\]/Y  orbit_control_0/cntr_RNO\[12\]/A  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[1\]/CLK  spi_mode_config2_0/tx_state\[1\]/Q  spi_mode_config2_0/tx_state_RNO_1\[1\]/A  spi_mode_config2_0/tx_state_RNO_1\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/B  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[14\]/CLK  geig_data_handling_0/geig_counts\[14\]/Q  geig_data_handling_0/geig_counts_RNO_0\[15\]/A  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/B  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[2\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[2\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_7/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[2\]/Y  clock_div_26MHZ_1MHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_7/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[2\]/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[3\]/CLK  geig_data_handling_0/min_counter\[3\]/Q  geig_data_handling_0/un2_min_counter_I_13/B  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNIE9K51\[0\]/A  read_buffer_0/init_stage_RNIE9K51\[0\]/Y  read_buffer_0/read_cmd_RNO_0/B  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_n9_0_o2/A  read_address_traversal_0/address_n9_0_o2/Y  read_address_traversal_0/address_n10_0_o2/B  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_6/B  geig_data_handling_0/un2_min_counter_I_6/Y  geig_data_handling_0/un2_min_counter_I_7/A  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIBS9K\[1\]/B  spi_master_0/ctr_q_RNIBS9K\[1\]/Y  spi_master_0/ctr_q_RNO\[2\]/B  spi_master_0/ctr_q_RNO\[2\]/Y  spi_master_0/ctr_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/B  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[1\]/CLK  spi_mode_config2_0/tx_packet_counter\[1\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_24/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_24/Y  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_packet_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[4\]/CLK  spi_mode_config2_0/tx_packet_counter\[4\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_21/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_21/Y  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[4\]/Y  spi_mode_config2_0/tx_packet_counter\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNO_0\[12\]/A  orbit_control_0/cntr_RNO_0\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/B  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[5\]/CLK  geig_data_handling_0/geig_counts\[5\]/Q  geig_data_handling_0/geig_counts_RNO_0\[6\]/B  geig_data_handling_0/geig_counts_RNO_0\[6\]/Y  geig_data_handling_0/geig_counts_RNO\[6\]/B  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNIAT81\[2\]/B  timestamp_0/TIMESTAMP_RNIAT81\[2\]/Y  timestamp_0/TIMESTAMP_RNO\[3\]/A  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/A  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/un2_min_counter_I_13/C  geig_data_handling_0/un2_min_counter_I_13/Y  geig_data_handling_0/un2_min_counter_I_14/A  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  clock_div_1MHZ_10HZ_0/counter\[4\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_13/C  clock_div_1MHZ_10HZ_0/un5_counter_I_13/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_14/A  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_13/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_13/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_36/C  clock_div_1MHZ_10HZ_0/un5_counter_I_36/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_37/A  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_19/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  clock_div_1MHZ_10HZ_0/counter\[6\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_19/C  clock_div_1MHZ_10HZ_0/un5_counter_I_19/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_20/A  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_19/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/C  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_36/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_36/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNI15UO3\[8\]/A  read_buffer_0/init_wait_RNI15UO3\[8\]/Y  read_buffer_0/read_cmd_RNO_0/A  read_buffer_0/read_cmd_RNO_0/Y  read_buffer_0/read_cmd/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNINDG6\[7\]/A  memory_controller_0/mag_buffer_RNINDG6\[7\]/Y  memory_controller_0/mag_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIE0Q9\[48\]/A  memory_controller_0/mag_buffer_RNIE0Q9\[48\]/Y  memory_controller_0/mag_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI3HK8\[20\]/A  memory_controller_0/mag_buffer_RNI3HK8\[20\]/Y  memory_controller_0/mag_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI7IG7\[16\]/A  memory_controller_0/mag_buffer_RNI7IG7\[16\]/Y  memory_controller_0/mag_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNICUP9\[46\]/A  memory_controller_0/mag_buffer_RNICUP9\[46\]/Y  memory_controller_0/mag_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI8QP9\[42\]/A  memory_controller_0/mag_buffer_RNI8QP9\[42\]/Y  memory_controller_0/mag_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNICVQ9\[55\]/A  memory_controller_0/mag_buffer_RNICVQ9\[55\]/Y  memory_controller_0/mag_buffer\[55\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI7PP9\[41\]/A  memory_controller_0/mag_buffer_RNI7PP9\[41\]/Y  memory_controller_0/mag_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIE1R9\[57\]/A  memory_controller_0/mag_buffer_RNIE1R9\[57\]/Y  memory_controller_0/mag_buffer\[57\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI8RQ9\[51\]/A  memory_controller_0/mag_buffer_RNI8RQ9\[51\]/Y  memory_controller_0/mag_buffer\[51\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIF1Q9\[49\]/A  memory_controller_0/mag_buffer_RNIF1Q9\[49\]/Y  memory_controller_0/mag_buffer\[49\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIDVP9\[47\]/A  memory_controller_0/mag_buffer_RNIDVP9\[47\]/Y  memory_controller_0/mag_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIBTP9\[45\]/A  memory_controller_0/mag_buffer_RNIBTP9\[45\]/Y  memory_controller_0/mag_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI6OP9\[40\]/A  memory_controller_0/mag_buffer_RNI6OP9\[40\]/Y  memory_controller_0/mag_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIASP9\[44\]/A  memory_controller_0/mag_buffer_RNIASP9\[44\]/Y  memory_controller_0/mag_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIATQ9\[53\]/A  memory_controller_0/mag_buffer_RNIATQ9\[53\]/Y  memory_controller_0/mag_buffer\[53\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI9NK8\[26\]/A  memory_controller_0/mag_buffer_RNI9NK8\[26\]/Y  memory_controller_0/mag_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNICRL8\[38\]/A  memory_controller_0/mag_buffer_RNICRL8\[38\]/Y  memory_controller_0/mag_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIBPK8\[28\]/A  memory_controller_0/mag_buffer_RNIBPK8\[28\]/Y  memory_controller_0/mag_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNICQK8\[29\]/A  memory_controller_0/mag_buffer_RNICQK8\[29\]/Y  memory_controller_0/mag_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIBQL8\[37\]/A  memory_controller_0/mag_buffer_RNIBQL8\[37\]/Y  memory_controller_0/mag_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIAPL8\[36\]/A  memory_controller_0/mag_buffer_RNIAPL8\[36\]/Y  memory_controller_0/mag_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI5KL8\[31\]/A  memory_controller_0/mag_buffer_RNI5KL8\[31\]/Y  memory_controller_0/mag_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI8MK8\[25\]/A  memory_controller_0/mag_buffer_RNI8MK8\[25\]/Y  memory_controller_0/mag_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI5JK8\[22\]/A  memory_controller_0/mag_buffer_RNI5JK8\[22\]/Y  memory_controller_0/mag_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIBOJ8\[19\]/A  memory_controller_0/mag_buffer_RNIBOJ8\[19\]/Y  memory_controller_0/mag_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIANJ8\[18\]/A  memory_controller_0/mag_buffer_RNIANJ8\[18\]/Y  memory_controller_0/mag_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI9MJ8\[17\]/A  memory_controller_0/mag_buffer_RNI9MJ8\[17\]/Y  memory_controller_0/mag_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI7LK8\[24\]/A  memory_controller_0/mag_buffer_RNI7LK8\[24\]/Y  memory_controller_0/mag_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI4JL8\[30\]/A  memory_controller_0/mag_buffer_RNI4JL8\[30\]/Y  memory_controller_0/mag_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI8NL8\[34\]/A  memory_controller_0/mag_buffer_RNI8NL8\[34\]/Y  memory_controller_0/mag_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI7ML8\[33\]/A  memory_controller_0/mag_buffer_RNI7ML8\[33\]/Y  memory_controller_0/mag_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI9OL8\[35\]/A  memory_controller_0/mag_buffer_RNI9OL8\[35\]/Y  memory_controller_0/mag_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIOEG6\[8\]/A  memory_controller_0/mag_buffer_RNIOEG6\[8\]/Y  memory_controller_0/mag_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI2DG7\[11\]/A  memory_controller_0/mag_buffer_RNI2DG7\[11\]/Y  memory_controller_0/mag_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI1CG7\[10\]/A  memory_controller_0/mag_buffer_RNI1CG7\[10\]/Y  memory_controller_0/mag_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIPFG6\[9\]/A  memory_controller_0/mag_buffer_RNIPFG6\[9\]/Y  memory_controller_0/mag_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIMCG6\[6\]/A  memory_controller_0/mag_buffer_RNIMCG6\[6\]/Y  memory_controller_0/mag_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIH7G6\[1\]/A  memory_controller_0/mag_buffer_RNIH7G6\[1\]/Y  memory_controller_0/mag_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNII8G6\[2\]/A  memory_controller_0/mag_buffer_RNII8G6\[2\]/Y  memory_controller_0/mag_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI3EG7\[12\]/A  memory_controller_0/mag_buffer_RNI3EG7\[12\]/Y  memory_controller_0/mag_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI5GG7\[14\]/A  memory_controller_0/mag_buffer_RNI5GG7\[14\]/Y  memory_controller_0/mag_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIEVO9\[39\]/A  memory_controller_0/mag_buffer_RNIEVO9\[39\]/Y  memory_controller_0/mag_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI9RP9\[43\]/A  memory_controller_0/mag_buffer_RNI9RP9\[43\]/Y  memory_controller_0/mag_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIG3R9\[59\]/A  memory_controller_0/mag_buffer_RNIG3R9\[59\]/Y  memory_controller_0/mag_buffer\[59\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI6KK8\[23\]/A  memory_controller_0/mag_buffer_RNI6KK8\[23\]/Y  memory_controller_0/mag_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNIAOK8\[27\]/A  memory_controller_0/mag_buffer_RNIAOK8\[27\]/Y  memory_controller_0/mag_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI6LL8\[32\]/A  memory_controller_0/mag_buffer_RNI6LL8\[32\]/Y  memory_controller_0/mag_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_1\[0\]/CLK  memory_controller_0/mag_prev_1\[0\]/Q  memory_controller_0/mag_buffer_RNI4IK8\[21\]/A  memory_controller_0/mag_buffer_RNI4IK8\[21\]/Y  memory_controller_0/mag_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIG6G6\[0\]/A  memory_controller_0/mag_buffer_RNIG6G6\[0\]/Y  memory_controller_0/mag_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI4FG7\[13\]/A  memory_controller_0/mag_buffer_RNI4FG7\[13\]/Y  memory_controller_0/mag_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNI6HG7\[15\]/A  memory_controller_0/mag_buffer_RNI6HG7\[15\]/Y  memory_controller_0/mag_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIBUQ9\[54\]/A  memory_controller_0/mag_buffer_RNIBUQ9\[54\]/Y  memory_controller_0/mag_buffer\[54\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNIF2R9\[58\]/A  memory_controller_0/mag_buffer_RNIF2R9\[58\]/Y  memory_controller_0/mag_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNID0R9\[56\]/A  memory_controller_0/mag_buffer_RNID0R9\[56\]/Y  memory_controller_0/mag_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI9SQ9\[52\]/A  memory_controller_0/mag_buffer_RNI9SQ9\[52\]/Y  memory_controller_0/mag_buffer\[52\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI7QQ9\[50\]/A  memory_controller_0/mag_buffer_RNI7QQ9\[50\]/Y  memory_controller_0/mag_buffer\[50\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_2\[0\]/CLK  memory_controller_0/mag_prev_2\[0\]/Q  memory_controller_0/mag_buffer_RNI8SR9\[60\]/A  memory_controller_0/mag_buffer_RNI8SR9\[60\]/Y  memory_controller_0/mag_buffer\[60\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNILBG6\[5\]/A  memory_controller_0/mag_buffer_RNILBG6\[5\]/Y  memory_controller_0/mag_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIKAG6\[4\]/A  memory_controller_0/mag_buffer_RNIKAG6\[4\]/Y  memory_controller_0/mag_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev_0\[0\]/CLK  memory_controller_0/mag_prev_0\[0\]/Q  memory_controller_0/mag_buffer_RNIJ9G6\[3\]/A  memory_controller_0/mag_buffer_RNIJ9G6\[3\]/Y  memory_controller_0/mag_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/read_counter_RNI71K8\[1\]/B  sram_interface_0/read_counter_RNI71K8\[1\]/Y  sram_interface_0/read_cycle_RNO/B  sram_interface_0/read_cycle_RNO/Y  sram_interface_0/read_cycle/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/A  geig_data_handling_0/G_DATA_STACK_1_RNIQPJ53\[0\]/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_6/A  geig_data_handling_0/un2_min_counter_I_6/Y  geig_data_handling_0/un2_min_counter_I_7/A  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_11/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[3\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[3\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_11/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_state\[2\]/CLK  spi_mode_config2_0/tx_state\[2\]/Q  spi_mode_config2_0/tx_state_RNO_0\[2\]/A  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/B  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[1\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  clock_div_1MHZ_10HZ_0/counter\[8\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_27/B  clock_div_1MHZ_10HZ_0/un5_counter_I_27/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_28/A  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_27/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_27/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  clock_div_1MHZ_10HZ_0/counter\[9\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/B  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIQL9H\[72\]/A  memory_controller_0/mag_buffer_RNIQL9H\[72\]/Y  memory_controller_0/mag_buffer\[72\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNISN9H\[74\]/A  memory_controller_0/mag_buffer_RNISN9H\[74\]/Y  memory_controller_0/mag_buffer\[74\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIRL8H\[64\]/A  memory_controller_0/mag_buffer_RNIRL8H\[64\]/Y  memory_controller_0/mag_buffer\[64\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNITO9H\[75\]/A  memory_controller_0/mag_buffer_RNITO9H\[75\]/Y  memory_controller_0/mag_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNI0S9H\[78\]/A  memory_controller_0/mag_buffer_RNI0S9H\[78\]/Y  memory_controller_0/mag_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIOJ9H\[70\]/A  memory_controller_0/mag_buffer_RNIOJ9H\[70\]/Y  memory_controller_0/mag_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNITN8H\[66\]/A  memory_controller_0/mag_buffer_RNITN8H\[66\]/Y  memory_controller_0/mag_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIVP8H\[68\]/A  memory_controller_0/mag_buffer_RNIVP8H\[68\]/Y  memory_controller_0/mag_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIUP9H\[76\]/A  memory_controller_0/mag_buffer_RNIUP9H\[76\]/Y  memory_controller_0/mag_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNI0R8H\[69\]/A  memory_controller_0/mag_buffer_RNI0R8H\[69\]/Y  memory_controller_0/mag_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNI1T9H\[79\]/A  memory_controller_0/mag_buffer_RNI1T9H\[79\]/Y  memory_controller_0/mag_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIVQ9H\[77\]/A  memory_controller_0/mag_buffer_RNIVQ9H\[77\]/Y  memory_controller_0/mag_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIRM9H\[73\]/A  memory_controller_0/mag_buffer_RNIRM9H\[73\]/Y  memory_controller_0/mag_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIPK9H\[71\]/A  memory_controller_0/mag_buffer_RNIPK9H\[71\]/Y  memory_controller_0/mag_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIUO8H\[67\]/A  memory_controller_0/mag_buffer_RNIUO8H\[67\]/Y  memory_controller_0/mag_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNISM8H\[65\]/A  memory_controller_0/mag_buffer_RNISM8H\[65\]/Y  memory_controller_0/mag_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIQK8H\[63\]/A  memory_controller_0/mag_buffer_RNIQK8H\[63\]/Y  memory_controller_0/mag_buffer\[63\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIOI8H\[61\]/A  memory_controller_0/mag_buffer_RNIOI8H\[61\]/Y  memory_controller_0/mag_buffer\[61\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/mag_prev\[0\]/CLK  memory_controller_0/mag_prev\[0\]/Q  memory_controller_0/mag_buffer_RNIPJ8H\[62\]/A  memory_controller_0/mag_buffer_RNIPJ8H\[62\]/Y  memory_controller_0/mag_buffer\[62\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNIVRBS1\[0\]/B  spi_master_0/state_q_RNIVRBS1\[0\]/Y  spi_master_0/ctr_q\[2\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/C  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[6\]/CLK  geig_data_handling_0/min_counter\[6\]/Q  geig_data_handling_0/un2_min_counter_I_19/C  geig_data_handling_0/un2_min_counter_I_19/Y  geig_data_handling_0/un2_min_counter_I_20/A  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[2\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_16/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_16/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_31/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_31/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_31/C  clock_div_1MHZ_10HZ_0/un5_counter_I_31/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_32/A  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_8/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  clock_div_1MHZ_10HZ_0/counter\[14\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_40/B  clock_div_1MHZ_10HZ_0/un5_counter_I_40/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[14\]/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_43/B  clock_div_1MHZ_10HZ_0/un5_counter_I_43/Y  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/C  clock_div_1MHZ_10HZ_0/counter_RNO\[15\]/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  write_address_traversal_0/chip_select_RNO/B  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  write_address_traversal_0/address_n5_0_x2/B  write_address_traversal_0/address_n5_0_x2/Y  write_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/geig_counts_RNO_0\[3\]/A  geig_data_handling_0/geig_counts_RNO_0\[3\]/Y  geig_data_handling_0/geig_counts_RNO\[3\]/A  geig_data_handling_0/geig_counts_RNO\[3\]/Y  geig_data_handling_0/geig_counts\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/A  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_25/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_25/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_5/Y  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[1\]/Y  clock_div_26MHZ_1MHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_5/Y  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[1\]/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO\[2\]/A  spi_mode_config2_0/rst_cntr_RNO\[2\]/Y  spi_mode_config2_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/un1_position_2_I_10/A  read_buffer_0/un1_position_2_I_10/Y  read_buffer_0/position\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[0\]/CLK  spi_mode_config2_0/rst_cntr\[0\]/Q  spi_mode_config2_0/rst_cntr_RNO\[1\]/B  spi_mode_config2_0/rst_cntr_RNO\[1\]/Y  spi_mode_config2_0/rst_cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_6/B  clock_div_1MHZ_10HZ_0/un5_counter_I_6/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_7/A  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[4\]/CLK  geig_data_handling_0/geig_counts\[4\]/Q  geig_data_handling_0/geig_counts_RNO_0\[4\]/C  geig_data_handling_0/geig_counts_RNO_0\[4\]/Y  geig_data_handling_0/geig_counts_RNO\[4\]/A  geig_data_handling_0/geig_counts_RNO\[4\]/Y  geig_data_handling_0/geig_counts\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/start_b/CLK  spi_mode_config2_0/start_b/Q  spi_master_0/state_q_RNO_0\[0\]/A  spi_master_0/state_q_RNO_0\[0\]/Y  spi_master_0/state_q_RNO\[0\]/A  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/clk_out/CLK  clock_div_1MHZ_100KHZ_0/clk_out/Q  clock_div_1MHZ_100KHZ_0/clk_out_RNO/C  clock_div_1MHZ_100KHZ_0/clk_out_RNO/Y  clock_div_1MHZ_100KHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/A  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[5\]/CLK  spi_mode_config2_0/tx_packet_counter\[5\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[0\]/CLK  spi_mode_config2_0/tx_packet_counter\[0\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_17/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_17/Y  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_packet_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/data_q_RNO\[7\]/S  spi_master_0/data_q_RNO\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/data_q_RNO\[4\]/S  spi_master_0/data_q_RNO\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/data_q_RNO\[5\]/S  spi_master_0/data_q_RNO\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/data_q_RNO\[6\]/S  spi_master_0/data_q_RNO\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNO\[1\]/S  spi_master_0/state_q_RNO\[1\]/Y  spi_master_0/state_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/state_q_RNO\[0\]/S  spi_master_0/state_q_RNO\[0\]/Y  spi_master_0/state_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/data_q_RNO\[3\]/S  spi_master_0/data_q_RNO\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/data_q_RNO\[2\]/S  spi_master_0/data_q_RNO\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/data_q_RNO\[1\]/S  spi_master_0/data_q_RNO\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/data_q_RNO\[0\]/S  spi_master_0/data_q_RNO\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[1\]/CLK  sram_interface_0/read_counter\[1\]/Q  sram_interface_0/un1_read_counter_2_I_10/A  sram_interface_0/un1_read_counter_2_I_10/Y  sram_interface_0/read_counter_RNO\[1\]/C  sram_interface_0/read_counter_RNO\[1\]/Y  sram_interface_0/read_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[0\]/CLK  spi_mode_config2_0/tx_ss_counter\[0\]/Q  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/A  spi_mode_config2_0/tx_ss_counter_RNIPF3O\[0\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/B  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[0\]/CLK  spi_mode_config2_0/idle_ss_counter\[0\]/Q  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/A  spi_mode_config2_0/idle_ss_counter_RNITOJU\[0\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/B  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/idle_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_tracker/CLK  spi_mode_config2_0/read_tracker/Q  spi_mode_config2_0/read_tracker_RNO/C  spi_mode_config2_0/read_tracker_RNO/Y  spi_mode_config2_0/read_tracker/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[9\]/CLK  geig_data_handling_0/min_counter\[9\]/Q  geig_data_handling_0/un2_min_counter_I_26/B  geig_data_handling_0/un2_min_counter_I_26/Y  geig_data_handling_0/min_counter_RNO\[9\]/A  geig_data_handling_0/min_counter_RNO\[9\]/Y  geig_data_handling_0/min_counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  write_address_traversal_0/address_n4_0_x2/B  write_address_traversal_0/address_n4_0_x2/Y  write_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[1\]/CLK  spi_mode_config2_0/rx_ss_counter\[1\]/Q  spi_mode_config2_0/rx_ss_counter_RNILJTE\[0\]/B  spi_mode_config2_0/rx_ss_counter_RNILJTE\[0\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/B  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[8\]/CLK  read_buffer_0/init_wait\[8\]/Q  read_buffer_0/init_wait_RNO_1\[8\]/A  read_buffer_0/init_wait_RNO_1\[8\]/Y  read_buffer_0/init_wait_RNO\[8\]/C  read_buffer_0/init_wait_RNO\[8\]/Y  read_buffer_0/init_wait\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n4_0_x2/B  read_address_traversal_0/address_n4_0_x2/Y  read_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[0\]/CLK  spi_mode_config2_0/rx_ss_counter\[0\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/B  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  write_address_traversal_0/address_n2_0_x2/B  write_address_traversal_0/address_n2_0_x2/Y  write_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  write_address_traversal_0/address_n3_0_x2/B  write_address_traversal_0/address_n3_0_x2/Y  write_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[17\]/CLK  read_address_traversal_0/address\[17\]/Q  read_address_traversal_0/chip_select_RNO/A  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/B  spi_mode_config2_0/rst_cntr_RNI7EOJ2\[8\]/Y  spi_mode_config2_0/rst_cntr_RNO\[9\]/A  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  clock_div_1MHZ_10HZ_0/counter\[3\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_9/B  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[1\]/CLK  geig_data_handling_0/min_counter\[1\]/Q  geig_data_handling_0/un2_min_counter_I_5/B  geig_data_handling_0/un2_min_counter_I_5/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[3\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_9/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[15\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/C  clock_div_1MHZ_100KHZ_0/un5_counter_I_45/Y  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/A  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/C  clock_div_26MHZ_1MHZ_0/un5_counter_I_45/Y  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/A  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  clock_div_1MHZ_10HZ_0/counter\[15\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_45/C  clock_div_1MHZ_10HZ_0/un5_counter_I_45/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_46/A  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  write_address_traversal_0/address_n1_0_x2/B  write_address_traversal_0/address_n1_0_x2/Y  write_address_traversal_0/address\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  read_address_traversal_0/address_n3_0_x2/B  read_address_traversal_0/address_n3_0_x2/Y  read_address_traversal_0/address\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_8/A  clock_div_1MHZ_10HZ_0/un5_counter_I_8/Y  clock_div_1MHZ_10HZ_0/un5_counter_I_9/A  clock_div_1MHZ_10HZ_0/un5_counter_I_9/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/un1_position_2_I_8/A  read_buffer_0/un1_position_2_I_8/Y  read_buffer_0/position\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[5\]/S  read_buffer_0/byte_out_RNO\[5\]/Y  read_buffer_0/byte_out\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[0\]/S  read_buffer_0/byte_out_RNO\[0\]/Y  read_buffer_0/byte_out\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[4\]/S  read_buffer_0/byte_out_RNO\[4\]/Y  read_buffer_0/byte_out\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[6\]/S  read_buffer_0/byte_out_RNO\[6\]/Y  read_buffer_0/byte_out\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[7\]/S  read_buffer_0/byte_out_RNO\[7\]/Y  read_buffer_0/byte_out\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[1\]/S  read_buffer_0/byte_out_RNO\[1\]/Y  read_buffer_0/byte_out\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[2\]/S  read_buffer_0/byte_out_RNO\[2\]/Y  read_buffer_0/byte_out\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/byte_out_RNO\[3\]/S  read_buffer_0/byte_out_RNO\[3\]/Y  read_buffer_0/byte_out\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/B  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNO\[2\]/B  spi_mode_config2_0/rst_cntr_RNO\[2\]/Y  spi_mode_config2_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/enable_buffer\[0\]/CLK  orbit_control_0/enable_buffer\[0\]/Q  orbit_control_0/enable_buffer_RNIL2GO\[0\]/A  orbit_control_0/enable_buffer_RNIL2GO\[0\]/Y  orbit_control_0/tx_enable_reg_RNO/C  orbit_control_0/tx_enable_reg_RNO/Y  orbit_control_0/tx_enable_reg/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_n1_0_x2/B  read_address_traversal_0/address_n1_0_x2/Y  read_address_traversal_0/address\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  read_address_traversal_0/address_n2_0_x2/B  read_address_traversal_0/address_n2_0_x2/Y  read_address_traversal_0/address\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  read_address_traversal_0/address_n5_0_x2/B  read_address_traversal_0/address_n5_0_x2/Y  read_address_traversal_0/address\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[2\]/CLK  memory_controller_0/write_count\[2\]/Q  memory_controller_0/un1_write_count_4_I_14/A  memory_controller_0/un1_write_count_4_I_14/Y  memory_controller_0/write_count_RNO\[2\]/C  memory_controller_0/write_count_RNO\[2\]/Y  memory_controller_0/write_count\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[0\]/CLK  memory_controller_0/write_count\[0\]/Q  memory_controller_0/un1_write_count_4_I_9/A  memory_controller_0/un1_write_count_4_I_9/Y  memory_controller_0/write_count_RNO\[0\]/C  memory_controller_0/write_count_RNO\[0\]/Y  memory_controller_0/write_count\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNO\[8\]/A  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNO\[6\]/A  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNO\[10\]/A  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO\[19\]/A  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO\[17\]/A  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  timestamp_0/TIMESTAMP_RNO\[7\]/B  timestamp_0/TIMESTAMP_RNO\[7\]/Y  timestamp_0/TIMESTAMP\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  timestamp_0/TIMESTAMP_RNO\[5\]/B  timestamp_0/TIMESTAMP_RNO\[5\]/Y  timestamp_0/TIMESTAMP\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  timestamp_0/TIMESTAMP_RNO\[9\]/B  timestamp_0/TIMESTAMP_RNO\[9\]/Y  timestamp_0/TIMESTAMP\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  clock_div_1MHZ_10HZ_0/counter\[1\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_5/B  clock_div_1MHZ_10HZ_0/un5_counter_I_5/Y  clock_div_1MHZ_10HZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[2\]/CLK  geig_data_handling_0/min_counter\[2\]/Q  geig_data_handling_0/un2_min_counter_I_7/B  geig_data_handling_0/un2_min_counter_I_7/Y  geig_data_handling_0/min_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  timestamp_0/TIMESTAMP_RNO\[18\]/B  timestamp_0/TIMESTAMP_RNO\[18\]/Y  timestamp_0/TIMESTAMP\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[4\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[4\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_12/Y  clock_div_26MHZ_1MHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[4\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_12/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  clock_div_1MHZ_10HZ_0/counter\[12\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_35/B  clock_div_1MHZ_10HZ_0/un5_counter_I_35/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[9\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[9\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_26/Y  clock_div_26MHZ_1MHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[6\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_17/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[8\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[8\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_23/Y  clock_div_26MHZ_1MHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[8\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_23/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  timestamp_0/TIMESTAMP_RNO\[16\]/B  timestamp_0/TIMESTAMP_RNO\[16\]/Y  timestamp_0/TIMESTAMP\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[6\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[6\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_17/Y  clock_div_26MHZ_1MHZ_0/counter\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[9\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_26/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[12\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[12\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_35/Y  clock_div_26MHZ_1MHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[12\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_35/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[3\]/CLK  spi_mode_config2_0/read_data\[3\]/Q  spi_mode_config2_0/read_data_RNO_0\[3\]/A  spi_mode_config2_0/read_data_RNO_0\[3\]/Y  spi_mode_config2_0/read_data_RNO\[3\]/A  spi_mode_config2_0/read_data_RNO\[3\]/Y  spi_mode_config2_0/read_data\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[5\]/CLK  spi_mode_config2_0/read_data\[5\]/Q  spi_mode_config2_0/read_data_RNO_0\[5\]/A  spi_mode_config2_0/read_data_RNO_0\[5\]/Y  spi_mode_config2_0/read_data_RNO\[5\]/A  spi_mode_config2_0/read_data_RNO\[5\]/Y  spi_mode_config2_0/read_data\[5\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[1\]/CLK  spi_mode_config2_0/read_data\[1\]/Q  spi_mode_config2_0/read_data_RNO_0\[1\]/A  spi_mode_config2_0/read_data_RNO_0\[1\]/Y  spi_mode_config2_0/read_data_RNO\[1\]/A  spi_mode_config2_0/read_data_RNO\[1\]/Y  spi_mode_config2_0/read_data\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[0\]/CLK  spi_mode_config2_0/read_data\[0\]/Q  spi_mode_config2_0/read_data_RNO_0\[0\]/A  spi_mode_config2_0/read_data_RNO_0\[0\]/Y  spi_mode_config2_0/read_data_RNO\[0\]/A  spi_mode_config2_0/read_data_RNO\[0\]/Y  spi_mode_config2_0/read_data\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNO\[6\]/B  spi_mode_config2_0/rst_cntr_RNO\[6\]/Y  spi_mode_config2_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNO\[4\]/B  spi_mode_config2_0/rst_cntr_RNO\[4\]/Y  spi_mode_config2_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNO\[8\]/B  spi_mode_config2_0/rst_cntr_RNO\[8\]/Y  spi_mode_config2_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[2\]/CLK  geig_data_handling_0/geig_counts\[2\]/Q  geig_data_handling_0/geig_counts_RNO_0\[2\]/C  geig_data_handling_0/geig_counts_RNO_0\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[2\]/A  geig_data_handling_0/geig_counts_RNO\[2\]/Y  geig_data_handling_0/geig_counts\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[2\]/CLK  read_buffer_0/init_wait\[2\]/Q  read_buffer_0/init_wait_RNO_0\[2\]/C  read_buffer_0/init_wait_RNO_0\[2\]/Y  read_buffer_0/init_wait_RNO\[2\]/B  read_buffer_0/init_wait_RNO\[2\]/Y  read_buffer_0/init_wait\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[6\]/CLK  read_buffer_0/init_wait\[6\]/Q  read_buffer_0/init_wait_RNO\[6\]/B  read_buffer_0/init_wait_RNO\[6\]/Y  read_buffer_0/init_wait\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO\[1\]/B  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/A  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNO\[14\]/A  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO\[22\]/A  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  timestamp_0/TIMESTAMP_RNO\[1\]/B  timestamp_0/TIMESTAMP_RNO\[1\]/Y  timestamp_0/TIMESTAMP\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  timestamp_0/TIMESTAMP_RNO\[4\]/B  timestamp_0/TIMESTAMP_RNO\[4\]/Y  timestamp_0/TIMESTAMP\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[5\]/CLK  spi_mode_config2_0/rst_cntr\[5\]/Q  spi_mode_config2_0/rst_cntr_RNO\[5\]/B  spi_mode_config2_0/rst_cntr_RNO\[5\]/Y  spi_mode_config2_0/rst_cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[3\]/CLK  spi_mode_config2_0/rst_cntr\[3\]/Q  spi_mode_config2_0/rst_cntr_RNO\[3\]/B  spi_mode_config2_0/rst_cntr_RNO\[3\]/Y  spi_mode_config2_0/rst_cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  timestamp_0/TIMESTAMP_RNO\[13\]/B  timestamp_0/TIMESTAMP_RNO\[13\]/Y  timestamp_0/TIMESTAMP\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[7\]/CLK  spi_mode_config2_0/rst_cntr\[7\]/Q  spi_mode_config2_0/rst_cntr_RNO\[7\]/B  spi_mode_config2_0/rst_cntr_RNO\[7\]/Y  spi_mode_config2_0/rst_cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  clock_div_1MHZ_10HZ_0/counter\[2\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_7/B  clock_div_1MHZ_10HZ_0/un5_counter_I_7/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  clock_div_1MHZ_10HZ_0/counter\[5\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_14/B  clock_div_1MHZ_10HZ_0/un5_counter_I_14/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[5\]/CLK  geig_data_handling_0/min_counter\[5\]/Q  geig_data_handling_0/un2_min_counter_I_14/B  geig_data_handling_0/un2_min_counter_I_14/Y  geig_data_handling_0/min_counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  clock_div_1MHZ_10HZ_0/counter\[7\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_20/B  clock_div_1MHZ_10HZ_0/un5_counter_I_20/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[5\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[5\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_14/Y  clock_div_26MHZ_1MHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[5\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_14/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[13\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_37/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[7\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[7\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_20/Y  clock_div_26MHZ_1MHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[7\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_20/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[10\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[10\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_28/Y  clock_div_26MHZ_1MHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[10\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_28/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  clock_div_1MHZ_10HZ_0/counter\[10\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_28/B  clock_div_1MHZ_10HZ_0/un5_counter_I_28/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[13\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[13\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_37/Y  clock_div_26MHZ_1MHZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  clock_div_1MHZ_10HZ_0/counter\[13\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_37/B  clock_div_1MHZ_10HZ_0/un5_counter_I_37/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  timestamp_0/TIMESTAMP_RNO\[21\]/B  timestamp_0/TIMESTAMP_RNO\[21\]/Y  timestamp_0/TIMESTAMP\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  timestamp_0/TIMESTAMP_RNO\[20\]/B  timestamp_0/TIMESTAMP_RNO\[20\]/Y  timestamp_0/TIMESTAMP\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_n9_0_o2/A  write_address_traversal_0/address_n9_0_o2/Y  write_address_traversal_0/address\[9\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_n15_0_o2/A  write_address_traversal_0/address_n15_0_o2/Y  write_address_traversal_0/address\[15\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[64\]/CLK  memory_controller_0/data_buffer\[64\]/Q  memory_controller_0/data_buffer_RNIBC24I\[64\]/B  memory_controller_0/data_buffer_RNIBC24I\[64\]/Y  memory_controller_0/data_buffer_RNO\[48\]/B  memory_controller_0/data_buffer_RNO\[48\]/Y  memory_controller_0/data_buffer\[48\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[65\]/CLK  memory_controller_0/data_buffer\[65\]/Q  memory_controller_0/data_buffer_RNIVVUPI\[65\]/B  memory_controller_0/data_buffer_RNIVVUPI\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[66\]/CLK  memory_controller_0/data_buffer\[66\]/Q  memory_controller_0/data_buffer_RNIJCMQF\[66\]/B  memory_controller_0/data_buffer_RNIJCMQF\[66\]/Y  memory_controller_0/data_buffer_RNO\[66\]/A  memory_controller_0/data_buffer_RNO\[66\]/Y  memory_controller_0/data_buffer\[66\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[67\]/CLK  memory_controller_0/data_buffer\[67\]/Q  memory_controller_0/data_buffer_RNI56VPI\[67\]/B  memory_controller_0/data_buffer_RNI56VPI\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[68\]/CLK  memory_controller_0/data_buffer\[68\]/Q  memory_controller_0/data_buffer_RNINGMQF\[68\]/B  memory_controller_0/data_buffer_RNINGMQF\[68\]/Y  memory_controller_0/data_buffer_RNO\[68\]/A  memory_controller_0/data_buffer_RNO\[68\]/Y  memory_controller_0/data_buffer\[68\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[69\]/CLK  memory_controller_0/data_buffer\[69\]/Q  memory_controller_0/data_buffer_RNIBCVPI\[69\]/B  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[70\]/CLK  memory_controller_0/data_buffer\[70\]/Q  memory_controller_0/data_buffer_RNI94OQF\[70\]/B  memory_controller_0/data_buffer_RNI94OQF\[70\]/Y  memory_controller_0/data_buffer_RNO\[70\]/A  memory_controller_0/data_buffer_RNO\[70\]/Y  memory_controller_0/data_buffer\[70\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[71\]/CLK  memory_controller_0/data_buffer\[71\]/Q  memory_controller_0/data_buffer_RNIMP1QI\[71\]/B  memory_controller_0/data_buffer_RNIMP1QI\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[72\]/CLK  memory_controller_0/data_buffer\[72\]/Q  memory_controller_0/data_buffer_RNI9C44I\[72\]/B  memory_controller_0/data_buffer_RNI9C44I\[72\]/Y  memory_controller_0/data_buffer_RNO\[56\]/B  memory_controller_0/data_buffer_RNO\[56\]/Y  memory_controller_0/data_buffer\[56\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[73\]/CLK  memory_controller_0/data_buffer\[73\]/Q  memory_controller_0/data_buffer_RNISV1QI\[73\]/B  memory_controller_0/data_buffer_RNISV1QI\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[74\]/CLK  memory_controller_0/data_buffer\[74\]/Q  memory_controller_0/data_buffer_RNIDG44I\[74\]/B  memory_controller_0/data_buffer_RNIDG44I\[74\]/Y  memory_controller_0/data_buffer_RNO\[58\]/B  memory_controller_0/data_buffer_RNO\[58\]/Y  memory_controller_0/data_buffer\[58\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[75\]/CLK  memory_controller_0/data_buffer\[75\]/Q  memory_controller_0/data_buffer_RNIU9E3L\[75\]/B  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[76\]/CLK  memory_controller_0/data_buffer\[76\]/Q  memory_controller_0/data_buffer_RNILGOQF\[76\]/B  memory_controller_0/data_buffer_RNILGOQF\[76\]/Y  memory_controller_0/data_buffer_RNO\[76\]/A  memory_controller_0/data_buffer_RNO\[76\]/Y  memory_controller_0/data_buffer\[76\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[77\]/CLK  memory_controller_0/data_buffer\[77\]/Q  memory_controller_0/data_buffer_RNI8C2QI\[77\]/B  memory_controller_0/data_buffer_RNI8C2QI\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[78\]/CLK  memory_controller_0/data_buffer\[78\]/Q  memory_controller_0/data_buffer_RNIPKOQF\[78\]/B  memory_controller_0/data_buffer_RNIPKOQF\[78\]/Y  memory_controller_0/data_buffer_RNO\[78\]/A  memory_controller_0/data_buffer_RNO\[78\]/Y  memory_controller_0/data_buffer\[78\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[79\]/CLK  memory_controller_0/data_buffer\[79\]/Q  memory_controller_0/data_buffer_RNIEI2QI\[79\]/B  memory_controller_0/data_buffer_RNIEI2QI\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/A  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_exit_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[1\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_exit_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[1\]/CLK  spi_mode_config2_0/rx_ss_counter\[1\]/Q  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/C  spi_mode_config2_0/rx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/rx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[1\]/CLK  spi_mode_config2_0/tx_ss_counter\[1\]/Q  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/C  spi_mode_config2_0/tx_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[1\]/CLK  spi_mode_config2_0/idle_ss_counter\[1\]/Q  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/C  spi_mode_config2_0/idle_ss_counter_RNO_0\[1\]/Y  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[1\]/Y  spi_mode_config2_0/idle_ss_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[40\]/CLK  memory_controller_0/data_buffer\[40\]/Q  memory_controller_0/data_buffer_RNIFEBJI\[40\]/B  memory_controller_0/data_buffer_RNIFEBJI\[40\]/Y  memory_controller_0/data_buffer_RNO\[24\]/B  memory_controller_0/data_buffer_RNO\[24\]/Y  memory_controller_0/data_buffer\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[42\]/CLK  memory_controller_0/data_buffer\[42\]/Q  memory_controller_0/data_buffer_RNINMBJI\[42\]/B  memory_controller_0/data_buffer_RNINMBJI\[42\]/Y  memory_controller_0/data_buffer_RNO\[26\]/B  memory_controller_0/data_buffer_RNO\[26\]/Y  memory_controller_0/data_buffer\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[44\]/CLK  memory_controller_0/data_buffer\[44\]/Q  memory_controller_0/data_buffer_RNIVUBJI\[44\]/B  memory_controller_0/data_buffer_RNIVUBJI\[44\]/Y  memory_controller_0/data_buffer_RNO\[28\]/B  memory_controller_0/data_buffer_RNO\[28\]/Y  memory_controller_0/data_buffer\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[46\]/CLK  memory_controller_0/data_buffer\[46\]/Q  memory_controller_0/data_buffer_RNI77CJI\[46\]/B  memory_controller_0/data_buffer_RNI77CJI\[46\]/Y  memory_controller_0/data_buffer_RNO\[30\]/B  memory_controller_0/data_buffer_RNO\[30\]/Y  memory_controller_0/data_buffer\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[48\]/CLK  memory_controller_0/data_buffer\[48\]/Q  memory_controller_0/data_buffer_RNI0NHSH\[48\]/B  memory_controller_0/data_buffer_RNI0NHSH\[48\]/Y  memory_controller_0/data_buffer_RNO\[32\]/B  memory_controller_0/data_buffer_RNO\[32\]/Y  memory_controller_0/data_buffer\[32\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[50\]/CLK  memory_controller_0/data_buffer\[50\]/Q  memory_controller_0/data_buffer_RNIM67JF\[50\]/B  memory_controller_0/data_buffer_RNIM67JF\[50\]/Y  memory_controller_0/data_buffer_RNO\[34\]/B  memory_controller_0/data_buffer_RNO\[34\]/Y  memory_controller_0/data_buffer\[34\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[52\]/CLK  memory_controller_0/data_buffer\[52\]/Q  memory_controller_0/data_buffer_RNIQA7JF\[52\]/B  memory_controller_0/data_buffer_RNIQA7JF\[52\]/Y  memory_controller_0/data_buffer_RNO\[36\]/B  memory_controller_0/data_buffer_RNO\[36\]/Y  memory_controller_0/data_buffer\[36\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[54\]/CLK  memory_controller_0/data_buffer\[54\]/Q  memory_controller_0/data_buffer_RNIUE7JF\[54\]/B  memory_controller_0/data_buffer_RNIUE7JF\[54\]/Y  memory_controller_0/data_buffer_RNO\[38\]/B  memory_controller_0/data_buffer_RNO\[38\]/Y  memory_controller_0/data_buffer\[38\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[56\]/CLK  memory_controller_0/data_buffer\[56\]/Q  memory_controller_0/data_buffer_RNI2J7JF\[56\]/B  memory_controller_0/data_buffer_RNI2J7JF\[56\]/Y  memory_controller_0/data_buffer_RNO\[40\]/B  memory_controller_0/data_buffer_RNO\[40\]/Y  memory_controller_0/data_buffer\[40\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[58\]/CLK  memory_controller_0/data_buffer\[58\]/Q  memory_controller_0/data_buffer_RNI6N7JF\[58\]/B  memory_controller_0/data_buffer_RNI6N7JF\[58\]/Y  memory_controller_0/data_buffer_RNO\[42\]/B  memory_controller_0/data_buffer_RNO\[42\]/Y  memory_controller_0/data_buffer\[42\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[60\]/CLK  memory_controller_0/data_buffer\[60\]/Q  memory_controller_0/data_buffer_RNIOA9JF\[60\]/B  memory_controller_0/data_buffer_RNIOA9JF\[60\]/Y  memory_controller_0/data_buffer_RNO\[44\]/B  memory_controller_0/data_buffer_RNO\[44\]/Y  memory_controller_0/data_buffer\[44\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[62\]/CLK  memory_controller_0/data_buffer\[62\]/Q  memory_controller_0/data_buffer_RNIB4MQF\[62\]/B  memory_controller_0/data_buffer_RNIB4MQF\[62\]/Y  memory_controller_0/data_buffer_RNO\[46\]/B  memory_controller_0/data_buffer_RNO\[46\]/Y  memory_controller_0/data_buffer\[46\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[7\]/CLK  read_buffer_0/init_wait\[7\]/Q  read_buffer_0/init_wait_RNO\[7\]/B  read_buffer_0/init_wait_RNO\[7\]/Y  read_buffer_0/init_wait\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  write_address_traversal_0/address_RNO\[6\]/A  write_address_traversal_0/address_RNO\[6\]/Y  write_address_traversal_0/address\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  write_address_traversal_0/address_RNO\[7\]/A  write_address_traversal_0/address_RNO\[7\]/Y  write_address_traversal_0/address\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[4\]/CLK  spi_mode_config2_0/read_data\[4\]/Q  spi_mode_config2_0/read_data_RNO_0\[4\]/A  spi_mode_config2_0/read_data_RNO_0\[4\]/Y  spi_mode_config2_0/read_data_RNO\[4\]/A  spi_mode_config2_0/read_data_RNO\[4\]/Y  spi_mode_config2_0/read_data\[4\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[6\]/CLK  spi_mode_config2_0/read_data\[6\]/Q  spi_mode_config2_0/read_data_RNO_0\[6\]/A  spi_mode_config2_0/read_data_RNO_0\[6\]/Y  spi_mode_config2_0/read_data_RNO\[6\]/A  spi_mode_config2_0/read_data_RNO\[6\]/Y  spi_mode_config2_0/read_data\[6\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/read_data\[2\]/CLK  spi_mode_config2_0/read_data\[2\]/Q  spi_mode_config2_0/read_data_RNO_0\[2\]/A  spi_mode_config2_0/read_data_RNO_0\[2\]/Y  spi_mode_config2_0/read_data_RNO\[2\]/A  spi_mode_config2_0/read_data_RNO\[2\]/Y  spi_mode_config2_0/read_data\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  write_address_traversal_0/address_n13_0/A  write_address_traversal_0/address_n13_0/Y  write_address_traversal_0/address\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  read_address_traversal_0/address_n16_0_o2/A  read_address_traversal_0/address_n16_0_o2/Y  read_address_traversal_0/address\[16\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  write_address_traversal_0/address_RNO\[8\]/A  write_address_traversal_0/address_RNO\[8\]/Y  write_address_traversal_0/address\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  write_address_traversal_0/address_RNO\[9\]/A  write_address_traversal_0/address_RNO\[9\]/Y  write_address_traversal_0/address\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  write_address_traversal_0/address_RNO\[14\]/A  write_address_traversal_0/address_RNO\[14\]/Y  write_address_traversal_0/address\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  write_address_traversal_0/address_n10_0/A  write_address_traversal_0/address_n10_0/Y  write_address_traversal_0/address\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  write_address_traversal_0/address_n16_0/C  write_address_traversal_0/address_n16_0/Y  write_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  write_address_traversal_0/address_n17_0/A  write_address_traversal_0/address_n17_0/Y  write_address_traversal_0/address\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  write_address_traversal_0/address_RNO\[12\]/A  write_address_traversal_0/address_RNO\[12\]/Y  write_address_traversal_0/address\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  write_address_traversal_0/address_RNO\[15\]/A  write_address_traversal_0/address_RNO\[15\]/Y  write_address_traversal_0/address\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/read_counter\[0\]/CLK  sram_interface_0/read_counter\[0\]/Q  sram_interface_0/un1_read_counter_2_I_8/A  sram_interface_0/un1_read_counter_2_I_8/Y  sram_interface_0/read_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/chip_state\[1\]/CLK  spi_mode_config2_0/chip_state\[1\]/Q  spi_mode_config2_0/ss_a_RNO/A  spi_mode_config2_0/ss_a_RNO/Y  spi_mode_config2_0/ss_a/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[0\]/CLK  memory_controller_0/data_buffer\[0\]/Q  memory_controller_0/data_buffer_RNIPT23L\[0\]/B  memory_controller_0/data_buffer_RNIPT23L\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[1\]/CLK  memory_controller_0/data_buffer\[1\]/Q  memory_controller_0/data_buffer_RNI0TMPI\[1\]/B  memory_controller_0/data_buffer_RNI0TMPI\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[2\]/CLK  memory_controller_0/data_buffer\[2\]/Q  memory_controller_0/data_buffer_RNI30NPI\[2\]/B  memory_controller_0/data_buffer_RNI30NPI\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[3\]/CLK  memory_controller_0/data_buffer\[3\]/Q  memory_controller_0/data_buffer_RNIG63FF\[3\]/B  memory_controller_0/data_buffer_RNIG63FF\[3\]/Y  memory_controller_0/data_buffer_RNO\[3\]/A  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[4\]/CLK  memory_controller_0/data_buffer\[4\]/Q  memory_controller_0/data_buffer_RNII83FF\[4\]/B  memory_controller_0/data_buffer_RNII83FF\[4\]/Y  memory_controller_0/data_buffer_RNO\[4\]/A  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[5\]/CLK  memory_controller_0/data_buffer\[5\]/Q  memory_controller_0/data_buffer_RNIKA3FF\[5\]/B  memory_controller_0/data_buffer_RNIKA3FF\[5\]/Y  memory_controller_0/data_buffer_RNO\[5\]/A  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[6\]/CLK  memory_controller_0/data_buffer\[6\]/Q  memory_controller_0/data_buffer_RNIFCNPI\[6\]/B  memory_controller_0/data_buffer_RNIFCNPI\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[7\]/CLK  memory_controller_0/data_buffer\[7\]/Q  memory_controller_0/data_buffer_RNIKIFOH\[7\]/B  memory_controller_0/data_buffer_RNIKIFOH\[7\]/Y  memory_controller_0/data_buffer_RNO\[7\]/A  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[8\]/CLK  memory_controller_0/data_buffer\[8\]/Q  memory_controller_0/data_buffer_RNITQNPI\[8\]/B  memory_controller_0/data_buffer_RNITQNPI\[8\]/Y  memory_controller_0/data_buffer_RNO\[8\]/A  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[9\]/CLK  memory_controller_0/data_buffer\[9\]/Q  memory_controller_0/data_buffer_RNI1VNPI\[9\]/B  memory_controller_0/data_buffer_RNI1VNPI\[9\]/Y  memory_controller_0/data_buffer_RNO\[9\]/A  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[10\]/CLK  memory_controller_0/data_buffer\[10\]/Q  memory_controller_0/data_buffer_RNI1GOGI\[10\]/B  memory_controller_0/data_buffer_RNI1GOGI\[10\]/Y  memory_controller_0/data_buffer_RNO\[10\]/A  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[11\]/CLK  memory_controller_0/data_buffer\[11\]/Q  memory_controller_0/data_buffer_RNI5KOGI\[11\]/B  memory_controller_0/data_buffer_RNI5KOGI\[11\]/Y  memory_controller_0/data_buffer_RNO\[11\]/A  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[12\]/CLK  memory_controller_0/data_buffer\[12\]/Q  memory_controller_0/data_buffer_RNI9OOGI\[12\]/B  memory_controller_0/data_buffer_RNI9OOGI\[12\]/Y  memory_controller_0/data_buffer_RNO\[12\]/A  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[13\]/CLK  memory_controller_0/data_buffer\[13\]/Q  memory_controller_0/data_buffer_RNI905QK\[13\]/B  memory_controller_0/data_buffer_RNI905QK\[13\]/Y  memory_controller_0/data_buffer_RNO\[13\]/A  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[14\]/CLK  memory_controller_0/data_buffer\[14\]/Q  memory_controller_0/data_buffer_RNIH0PGI\[14\]/B  memory_controller_0/data_buffer_RNIH0PGI\[14\]/Y  memory_controller_0/data_buffer_RNO\[14\]/A  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[15\]/CLK  memory_controller_0/data_buffer\[15\]/Q  memory_controller_0/data_buffer_RNIH85QK\[15\]/B  memory_controller_0/data_buffer_RNIH85QK\[15\]/Y  memory_controller_0/data_buffer_RNO\[15\]/A  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[16\]/CLK  memory_controller_0/data_buffer\[16\]/Q  memory_controller_0/data_buffer_RNIP8PGI\[16\]/B  memory_controller_0/data_buffer_RNIP8PGI\[16\]/Y  memory_controller_0/data_buffer_RNO\[0\]/B  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[17\]/CLK  memory_controller_0/data_buffer\[17\]/Q  memory_controller_0/data_buffer_RNIUFSHI\[17\]/B  memory_controller_0/data_buffer_RNIUFSHI\[17\]/Y  memory_controller_0/data_buffer_RNO\[1\]/B  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[18\]/CLK  memory_controller_0/data_buffer\[18\]/Q  memory_controller_0/data_buffer_RNI2KSHI\[18\]/B  memory_controller_0/data_buffer_RNI2KSHI\[18\]/Y  memory_controller_0/data_buffer_RNO\[2\]/B  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[19\]/CLK  memory_controller_0/data_buffer\[19\]/Q  memory_controller_0/data_buffer_RNI6OSHI\[19\]/B  memory_controller_0/data_buffer_RNI6OSHI\[19\]/Y  memory_controller_0/data_buffer_RNO\[3\]/B  memory_controller_0/data_buffer_RNO\[3\]/Y  memory_controller_0/data_buffer\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[20\]/CLK  memory_controller_0/data_buffer\[20\]/Q  memory_controller_0/data_buffer_RNI6RVHI\[20\]/B  memory_controller_0/data_buffer_RNI6RVHI\[20\]/Y  memory_controller_0/data_buffer_RNO\[4\]/B  memory_controller_0/data_buffer_RNO\[4\]/Y  memory_controller_0/data_buffer\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[21\]/CLK  memory_controller_0/data_buffer\[21\]/Q  memory_controller_0/data_buffer_RNI63CRK\[21\]/B  memory_controller_0/data_buffer_RNI63CRK\[21\]/Y  memory_controller_0/data_buffer_RNO\[5\]/B  memory_controller_0/data_buffer_RNO\[5\]/Y  memory_controller_0/data_buffer\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[22\]/CLK  memory_controller_0/data_buffer\[22\]/Q  memory_controller_0/data_buffer_RNIE30II\[22\]/B  memory_controller_0/data_buffer_RNIE30II\[22\]/Y  memory_controller_0/data_buffer_RNO\[6\]/B  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[23\]/CLK  memory_controller_0/data_buffer\[23\]/Q  memory_controller_0/data_buffer_RNIEBCRK\[23\]/B  memory_controller_0/data_buffer_RNIEBCRK\[23\]/Y  memory_controller_0/data_buffer_RNO\[7\]/B  memory_controller_0/data_buffer_RNO\[7\]/Y  memory_controller_0/data_buffer\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[24\]/CLK  memory_controller_0/data_buffer\[24\]/Q  memory_controller_0/data_buffer_RNIMB0II\[24\]/B  memory_controller_0/data_buffer_RNIMB0II\[24\]/Y  memory_controller_0/data_buffer_RNO\[8\]/B  memory_controller_0/data_buffer_RNO\[8\]/Y  memory_controller_0/data_buffer\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[25\]/CLK  memory_controller_0/data_buffer\[25\]/Q  memory_controller_0/data_buffer_RNIQF0II\[25\]/B  memory_controller_0/data_buffer_RNIQF0II\[25\]/Y  memory_controller_0/data_buffer_RNO\[9\]/B  memory_controller_0/data_buffer_RNO\[9\]/Y  memory_controller_0/data_buffer\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[26\]/CLK  memory_controller_0/data_buffer\[26\]/Q  memory_controller_0/data_buffer_RNIUJ0II\[26\]/B  memory_controller_0/data_buffer_RNIUJ0II\[26\]/Y  memory_controller_0/data_buffer_RNO\[10\]/B  memory_controller_0/data_buffer_RNO\[10\]/Y  memory_controller_0/data_buffer\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[27\]/CLK  memory_controller_0/data_buffer\[27\]/Q  memory_controller_0/data_buffer_RNIURCRK\[27\]/B  memory_controller_0/data_buffer_RNIURCRK\[27\]/Y  memory_controller_0/data_buffer_RNO\[11\]/B  memory_controller_0/data_buffer_RNO\[11\]/Y  memory_controller_0/data_buffer\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[28\]/CLK  memory_controller_0/data_buffer\[28\]/Q  memory_controller_0/data_buffer_RNI6S0II\[28\]/B  memory_controller_0/data_buffer_RNI6S0II\[28\]/Y  memory_controller_0/data_buffer_RNO\[12\]/B  memory_controller_0/data_buffer_RNO\[12\]/Y  memory_controller_0/data_buffer\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[29\]/CLK  memory_controller_0/data_buffer\[29\]/Q  memory_controller_0/data_buffer_RNIA01II\[29\]/B  memory_controller_0/data_buffer_RNIA01II\[29\]/Y  memory_controller_0/data_buffer_RNO\[13\]/B  memory_controller_0/data_buffer_RNO\[13\]/Y  memory_controller_0/data_buffer\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[30\]/CLK  memory_controller_0/data_buffer\[30\]/Q  memory_controller_0/data_buffer_RNIA34II\[30\]/B  memory_controller_0/data_buffer_RNIA34II\[30\]/Y  memory_controller_0/data_buffer_RNO\[14\]/B  memory_controller_0/data_buffer_RNO\[14\]/Y  memory_controller_0/data_buffer\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[31\]/CLK  memory_controller_0/data_buffer\[31\]/Q  memory_controller_0/data_buffer_RNIE74II\[31\]/B  memory_controller_0/data_buffer_RNIE74II\[31\]/Y  memory_controller_0/data_buffer_RNO\[15\]/B  memory_controller_0/data_buffer_RNO\[15\]/Y  memory_controller_0/data_buffer\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[32\]/CLK  memory_controller_0/data_buffer\[32\]/Q  memory_controller_0/data_buffer_RNIEFGRK\[32\]/B  memory_controller_0/data_buffer_RNIEFGRK\[32\]/Y  memory_controller_0/data_buffer_RNO\[16\]/B  memory_controller_0/data_buffer_RNO\[16\]/Y  memory_controller_0/data_buffer\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[33\]/CLK  memory_controller_0/data_buffer\[33\]/Q  memory_controller_0/data_buffer_RNIMF4II\[33\]/B  memory_controller_0/data_buffer_RNIMF4II\[33\]/Y  memory_controller_0/data_buffer_RNO\[17\]/B  memory_controller_0/data_buffer_RNO\[17\]/Y  memory_controller_0/data_buffer\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[34\]/CLK  memory_controller_0/data_buffer\[34\]/Q  memory_controller_0/data_buffer_RNIQJ4II\[34\]/B  memory_controller_0/data_buffer_RNIQJ4II\[34\]/Y  memory_controller_0/data_buffer_RNO\[18\]/B  memory_controller_0/data_buffer_RNO\[18\]/Y  memory_controller_0/data_buffer\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[35\]/CLK  memory_controller_0/data_buffer\[35\]/Q  memory_controller_0/data_buffer_RNIUN4II\[35\]/B  memory_controller_0/data_buffer_RNIUN4II\[35\]/Y  memory_controller_0/data_buffer_RNO\[19\]/B  memory_controller_0/data_buffer_RNO\[19\]/Y  memory_controller_0/data_buffer\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[36\]/CLK  memory_controller_0/data_buffer\[36\]/Q  memory_controller_0/data_buffer_RNI2S4II\[36\]/B  memory_controller_0/data_buffer_RNI2S4II\[36\]/Y  memory_controller_0/data_buffer_RNO\[20\]/B  memory_controller_0/data_buffer_RNO\[20\]/Y  memory_controller_0/data_buffer\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[37\]/CLK  memory_controller_0/data_buffer\[37\]/Q  memory_controller_0/data_buffer_RNI605II\[37\]/B  memory_controller_0/data_buffer_RNI605II\[37\]/Y  memory_controller_0/data_buffer_RNO\[21\]/B  memory_controller_0/data_buffer_RNO\[21\]/Y  memory_controller_0/data_buffer\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[38\]/CLK  memory_controller_0/data_buffer\[38\]/Q  memory_controller_0/data_buffer_RNIA45II\[38\]/B  memory_controller_0/data_buffer_RNIA45II\[38\]/Y  memory_controller_0/data_buffer_RNO\[22\]/B  memory_controller_0/data_buffer_RNO\[22\]/Y  memory_controller_0/data_buffer\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[39\]/CLK  memory_controller_0/data_buffer\[39\]/Q  memory_controller_0/data_buffer_RNIBFKSK\[39\]/B  memory_controller_0/data_buffer_RNIBFKSK\[39\]/Y  memory_controller_0/data_buffer_RNO\[23\]/B  memory_controller_0/data_buffer_RNO\[23\]/Y  memory_controller_0/data_buffer\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[41\]/CLK  memory_controller_0/data_buffer\[41\]/Q  memory_controller_0/data_buffer_RNIFMNSK\[41\]/B  memory_controller_0/data_buffer_RNIFMNSK\[41\]/Y  memory_controller_0/data_buffer_RNO\[25\]/B  memory_controller_0/data_buffer_RNO\[25\]/Y  memory_controller_0/data_buffer\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[43\]/CLK  memory_controller_0/data_buffer\[43\]/Q  memory_controller_0/data_buffer_RNINUNSK\[43\]/B  memory_controller_0/data_buffer_RNINUNSK\[43\]/Y  memory_controller_0/data_buffer_RNO\[27\]/B  memory_controller_0/data_buffer_RNO\[27\]/Y  memory_controller_0/data_buffer\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[45\]/CLK  memory_controller_0/data_buffer\[45\]/Q  memory_controller_0/data_buffer_RNI33CJI\[45\]/B  memory_controller_0/data_buffer_RNI33CJI\[45\]/Y  memory_controller_0/data_buffer_RNO\[29\]/B  memory_controller_0/data_buffer_RNO\[29\]/Y  memory_controller_0/data_buffer\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[47\]/CLK  memory_controller_0/data_buffer\[47\]/Q  memory_controller_0/data_buffer_RNIBBCJI\[47\]/B  memory_controller_0/data_buffer_RNIBBCJI\[47\]/Y  memory_controller_0/data_buffer_RNO\[31\]/B  memory_controller_0/data_buffer_RNO\[31\]/Y  memory_controller_0/data_buffer\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[49\]/CLK  memory_controller_0/data_buffer\[49\]/Q  memory_controller_0/data_buffer_RNIMACII\[49\]/B  memory_controller_0/data_buffer_RNIMACII\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[51\]/CLK  memory_controller_0/data_buffer\[51\]/Q  memory_controller_0/data_buffer_RNI1OEII\[51\]/B  memory_controller_0/data_buffer_RNI1OEII\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[53\]/CLK  memory_controller_0/data_buffer\[53\]/Q  memory_controller_0/data_buffer_RNI7UEII\[53\]/B  memory_controller_0/data_buffer_RNI7UEII\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[55\]/CLK  memory_controller_0/data_buffer\[55\]/Q  memory_controller_0/data_buffer_RNID4FII\[55\]/B  memory_controller_0/data_buffer_RNID4FII\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[57\]/CLK  memory_controller_0/data_buffer\[57\]/Q  memory_controller_0/data_buffer_RNIJAFII\[57\]/B  memory_controller_0/data_buffer_RNIJAFII\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[59\]/CLK  memory_controller_0/data_buffer\[59\]/Q  memory_controller_0/data_buffer_RNILKRRK\[59\]/B  memory_controller_0/data_buffer_RNILKRRK\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[61\]/CLK  memory_controller_0/data_buffer\[61\]/Q  memory_controller_0/data_buffer_RNIJJUPI\[61\]/B  memory_controller_0/data_buffer_RNIJJUPI\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/data_buffer\[63\]/CLK  memory_controller_0/data_buffer\[63\]/Q  memory_controller_0/data_buffer_RNIPPUPI\[63\]/B  memory_controller_0/data_buffer_RNIPPUPI\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[15\]/CLK  geig_data_handling_0/geig_counts\[15\]/Q  geig_data_handling_0/geig_counts_RNO_1\[15\]/A  geig_data_handling_0/geig_counts_RNO_1\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[4\]/CLK  read_buffer_0/init_wait\[4\]/Q  read_buffer_0/init_wait_RNO\[4\]/B  read_buffer_0/init_wait_RNO\[4\]/Y  read_buffer_0/init_wait\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[5\]/CLK  read_buffer_0/init_wait\[5\]/Q  read_buffer_0/init_wait_RNO\[5\]/B  read_buffer_0/init_wait_RNO\[5\]/Y  read_buffer_0/init_wait\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[0\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[0\]/Q  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/C  clock_div_26MHZ_1MHZ_0/counter_RNO\[0\]/Y  clock_div_26MHZ_1MHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[0\]/Q  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/C  clock_div_1MHZ_100KHZ_0/counter_RNO\[0\]/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNO\[12\]/A  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  timestamp_0/TIMESTAMP_RNO\[11\]/B  timestamp_0/TIMESTAMP_RNO\[11\]/Y  timestamp_0/TIMESTAMP\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  write_address_traversal_0/address_n12_0_o2/A  write_address_traversal_0/address_n12_0_o2/Y  write_address_traversal_0/address\[12\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNO\[1\]/B  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[8\]/CLK  orbit_control_0/cntr\[8\]/Q  orbit_control_0/cntr_RNO\[8\]/B  orbit_control_0/cntr_RNO\[8\]/Y  orbit_control_0/cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[10\]/CLK  orbit_control_0/cntr\[10\]/Q  orbit_control_0/cntr_RNO\[10\]/B  orbit_control_0/cntr_RNO\[10\]/Y  orbit_control_0/cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[11\]/CLK  orbit_control_0/cntr\[11\]/Q  orbit_control_0/cntr_RNO\[11\]/B  orbit_control_0/cntr_RNO\[11\]/Y  orbit_control_0/cntr\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[9\]/CLK  orbit_control_0/cntr\[9\]/Q  orbit_control_0/cntr_RNO\[9\]/B  orbit_control_0/cntr_RNO\[9\]/Y  orbit_control_0/cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[7\]/CLK  spi_mode_config2_0/byte_out_b\[7\]/Q  spi_master_0/data_q_RNO\[7\]/B  spi_master_0/data_q_RNO\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/geig_counts_RNO\[1\]/A  geig_data_handling_0/geig_counts_RNO\[1\]/Y  geig_data_handling_0/geig_counts\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[5\]/CLK  geig_data_handling_0/geig_counts\[5\]/Q  geig_data_handling_0/geig_counts_RNO\[5\]/A  geig_data_handling_0/geig_counts_RNO\[5\]/Y  geig_data_handling_0/geig_counts\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNO\[1\]/A  spi_master_0/ctr_q_RNO\[1\]/Y  spi_master_0/ctr_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  read_address_traversal_0/address_RNO\[15\]/A  read_address_traversal_0/address_RNO\[15\]/Y  read_address_traversal_0/address\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  read_address_traversal_0/address_RNO\[14\]/A  read_address_traversal_0/address_RNO\[14\]/Y  read_address_traversal_0/address\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  read_address_traversal_0/address_RNO\[13\]/A  read_address_traversal_0/address_RNO\[13\]/Y  read_address_traversal_0/address\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[1\]/CLK  spi_mode_config2_0/byte_out_b\[1\]/Q  spi_master_0/data_q_RNO\[1\]/B  spi_master_0/data_q_RNO\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[3\]/CLK  spi_mode_config2_0/byte_out_b\[3\]/Q  spi_master_0/data_q_RNO\[3\]/B  spi_master_0/data_q_RNO\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  timestamp_0/TIMESTAMP_RNO\[3\]/B  timestamp_0/TIMESTAMP_RNO\[3\]/Y  timestamp_0/TIMESTAMP\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[9\]/CLK  spi_mode_config2_0/rst_cntr\[9\]/Q  spi_mode_config2_0/rst_cntr_RNO\[9\]/B  spi_mode_config2_0/rst_cntr_RNO\[9\]/Y  spi_mode_config2_0/rst_cntr\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[8\]/CLK  geig_data_handling_0/min_counter\[8\]/Q  geig_data_handling_0/un2_min_counter_I_23/B  geig_data_handling_0/un2_min_counter_I_23/Y  geig_data_handling_0/min_counter\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[11\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[11\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_32/Y  clock_div_26MHZ_1MHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[15\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[15\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_43/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[11\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_32/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  clock_div_1MHZ_10HZ_0/counter\[11\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_32/B  clock_div_1MHZ_10HZ_0/un5_counter_I_32/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[15\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[15\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_43/Y  clock_div_26MHZ_1MHZ_0/counter\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[14\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_40/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[14\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[14\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_40/Y  clock_div_26MHZ_1MHZ_0/counter\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[1\]/CLK  spi_mode_config2_0/tx_exit_counter\[1\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_exit_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_n10_0_o2/A  read_address_traversal_0/address_n10_0_o2/Y  read_address_traversal_0/address\[10\]/E  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  write_address_traversal_0/address_RNO\[0\]/A  write_address_traversal_0/address_RNO\[0\]/Y  write_address_traversal_0/address\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  write_address_traversal_0/address_RNO\[11\]/A  write_address_traversal_0/address_RNO\[11\]/Y  write_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_4/A  geig_data_handling_0/un2_min_counter_I_4/Y  geig_data_handling_0/min_counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[16\]/CLK  read_address_traversal_0/address\[16\]/Q  read_address_traversal_0/address_RNO\[16\]/A  read_address_traversal_0/address_RNO\[16\]/Y  read_address_traversal_0/address\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  read_address_traversal_0/address_RNO\[12\]/A  read_address_traversal_0/address_RNO\[12\]/Y  read_address_traversal_0/address\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[17\]/CLK  read_address_traversal_0/address\[17\]/Q  read_address_traversal_0/address_RNO\[17\]/A  read_address_traversal_0/address_RNO\[17\]/Y  read_address_traversal_0/address\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[10\]/CLK  spi_mode_config2_0/rst_cntr\[10\]/Q  spi_mode_config2_0/rst_cntr_RNO\[10\]/C  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNO\[1\]/B  geig_data_handling_0/geig_counts_RNO\[1\]/Y  geig_data_handling_0/geig_counts\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  write_address_traversal_0/address_n1_0_x2/A  write_address_traversal_0/address_n1_0_x2/Y  write_address_traversal_0/address\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[0\]/CLK  geig_data_handling_0/min_counter\[0\]/Q  geig_data_handling_0/un2_min_counter_I_5/A  geig_data_handling_0/un2_min_counter_I_5/Y  geig_data_handling_0/min_counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT sram_interface_0/write_counter\[0\]/CLK  sram_interface_0/write_counter\[0\]/Q  sram_interface_0/write_counter_RNII075\[0\]/A  sram_interface_0/write_counter_RNII075\[0\]/Y  sram_interface_0/weVAL/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/write_counter\[0\]/CLK  sram_interface_0/write_counter\[0\]/Q  sram_interface_0/write_counter_RNII075\[0\]/A  sram_interface_0/write_counter_RNII075\[0\]/Y  sram_interface_0/weVAL_0/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[5\]/CLK  spi_mode_config2_0/byte_out_b\[5\]/Q  spi_master_0/data_q_RNO\[5\]/B  spi_master_0/data_q_RNO\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[10\]/CLK  geig_data_handling_0/geig_counts\[10\]/Q  geig_data_handling_0/geig_counts_RNO\[10\]/B  geig_data_handling_0/geig_counts_RNO\[10\]/Y  geig_data_handling_0/geig_counts\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  read_address_traversal_0/address_RNO\[0\]/A  read_address_traversal_0/address_RNO\[0\]/Y  read_address_traversal_0/address\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  read_address_traversal_0/address_RNO\[9\]/A  read_address_traversal_0/address_RNO\[9\]/Y  read_address_traversal_0/address\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  read_address_traversal_0/address_RNO\[6\]/A  read_address_traversal_0/address_RNO\[6\]/Y  read_address_traversal_0/address\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  read_address_traversal_0/address_RNO\[7\]/A  read_address_traversal_0/address_RNO\[7\]/Y  read_address_traversal_0/address\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[2\]/CLK  spi_mode_config2_0/tx_packet_counter\[2\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_23/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_23/Y  spi_mode_config2_0/tx_packet_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT sram_interface_0/write_counter\[0\]/CLK  sram_interface_0/write_counter\[0\]/Q  sram_interface_0/write_counter_RNO\[0\]/A  sram_interface_0/write_counter_RNO\[0\]/Y  sram_interface_0/write_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[0\]/A  timestamp_0/TIMESTAMP_RNO\[0\]/Y  timestamp_0/TIMESTAMP\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/geig_counts_RNO\[0\]/A  geig_data_handling_0/geig_counts_RNO\[0\]/Y  geig_data_handling_0/geig_counts\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  read_address_traversal_0/address_n4_0_x2/C  read_address_traversal_0/address_n4_0_x2/Y  read_address_traversal_0/address\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  read_address_traversal_0/address_n11_0/C  read_address_traversal_0/address_n11_0/Y  read_address_traversal_0/address\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  timestamp_0/TIMESTAMP_RNO\[1\]/A  timestamp_0/TIMESTAMP_RNO\[1\]/Y  timestamp_0/TIMESTAMP\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[1\]/CLK  spi_mode_config2_0/rst_cntr\[1\]/Q  spi_mode_config2_0/rst_cntr_RNO\[1\]/A  spi_mode_config2_0/rst_cntr_RNO\[1\]/Y  spi_mode_config2_0/rst_cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[2\]/CLK  spi_mode_config2_0/byte_out_b\[2\]/Q  spi_master_0/data_q_RNO\[2\]/B  spi_master_0/data_q_RNO\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[6\]/CLK  spi_mode_config2_0/byte_out_b\[6\]/Q  spi_master_0/data_q_RNO\[6\]/B  spi_master_0/data_q_RNO\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[7\]/CLK  geig_data_handling_0/min_counter\[7\]/Q  geig_data_handling_0/un2_min_counter_I_20/B  geig_data_handling_0/un2_min_counter_I_20/Y  geig_data_handling_0/min_counter\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[12\]/CLK  orbit_control_0/cntr\[12\]/Q  orbit_control_0/cntr_RNO_1\[12\]/A  orbit_control_0/cntr_RNO_1\[12\]/Y  orbit_control_0/cntr_RNO\[12\]/C  orbit_control_0/cntr_RNO\[12\]/Y  orbit_control_0/cntr\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  read_address_traversal_0/address_RNO\[8\]/A  read_address_traversal_0/address_RNO\[8\]/Y  read_address_traversal_0/address\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[10\]/CLK  read_address_traversal_0/address\[10\]/Q  read_address_traversal_0/address_RNO\[10\]/A  read_address_traversal_0/address_RNO\[10\]/Y  read_address_traversal_0/address\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNO\[0\]/A  spi_master_0/ctr_q_RNO\[0\]/Y  spi_master_0/ctr_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[6\]/CLK  geig_data_handling_0/geig_counts\[6\]/Q  geig_data_handling_0/geig_counts_RNO\[6\]/A  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[2\]/CLK  spi_master_0/ctr_q\[2\]/Q  spi_master_0/ctr_q_RNO\[2\]/A  spi_master_0/ctr_q_RNO\[2\]/Y  spi_master_0/ctr_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  read_address_traversal_0/address_n1_0_x2/A  read_address_traversal_0/address_n1_0_x2/Y  read_address_traversal_0/address\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  timestamp_0/TIMESTAMP_RNO\[6\]/C  timestamp_0/TIMESTAMP_RNO\[6\]/Y  timestamp_0/TIMESTAMP\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[6\]/CLK  spi_mode_config2_0/rst_cntr\[6\]/Q  spi_mode_config2_0/rst_cntr_RNO\[6\]/C  spi_mode_config2_0/rst_cntr_RNO\[6\]/Y  spi_mode_config2_0/rst_cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[2\]/CLK  spi_mode_config2_0/rst_cntr\[2\]/Q  spi_mode_config2_0/rst_cntr_RNO\[2\]/C  spi_mode_config2_0/rst_cntr_RNO\[2\]/Y  spi_mode_config2_0/rst_cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  timestamp_0/TIMESTAMP_RNO\[15\]/C  timestamp_0/TIMESTAMP_RNO\[15\]/Y  timestamp_0/TIMESTAMP\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  timestamp_0/TIMESTAMP_RNO\[17\]/C  timestamp_0/TIMESTAMP_RNO\[17\]/Y  timestamp_0/TIMESTAMP\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  timestamp_0/TIMESTAMP_RNO\[19\]/C  timestamp_0/TIMESTAMP_RNO\[19\]/Y  timestamp_0/TIMESTAMP\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[0\]/CLK  spi_mode_config2_0/tx_exit_counter\[0\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/A  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_exit_counter\[0\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_4/A  clock_div_1MHZ_10HZ_0/un5_counter_I_4/Y  clock_div_1MHZ_10HZ_0/counter\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[0\]/CLK  read_buffer_0/init_wait\[0\]/Q  read_buffer_0/init_wait_RNO\[0\]/B  read_buffer_0/init_wait_RNO\[0\]/Y  read_buffer_0/init_wait\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/counter\[16\]/CLK  clock_div_26MHZ_1MHZ_0/counter\[16\]/Q  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/B  clock_div_26MHZ_1MHZ_0/un5_counter_I_46/Y  clock_div_26MHZ_1MHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_100KHZ_0/counter\[16\]/CLK  clock_div_1MHZ_100KHZ_0/counter\[16\]/Q  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/B  clock_div_1MHZ_100KHZ_0/un5_counter_I_46/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  clock_div_1MHZ_10HZ_0/counter\[16\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_46/B  clock_div_1MHZ_10HZ_0/un5_counter_I_46/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/write_count\[1\]/CLK  memory_controller_0/write_count\[1\]/Q  memory_controller_0/un1_write_count_4_I_12/A  memory_controller_0/un1_write_count_4_I_12/Y  memory_controller_0/write_count\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  clock_div_1MHZ_10HZ_0/counter\[0\]/Q  clock_div_1MHZ_10HZ_0/un5_counter_I_5/A  clock_div_1MHZ_10HZ_0/un5_counter_I_5/Y  clock_div_1MHZ_10HZ_0/counter\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[7\]/CLK  geig_data_handling_0/geig_counts\[7\]/Q  geig_data_handling_0/geig_counts_RNO\[7\]/B  geig_data_handling_0/geig_counts_RNO\[7\]/Y  geig_data_handling_0/geig_counts\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[8\]/CLK  geig_data_handling_0/geig_counts\[8\]/Q  geig_data_handling_0/geig_counts_RNO\[8\]/B  geig_data_handling_0/geig_counts_RNO\[8\]/Y  geig_data_handling_0/geig_counts\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[9\]/CLK  geig_data_handling_0/geig_counts\[9\]/Q  geig_data_handling_0/geig_counts_RNO\[9\]/B  geig_data_handling_0/geig_counts_RNO\[9\]/Y  geig_data_handling_0/geig_counts\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[1\]/CLK  spi_master_0/ctr_q\[1\]/Q  spi_master_0/ctr_q_RNO\[1\]/B  spi_master_0/ctr_q_RNO\[1\]/Y  spi_master_0/ctr_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[11\]/CLK  geig_data_handling_0/geig_counts\[11\]/Q  geig_data_handling_0/geig_counts_RNO\[11\]/B  geig_data_handling_0/geig_counts_RNO\[11\]/Y  geig_data_handling_0/geig_counts\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[12\]/CLK  geig_data_handling_0/geig_counts\[12\]/Q  geig_data_handling_0/geig_counts_RNO\[12\]/B  geig_data_handling_0/geig_counts_RNO\[12\]/Y  geig_data_handling_0/geig_counts\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[13\]/CLK  geig_data_handling_0/geig_counts\[13\]/Q  geig_data_handling_0/geig_counts_RNO\[13\]/B  geig_data_handling_0/geig_counts_RNO\[13\]/Y  geig_data_handling_0/geig_counts\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[14\]/CLK  geig_data_handling_0/geig_counts\[14\]/Q  geig_data_handling_0/geig_counts_RNO\[14\]/B  geig_data_handling_0/geig_counts_RNO\[14\]/Y  geig_data_handling_0/geig_counts\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  timestamp_0/TIMESTAMP_RNO\[8\]/C  timestamp_0/TIMESTAMP_RNO\[8\]/Y  timestamp_0/TIMESTAMP\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  timestamp_0/TIMESTAMP_RNO\[10\]/C  timestamp_0/TIMESTAMP_RNO\[10\]/Y  timestamp_0/TIMESTAMP\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_packet_counter\[3\]/CLK  spi_mode_config2_0/tx_packet_counter\[3\]/Q  spi_mode_config2_0/un1_tx_packet_counter_6_I_22/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_22/Y  spi_mode_config2_0/tx_packet_counter\[3\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[9\]/CLK  spi_mode_config2_0/rst_cntr\[9\]/Q  spi_mode_config2_0/rst_cntr_RNO\[10\]/B  spi_mode_config2_0/rst_cntr_RNO\[10\]/Y  spi_mode_config2_0/rst_cntr\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[0\]/CLK  spi_mode_config2_0/byte_out_b\[0\]/Q  spi_master_0/data_q_RNO\[0\]/B  spi_master_0/data_q_RNO\[0\]/Y  spi_master_0/data_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[4\]/CLK  spi_mode_config2_0/byte_out_b\[4\]/Q  spi_master_0/data_q_RNO\[4\]/B  spi_master_0/data_q_RNO\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT write_address_traversal_0/chip_select/CLK  write_address_traversal_0/chip_select/Q  write_address_traversal_0/chip_select_RNO/C  write_address_traversal_0/chip_select_RNO/Y  write_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_address_traversal_0/chip_select/CLK  read_address_traversal_0/chip_select/Q  read_address_traversal_0/chip_select_RNO/C  read_address_traversal_0/chip_select_RNO/Y  read_address_traversal_0/chip_select/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  timestamp_0/TIMESTAMP_RNO\[2\]/C  timestamp_0/TIMESTAMP_RNO\[2\]/Y  timestamp_0/TIMESTAMP\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[4\]/CLK  spi_mode_config2_0/rst_cntr\[4\]/Q  spi_mode_config2_0/rst_cntr_RNO\[4\]/C  spi_mode_config2_0/rst_cntr_RNO\[4\]/Y  spi_mode_config2_0/rst_cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  timestamp_0/TIMESTAMP_RNO\[14\]/C  timestamp_0/TIMESTAMP_RNO\[14\]/Y  timestamp_0/TIMESTAMP\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rst_cntr\[8\]/CLK  spi_mode_config2_0/rst_cntr\[8\]/Q  spi_mode_config2_0/rst_cntr_RNO\[8\]/C  spi_mode_config2_0/rst_cntr_RNO\[8\]/Y  spi_mode_config2_0/rst_cntr\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  timestamp_0/TIMESTAMP_RNO\[22\]/C  timestamp_0/TIMESTAMP_RNO\[22\]/Y  timestamp_0/TIMESTAMP\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNO\[7\]/A  orbit_control_0/cntr_RNO\[7\]/Y  orbit_control_0/cntr\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[6\]/CLK  orbit_control_0/cntr\[6\]/Q  orbit_control_0/cntr_RNO\[6\]/A  orbit_control_0/cntr_RNO\[6\]/Y  orbit_control_0/cntr\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[3\]/CLK  read_buffer_0/init_wait\[3\]/Q  read_buffer_0/init_wait_RNO\[3\]/A  read_buffer_0/init_wait_RNO\[3\]/Y  read_buffer_0/init_wait\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/init_wait\[1\]/CLK  read_buffer_0/init_wait\[1\]/Q  read_buffer_0/init_wait_RNO\[1\]/A  read_buffer_0/init_wait_RNO\[1\]/Y  read_buffer_0/init_wait\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[1\]/CLK  spi_mode_config2_0/tx_exit_counter\[1\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[1\]/A  spi_mode_config2_0/tx_exit_counter_RNO\[1\]/Y  spi_mode_config2_0/tx_exit_counter\[1\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[0\]/CLK  orbit_control_0/cntr\[0\]/Q  orbit_control_0/cntr_RNO\[0\]/B  orbit_control_0/cntr_RNO\[0\]/Y  orbit_control_0/cntr\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[7\]/CLK  spi_master_0/data_q\[7\]/Q  spi_master_0/mosi_q_RNO/A  spi_master_0/mosi_q_RNO/Y  spi_master_0/mosi_q/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/rx_ss_counter\[2\]/CLK  spi_mode_config2_0/rx_ss_counter\[2\]/Q  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/rx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/rx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_ss_counter\[2\]/CLK  spi_mode_config2_0/tx_ss_counter\[2\]/Q  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/A  spi_mode_config2_0/tx_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/idle_ss_counter\[2\]/CLK  spi_mode_config2_0/idle_ss_counter\[2\]/Q  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/A  spi_mode_config2_0/idle_ss_counter_RNO\[2\]/Y  spi_mode_config2_0/idle_ss_counter\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  timestamp_0/TIMESTAMP_RNO\[12\]/C  timestamp_0/TIMESTAMP_RNO\[12\]/Y  timestamp_0/TIMESTAMP\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[0\]/CLK  spi_master_0/data_q\[0\]/Q  spi_master_0/data_q_RNO\[1\]/A  spi_master_0/data_q_RNO\[1\]/Y  spi_master_0/data_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[1\]/CLK  spi_master_0/data_q\[1\]/Q  spi_master_0/data_q_RNO\[2\]/A  spi_master_0/data_q_RNO\[2\]/Y  spi_master_0/data_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[2\]/CLK  spi_master_0/data_q\[2\]/Q  spi_master_0/data_q_RNO\[3\]/A  spi_master_0/data_q_RNO\[3\]/Y  spi_master_0/data_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[3\]/CLK  spi_master_0/data_q\[3\]/Q  spi_master_0/data_q_RNO\[4\]/A  spi_master_0/data_q_RNO\[4\]/Y  spi_master_0/data_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[4\]/CLK  spi_master_0/data_q\[4\]/Q  spi_master_0/data_q_RNO\[5\]/A  spi_master_0/data_q_RNO\[5\]/Y  spi_master_0/data_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[5\]/CLK  spi_master_0/data_q\[5\]/Q  spi_master_0/data_q_RNO\[6\]/A  spi_master_0/data_q_RNO\[6\]/Y  spi_master_0/data_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[6\]/CLK  spi_master_0/data_q\[6\]/Q  spi_master_0/data_q_RNO\[7\]/A  spi_master_0/data_q_RNO\[7\]/Y  spi_master_0/data_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT read_buffer_0/read_cmd/CLK  read_buffer_0/read_cmd/Q  read_buffer_0/read_cmd_RNI11Q4/A  read_buffer_0/read_cmd_RNI11Q4/Y  memory_controller_0/read_prev/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  timestamp_0/TIMESTAMP_RNO\[23\]/A  timestamp_0/TIMESTAMP_RNO\[23\]/Y  timestamp_0/TIMESTAMP\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNO/C  clock_div_26MHZ_1MHZ_0/clk_out_RNO/Y  clock_div_26MHZ_1MHZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNO/C  clock_div_1MHZ_10HZ_0/clk_out_RNO/Y  clock_div_1MHZ_10HZ_0/clk_out/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[1\]/CLK  orbit_control_0/cntr\[1\]/Q  orbit_control_0/cntr_RNO\[1\]/A  orbit_control_0/cntr_RNO\[1\]/Y  orbit_control_0/cntr\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[2\]/CLK  orbit_control_0/cntr\[2\]/Q  orbit_control_0/cntr_RNO\[2\]/A  orbit_control_0/cntr_RNO\[2\]/Y  orbit_control_0/cntr\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[3\]/CLK  orbit_control_0/cntr\[3\]/Q  orbit_control_0/cntr_RNO\[3\]/A  orbit_control_0/cntr_RNO\[3\]/Y  orbit_control_0/cntr\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[4\]/CLK  orbit_control_0/cntr\[4\]/Q  orbit_control_0/cntr_RNO\[4\]/A  orbit_control_0/cntr_RNO\[4\]/Y  orbit_control_0/cntr\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/cntr\[5\]/CLK  orbit_control_0/cntr\[5\]/Q  orbit_control_0/cntr_RNO\[5\]/A  orbit_control_0/cntr_RNO\[5\]/Y  orbit_control_0/cntr\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT orbit_control_0/enable_buffer\[0\]/CLK  orbit_control_0/enable_buffer\[0\]/Q  orbit_control_0/enable_buffer_RNIL2GO\[0\]/A  orbit_control_0/enable_buffer_RNIL2GO\[0\]/Y  orbit_control_0/tx_enable_reg/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/tx_exit_counter\[2\]/CLK  spi_mode_config2_0/tx_exit_counter\[2\]/Q  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/C  spi_mode_config2_0/tx_exit_counter_RNO\[2\]/Y  spi_mode_config2_0/tx_exit_counter\[2\]/D  	(9.2:9.2:9.2) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[0\]/CLK  timestamp_0/TIMESTAMP\[0\]/Q  geig_data_handling_0/G_DATA_STACK_1\[8\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[7\]/CLK  timestamp_0/TIMESTAMP\[7\]/Q  geig_data_handling_0/G_DATA_STACK_1\[15\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/next_write/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT memory_controller_0/busy_hold/CLK  memory_controller_0/busy_hold/Q  memory_controller_0/next_read/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[5\]/CLK  timestamp_0/TIMESTAMP\[5\]/Q  geig_data_handling_0/G_DATA_STACK_1\[13\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[9\]/CLK  timestamp_0/TIMESTAMP\[9\]/Q  geig_data_handling_0/G_DATA_STACK_1\[17\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[18\]/CLK  timestamp_0/TIMESTAMP\[18\]/Q  geig_data_handling_0/G_DATA_STACK_1\[26\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[16\]/CLK  timestamp_0/TIMESTAMP\[16\]/Q  geig_data_handling_0/G_DATA_STACK_1\[24\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[1\]/CLK  timestamp_0/TIMESTAMP\[1\]/Q  geig_data_handling_0/G_DATA_STACK_1\[9\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[6\]/CLK  timestamp_0/TIMESTAMP\[6\]/Q  geig_data_handling_0/G_DATA_STACK_1\[14\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[4\]/CLK  timestamp_0/TIMESTAMP\[4\]/Q  geig_data_handling_0/G_DATA_STACK_1\[12\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[13\]/CLK  timestamp_0/TIMESTAMP\[13\]/Q  geig_data_handling_0/G_DATA_STACK_1\[21\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[15\]/CLK  timestamp_0/TIMESTAMP\[15\]/Q  geig_data_handling_0/G_DATA_STACK_1\[23\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[17\]/CLK  timestamp_0/TIMESTAMP\[17\]/Q  geig_data_handling_0/G_DATA_STACK_1\[25\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[19\]/CLK  timestamp_0/TIMESTAMP\[19\]/Q  geig_data_handling_0/G_DATA_STACK_1\[27\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[21\]/CLK  timestamp_0/TIMESTAMP\[21\]/Q  geig_data_handling_0/G_DATA_STACK_1\[29\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[20\]/CLK  timestamp_0/TIMESTAMP\[20\]/Q  geig_data_handling_0/G_DATA_STACK_1\[28\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[11\]/CLK  timestamp_0/TIMESTAMP\[11\]/Q  geig_data_handling_0/G_DATA_STACK_1\[19\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[8\]/CLK  timestamp_0/TIMESTAMP\[8\]/Q  geig_data_handling_0/G_DATA_STACK_1\[16\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[10\]/CLK  timestamp_0/TIMESTAMP\[10\]/Q  geig_data_handling_0/G_DATA_STACK_1\[18\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[2\]/CLK  timestamp_0/TIMESTAMP\[2\]/Q  geig_data_handling_0/G_DATA_STACK_1\[10\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[3\]/CLK  timestamp_0/TIMESTAMP\[3\]/Q  geig_data_handling_0/G_DATA_STACK_1\[11\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[14\]/CLK  timestamp_0/TIMESTAMP\[14\]/Q  geig_data_handling_0/G_DATA_STACK_1\[22\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[22\]/CLK  timestamp_0/TIMESTAMP\[22\]/Q  geig_data_handling_0/G_DATA_STACK_1\[30\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[12\]/CLK  timestamp_0/TIMESTAMP\[12\]/Q  geig_data_handling_0/G_DATA_STACK_1\[20\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[7\]/CLK  spi_master_0/data_q\[7\]/Q  spi_master_0/data_out_q\[7\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[0\]/CLK  spi_master_0/data_q\[0\]/Q  spi_master_0/data_out_q\[0\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[1\]/CLK  spi_master_0/data_q\[1\]/Q  spi_master_0/data_out_q\[1\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[2\]/CLK  spi_master_0/data_q\[2\]/Q  spi_master_0/data_out_q\[2\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[3\]/CLK  spi_master_0/data_q\[3\]/Q  spi_master_0/data_out_q\[3\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[4\]/CLK  spi_master_0/data_q\[4\]/Q  spi_master_0/data_out_q\[4\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[5\]/CLK  spi_master_0/data_q\[5\]/Q  spi_master_0/data_out_q\[5\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_master_0/data_q\[6\]/CLK  spi_master_0/data_q\[6\]/Q  spi_master_0/data_out_q\[6\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT timestamp_0/TIMESTAMP\[23\]/CLK  timestamp_0/TIMESTAMP\[23\]/Q  geig_data_handling_0/G_DATA_STACK_1\[31\]/D  	(9.4:9.4:9.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/chip_state_RNO_6\[1\]/B  spi_mode_config2_0/chip_state_RNO_6\[1\]/Y  spi_mode_config2_0/chip_state_RNO_1\[1\]/C  spi_mode_config2_0/chip_state_RNO_1\[1\]/Y  spi_mode_config2_0/chip_state_RNO\[1\]/B  spi_mode_config2_0/chip_state_RNO\[1\]/Y  spi_mode_config2_0/chip_state\[1\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIIHCM2\[2\]/A  spi_mode_config2_0/state_b_RNIIHCM2\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNI371A1\[0\]/B  spi_mode_config2_0/state_b_RNI371A1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNI354I1_0\[0\]/B  spi_mode_config2_0/state_b_RNI354I1_0\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNI354I1_0\[0\]/B  spi_mode_config2_0/state_b_RNI354I1_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_15\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[2\]/Y  spi_mode_config2_0/state_b_RNIIHCM2\[2\]/A  spi_mode_config2_0/state_b_RNIIHCM2\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNINQ234\[0\]/B  spi_mode_config2_0/config_cntr_b_RNINQ234\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNI354I1_0\[0\]/B  spi_mode_config2_0/state_b_RNI354I1_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO_4\[0\]/B  spi_mode_config2_0/tx_state_RNO_4\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNI371A1\[0\]/B  spi_mode_config2_0/state_b_RNI371A1\[0\]/Y  spi_mode_config2_0/tx_state_RNO_1\[1\]/B  spi_mode_config2_0/tx_state_RNO_1\[1\]/Y  spi_mode_config2_0/tx_state_RNO\[1\]/B  spi_mode_config2_0/tx_state_RNO\[1\]/Y  spi_mode_config2_0/tx_state\[1\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/state_b_RNI371A1\[0\]/B  spi_mode_config2_0/state_b_RNI371A1\[0\]/Y  spi_mode_config2_0/tx_state_RNO_4\[0\]/A  spi_mode_config2_0/tx_state_RNO_4\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/B  spi_mode_config2_0/tx_state_RNI75DI1\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/B  spi_mode_config2_0/tx_state_RNI53DI1\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_3\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/C  spi_mode_config2_0/tx_state_RNIOIJB4\[3\]/Y  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/B  spi_mode_config2_0/tx_state_RNIVN0U5\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/B  spi_mode_config2_0/config_cntr_b_RNIPFSA8\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[5\]/C  spi_mode_config2_0/byte_out_a_RNO\[5\]/Y  spi_mode_config2_0/byte_out_a\[5\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_15\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_8\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_2\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_0\[2\]/Y  spi_mode_config2_0/byte_out_a_RNO\[2\]/C  spi_mode_config2_0/byte_out_a_RNO\[2\]/Y  spi_mode_config2_0/byte_out_a\[2\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/A  spi_mode_config2_0/tx_state_RNIT5D84\[3\]/Y  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/B  spi_mode_config2_0/tx_exit_counter_RNO\[0\]/Y  spi_mode_config2_0/tx_exit_counter\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO_2\[2\]/C  spi_mode_config2_0/tx_state_RNO_2\[2\]/Y  spi_mode_config2_0/tx_state_RNO_1\[2\]/C  spi_mode_config2_0/tx_state_RNO_1\[2\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/C  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_state_RNO_0\[2\]/B  spi_mode_config2_0/tx_state_RNO_0\[2\]/Y  spi_mode_config2_0/tx_state_RNO\[2\]/A  spi_mode_config2_0/tx_state_RNO\[2\]/Y  spi_mode_config2_0/tx_state\[2\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_13\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_13\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_14\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_14\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_14\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/B  spi_mode_config2_0/byte_out_a_19_i_i_a2_8\[4\]/Y  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/B  spi_mode_config2_0/byte_out_a_19_i_i_o2\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_2\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_0\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO\[7\]/B  spi_mode_config2_0/byte_out_a_RNO\[7\]/Y  spi_mode_config2_0/byte_out_a\[7\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/C  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/tx_state_RNI75DI1_0\[2\]/B  spi_mode_config2_0/tx_state_RNI75DI1_0\[2\]/Y  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/B  spi_mode_config2_0/tx_state_RNIOOQA2\[1\]/Y  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/B  spi_mode_config2_0/tx_state_RNICS1O8\[3\]/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_1/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_27/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_33/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/A  spi_mode_config2_0/un1_tx_packet_counter_6_I_29/Y  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/B  spi_mode_config2_0/un1_tx_packet_counter_6_I_26/Y  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/C  spi_mode_config2_0/tx_packet_counter_RNO\[5\]/Y  spi_mode_config2_0/tx_packet_counter\[5\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[3\]/Y  spi_mode_config2_0/byte_out_a_RNO\[3\]/C  spi_mode_config2_0/byte_out_a_RNO\[3\]/Y  spi_mode_config2_0/byte_out_a\[3\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_2\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO\[0\]/C  spi_mode_config2_0/byte_out_a_RNO\[0\]/Y  spi_mode_config2_0/byte_out_a\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_0\[0\]/Y  spi_mode_config2_0/begin_pass_a_RNO_1/A  spi_mode_config2_0/begin_pass_a_RNO_1/Y  spi_mode_config2_0/begin_pass_a_RNO_0/A  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO_1\[15\]/B  geig_data_handling_0/geig_counts_RNO_1\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/C  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/B  geig_data_handling_0/shift_reg_RNIB5DA3\[0\]/Y  geig_data_handling_0/geig_counts\[15\]/E  	(99999.5:99999.5:99999.5) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[0\]/B  geig_data_handling_0/geig_counts_RNO\[0\]/Y  geig_data_handling_0/geig_counts\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[1\]/C  geig_data_handling_0/geig_counts_RNO\[1\]/Y  geig_data_handling_0/geig_counts\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[12\]/C  geig_data_handling_0/geig_counts_RNO\[12\]/Y  geig_data_handling_0/geig_counts\[12\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[8\]/C  geig_data_handling_0/geig_counts_RNO\[8\]/Y  geig_data_handling_0/geig_counts\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[4\]/B  geig_data_handling_0/geig_counts_RNO\[4\]/Y  geig_data_handling_0/geig_counts\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[3\]/B  geig_data_handling_0/geig_counts_RNO\[3\]/Y  geig_data_handling_0/geig_counts\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[2\]/B  geig_data_handling_0/geig_counts_RNO\[2\]/Y  geig_data_handling_0/geig_counts\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[5\]/C  geig_data_handling_0/geig_counts_RNO\[5\]/Y  geig_data_handling_0/geig_counts\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[6\]/C  geig_data_handling_0/geig_counts_RNO\[6\]/Y  geig_data_handling_0/geig_counts\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[7\]/C  geig_data_handling_0/geig_counts_RNO\[7\]/Y  geig_data_handling_0/geig_counts\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[9\]/C  geig_data_handling_0/geig_counts_RNO\[9\]/Y  geig_data_handling_0/geig_counts\[9\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[10\]/C  geig_data_handling_0/geig_counts_RNO\[10\]/Y  geig_data_handling_0/geig_counts\[10\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[11\]/C  geig_data_handling_0/geig_counts_RNO\[11\]/Y  geig_data_handling_0/geig_counts\[11\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO_0\[15\]/B  geig_data_handling_0/geig_counts_RNO_0\[15\]/Y  geig_data_handling_0/geig_counts_RNO\[15\]/B  geig_data_handling_0/geig_counts_RNO\[15\]/Y  geig_data_handling_0/geig_counts\[15\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[14\]/C  geig_data_handling_0/geig_counts_RNO\[14\]/Y  geig_data_handling_0/geig_counts\[14\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/min_counter\[4\]/CLK  geig_data_handling_0/min_counter\[4\]/Q  geig_data_handling_0/min_counter_RNIC07K\[6\]/B  geig_data_handling_0/min_counter_RNIC07K\[6\]/Y  geig_data_handling_0/min_counter_RNIDALS1\[6\]/C  geig_data_handling_0/min_counter_RNIDALS1\[6\]/Y  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/B  geig_data_handling_0/min_counter_RNIMHVQ2\[2\]/Y  geig_data_handling_0/geig_counts_RNO\[13\]/C  geig_data_handling_0/geig_counts_RNO\[13\]/Y  geig_data_handling_0/geig_counts\[13\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/state_b_RNIFOV12\[0\]/B  spi_mode_config2_0/state_b_RNIFOV12\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/B  spi_mode_config2_0/chip_state_RNIBMR25\[1\]/Y  spi_mode_config2_0/read_data\[7\]/E  	(99999.3:99999.3:99999.3) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/state_b_RNI354I1\[0\]/A  spi_mode_config2_0/state_b_RNI354I1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/A  spi_mode_config2_0/state_b_RNIT9661_1\[0\]/Y  spi_mode_config2_0/state_b_RNI354I1\[0\]/A  spi_mode_config2_0/state_b_RNI354I1\[0\]/Y  spi_mode_config2_0/byte_tracker_b_RNIAN2T3/B  spi_mode_config2_0/byte_tracker_b_RNIAN2T3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/state_b_RNIT9661\[0\]/B  spi_mode_config2_0/state_b_RNIT9661\[0\]/Y  spi_mode_config2_0/tx_state_RNO_3\[0\]/A  spi_mode_config2_0/tx_state_RNO_3\[0\]/Y  spi_mode_config2_0/tx_state_RNO_2\[0\]/A  spi_mode_config2_0/tx_state_RNO_2\[0\]/Y  spi_mode_config2_0/tx_state_RNO\[0\]/C  spi_mode_config2_0/tx_state_RNO\[0\]/Y  spi_mode_config2_0/tx_state\[0\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT orbit_control_0/cntr\[7\]/CLK  orbit_control_0/cntr\[7\]/Q  orbit_control_0/cntr_RNI9L1G\[6\]/B  orbit_control_0/cntr_RNI9L1G\[6\]/Y  orbit_control_0/cntr_RNI942M\[9\]/B  orbit_control_0/cntr_RNI942M\[9\]/Y  orbit_control_0/cntr_RNIOOCM\[12\]/B  orbit_control_0/cntr_RNIOOCM\[12\]/Y  orbit_control_0/tx_enable_reg_RNO/B  orbit_control_0/tx_enable_reg_RNO/Y  orbit_control_0/tx_enable_reg/E  	(99999.5:99999.5:99999.5) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNI04271/B  spi_mode_config2_0/byte_tracker_b_0_RNI04271/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/B  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/B  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_23\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_23\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNI04271/B  spi_mode_config2_0/byte_tracker_b_0_RNI04271/Y  spi_mode_config2_0/config_cntr_b_RNIF8U81\[6\]/A  spi_mode_config2_0/config_cntr_b_RNIF8U81\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/B  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_15\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/B  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_17\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNI04271/B  spi_mode_config2_0/byte_tracker_b_0_RNI04271/Y  spi_mode_config2_0/config_cntr_b_RNI92U81\[0\]/A  spi_mode_config2_0/config_cntr_b_RNI92U81\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/B  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_26\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_26\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_tracker_b_0_RNI04271/B  spi_mode_config2_0/byte_tracker_b_0_RNI04271/Y  spi_mode_config2_0/byte_out_a_RNO_25\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_25\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/A  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/A  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/A  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/Y  spi_mode_config2_0/start_a_RNO_0/C  spi_mode_config2_0/start_a_RNO_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/B  spi_mode_config2_0/config_cntr_b_RNICVAR\[6\]/Y  spi_mode_config2_0/config_cntr_b_RNINTLM1\[5\]/A  spi_mode_config2_0/config_cntr_b_RNINTLM1\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/A  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_13\[2\]/A  spi_mode_config2_0/byte_out_a_RNO_13\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/A  spi_mode_config2_0/config_cntr_b_RNI9H9L4\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_10\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_10\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNIG3V01\[6\]/B  spi_mode_config2_0/config_cntr_b_RNIG3V01\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNIG3V01\[6\]/B  spi_mode_config2_0/config_cntr_b_RNIG3V01\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNIG3V01\[6\]/B  spi_mode_config2_0/config_cntr_b_RNIG3V01\[6\]/Y  spi_mode_config2_0/start_a_RNO_4/C  spi_mode_config2_0/start_a_RNO_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_25\[3\]/B  spi_mode_config2_0/byte_out_a_RNO_25\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_21\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_21\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_20\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_20\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_22\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_22\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/start_a_RNO_3/A  spi_mode_config2_0/start_a_RNO_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_13\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_13\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNI59MC1\[0\]/C  spi_mode_config2_0/config_cntr_b_RNI59MC1\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/state_a_RNO_3\[1\]/B  spi_mode_config2_0/state_a_RNO_3\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIFCJ12\[0\]/A  spi_mode_config2_0/config_cntr_b_RNIFCJ12\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_20\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_20\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_18\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_18\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_22\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_22\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_17\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/start_a_RNO_3/A  spi_mode_config2_0/start_a_RNO_3/Y  spi_mode_config2_0/start_a_RNO_2/A  spi_mode_config2_0/start_a_RNO_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_12\[5\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[5\]/A  spi_mode_config2_0/byte_out_a_RNO_9\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/A  spi_mode_config2_0/byte_out_a_RNO_17\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP\[1\]/B  spi_mode_config2_0/state_b_RNITQEP\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_13\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_13\[6\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/B  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/chip_state_RNO_11\[1\]/B  spi_mode_config2_0/chip_state_RNO_11\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_a_RNO_4\[0\]/C  spi_mode_config2_0/state_a_RNO_4\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/chip_state_ns_0_0_0_a2_7_RNO\[1\]/B  spi_mode_config2_0/chip_state_ns_0_0_0_a2_7_RNO\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/state_a_RNO_3\[1\]/A  spi_mode_config2_0/state_a_RNO_3\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/byte_tracker_a_11_i_i_a2_7/B  spi_mode_config2_0/byte_tracker_a_11_i_i_a2_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP\[2\]/Y  spi_mode_config2_0/chip_state_RNO_11\[1\]/B  spi_mode_config2_0/chip_state_RNO_11\[1\]/Y  spi_mode_config2_0/chip_state_RNO_5\[1\]/B  spi_mode_config2_0/chip_state_RNO_5\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/state_a_RNO_3\[0\]/A  spi_mode_config2_0/state_a_RNO_3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_7/A  spi_mode_config2_0/byte_tracker_a_RNO_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIS8H95\[4\]/A  spi_mode_config2_0/config_cntr_b_RNIS8H95\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/byte_tracker_a_RNO_7/A  spi_mode_config2_0/byte_tracker_a_RNO_7/Y  spi_mode_config2_0/byte_tracker_a_RNO_3/B  spi_mode_config2_0/byte_tracker_a_RNO_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/config_cntr_b_RNINTLM1\[5\]/C  spi_mode_config2_0/config_cntr_b_RNINTLM1\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIS8H95\[4\]/A  spi_mode_config2_0/config_cntr_b_RNIS8H95\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_8\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_8\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_1\[2\]/Y  spi_mode_config2_0/config_cntr_b_RNIS8H95\[4\]/A  spi_mode_config2_0/config_cntr_b_RNIS8H95\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_11\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_11\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_19\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_19\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/state_b_RNI354I1\[2\]/B  spi_mode_config2_0/state_b_RNI354I1\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/A  spi_mode_config2_0/state_b_RNITQEP_0\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_19\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_19\[7\]/Y  spi_mode_config2_0/byte_out_a_RNO_15\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_15\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_tr3_2_o3/B  read_buffer_0/init_stage_tr3_2_o3/Y  read_buffer_0/init_stage_tr3_2_a3_0/C  read_buffer_0/init_stage_tr3_2_a3_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/state_b_RNI354I1\[2\]/B  spi_mode_config2_0/state_b_RNI354I1\[2\]/Y  spi_mode_config2_0/begin_pass_a_RNO_2/A  spi_mode_config2_0/begin_pass_a_RNO_2/Y  spi_mode_config2_0/begin_pass_a_RNO_0/C  spi_mode_config2_0/begin_pass_a_RNO_0/Y  spi_mode_config2_0/begin_pass_a_RNO/C  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_0\[2\]/Y  spi_mode_config2_0/state_b_RNI354I1\[2\]/B  spi_mode_config2_0/state_b_RNI354I1\[2\]/Y  spi_mode_config2_0/begin_pass_a_RNO/A  spi_mode_config2_0/begin_pass_a_RNO/Y  spi_mode_config2_0/begin_pass_a/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNIM4ES\[0\]/B  spi_master_0/sck_q_RNIM4ES\[0\]/Y  spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO_0/C  spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/B  memory_controller_0/geig_buffer_RNIGL6V2\[49\]/Y  memory_controller_0/geig_buffer_RNIM40L8\[49\]/A  memory_controller_0/geig_buffer_RNIM40L8\[49\]/Y  memory_controller_0/data_buffer_RNIMACII\[49\]/A  memory_controller_0/data_buffer_RNIMACII\[49\]/Y  memory_controller_0/data_buffer_RNO\[33\]/B  memory_controller_0/data_buffer_RNO\[33\]/Y  memory_controller_0/data_buffer\[33\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/B  memory_controller_0/geig_buffer_RNI9F7V2\[51\]/Y  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/A  memory_controller_0/geig_buffer_RNI8O1L8\[51\]/Y  memory_controller_0/data_buffer_RNI1OEII\[51\]/A  memory_controller_0/data_buffer_RNI1OEII\[51\]/Y  memory_controller_0/data_buffer_RNO\[35\]/B  memory_controller_0/data_buffer_RNO\[35\]/Y  memory_controller_0/data_buffer\[35\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/B  memory_controller_0/geig_buffer_RNIDJ7V2\[55\]/Y  memory_controller_0/geig_buffer_RNIG02L8\[55\]/A  memory_controller_0/geig_buffer_RNIG02L8\[55\]/Y  memory_controller_0/data_buffer_RNID4FII\[55\]/A  memory_controller_0/data_buffer_RNID4FII\[55\]/Y  memory_controller_0/data_buffer_RNO\[39\]/B  memory_controller_0/data_buffer_RNO\[39\]/Y  memory_controller_0/data_buffer\[39\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/B  memory_controller_0/geig_buffer_RNIJR9V2\[79\]/Y  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/A  memory_controller_0/geig_buffer_RNIB6JS8\[79\]/Y  memory_controller_0/data_buffer_RNIEI2QI\[79\]/A  memory_controller_0/data_buffer_RNIEI2QI\[79\]/Y  memory_controller_0/data_buffer_RNO\[79\]/A  memory_controller_0/data_buffer_RNO\[79\]/Y  memory_controller_0/data_buffer\[79\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/B  memory_controller_0/geig_buffer_RNIHP9V2\[77\]/Y  memory_controller_0/geig_buffer_RNI72JS8\[77\]/A  memory_controller_0/geig_buffer_RNI72JS8\[77\]/Y  memory_controller_0/data_buffer_RNI8C2QI\[77\]/A  memory_controller_0/data_buffer_RNI8C2QI\[77\]/Y  memory_controller_0/data_buffer_RNO\[77\]/A  memory_controller_0/data_buffer_RNO\[77\]/Y  memory_controller_0/data_buffer\[77\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/B  memory_controller_0/geig_buffer_RNIFN9V2\[75\]/Y  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/B  memory_controller_0/geig_buffer_RNIV1V5B\[75\]/Y  memory_controller_0/data_buffer_RNIU9E3L\[75\]/A  memory_controller_0/data_buffer_RNIU9E3L\[75\]/Y  memory_controller_0/data_buffer_RNO\[75\]/A  memory_controller_0/data_buffer_RNO\[75\]/Y  memory_controller_0/data_buffer\[75\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/B  memory_controller_0/geig_buffer_RNIDL9V2\[73\]/Y  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/A  memory_controller_0/geig_buffer_RNIVPIS8\[73\]/Y  memory_controller_0/data_buffer_RNISV1QI\[73\]/A  memory_controller_0/data_buffer_RNISV1QI\[73\]/Y  memory_controller_0/data_buffer_RNO\[73\]/A  memory_controller_0/data_buffer_RNO\[73\]/Y  memory_controller_0/data_buffer\[73\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/B  memory_controller_0/geig_buffer_RNIGN8V2\[67\]/Y  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/A  memory_controller_0/geig_buffer_RNI5UGS8\[67\]/Y  memory_controller_0/data_buffer_RNI56VPI\[67\]/A  memory_controller_0/data_buffer_RNI56VPI\[67\]/Y  memory_controller_0/data_buffer_RNO\[67\]/A  memory_controller_0/data_buffer_RNO\[67\]/Y  memory_controller_0/data_buffer\[67\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/B  memory_controller_0/geig_buffer_RNIEL8V2\[65\]/Y  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/A  memory_controller_0/geig_buffer_RNI1QGS8\[65\]/Y  memory_controller_0/data_buffer_RNIVVUPI\[65\]/A  memory_controller_0/data_buffer_RNIVVUPI\[65\]/Y  memory_controller_0/data_buffer_RNO\[65\]/A  memory_controller_0/data_buffer_RNO\[65\]/Y  memory_controller_0/data_buffer\[65\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/B  memory_controller_0/geig_buffer_RNICJ8V2\[63\]/Y  memory_controller_0/geig_buffer_RNITLGS8\[63\]/A  memory_controller_0/geig_buffer_RNITLGS8\[63\]/Y  memory_controller_0/data_buffer_RNIPPUPI\[63\]/A  memory_controller_0/data_buffer_RNIPPUPI\[63\]/Y  memory_controller_0/data_buffer_RNO\[47\]/B  memory_controller_0/data_buffer_RNO\[47\]/Y  memory_controller_0/data_buffer\[47\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/B  memory_controller_0/geig_buffer_RNIAH8V2\[61\]/Y  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/A  memory_controller_0/geig_buffer_RNIPHGS8\[61\]/Y  memory_controller_0/data_buffer_RNIJJUPI\[61\]/A  memory_controller_0/data_buffer_RNIJJUPI\[61\]/Y  memory_controller_0/data_buffer_RNO\[45\]/B  memory_controller_0/data_buffer_RNO\[45\]/Y  memory_controller_0/data_buffer\[45\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/B  memory_controller_0/geig_buffer_RNIHN7V2\[59\]/Y  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/B  memory_controller_0/geig_buffer_RNIKCEUA\[59\]/Y  memory_controller_0/data_buffer_RNILKRRK\[59\]/A  memory_controller_0/data_buffer_RNILKRRK\[59\]/Y  memory_controller_0/data_buffer_RNO\[43\]/B  memory_controller_0/data_buffer_RNO\[43\]/Y  memory_controller_0/data_buffer\[43\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/B  memory_controller_0/geig_buffer_RNIFL7V2\[57\]/Y  memory_controller_0/geig_buffer_RNIK42L8\[57\]/A  memory_controller_0/geig_buffer_RNIK42L8\[57\]/Y  memory_controller_0/data_buffer_RNIJAFII\[57\]/A  memory_controller_0/data_buffer_RNIJAFII\[57\]/Y  memory_controller_0/data_buffer_RNO\[41\]/B  memory_controller_0/data_buffer_RNO\[41\]/Y  memory_controller_0/data_buffer\[41\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/B  memory_controller_0/geig_buffer_RNIBH7V2\[53\]/Y  memory_controller_0/geig_buffer_RNICS1L8\[53\]/A  memory_controller_0/geig_buffer_RNICS1L8\[53\]/Y  memory_controller_0/data_buffer_RNI7UEII\[53\]/A  memory_controller_0/data_buffer_RNI7UEII\[53\]/Y  memory_controller_0/data_buffer_RNO\[37\]/B  memory_controller_0/data_buffer_RNO\[37\]/Y  memory_controller_0/data_buffer\[37\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/B  memory_controller_0/geig_buffer_RNIIP8V2\[69\]/Y  memory_controller_0/geig_buffer_RNI92HS8\[69\]/A  memory_controller_0/geig_buffer_RNI92HS8\[69\]/Y  memory_controller_0/data_buffer_RNIBCVPI\[69\]/A  memory_controller_0/data_buffer_RNIBCVPI\[69\]/Y  memory_controller_0/data_buffer_RNO\[69\]/A  memory_controller_0/data_buffer_RNO\[69\]/Y  memory_controller_0/data_buffer\[69\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/B  memory_controller_0/geig_buffer_RNIBJ9V2\[71\]/Y  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/A  memory_controller_0/geig_buffer_RNIRLIS8\[71\]/Y  memory_controller_0/data_buffer_RNIMP1QI\[71\]/A  memory_controller_0/data_buffer_RNIMP1QI\[71\]/Y  memory_controller_0/data_buffer_RNO\[71\]/A  memory_controller_0/data_buffer_RNO\[71\]/Y  memory_controller_0/data_buffer\[71\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/B  memory_controller_0/geig_buffer_RNIPVJA3\[6\]/Y  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/A  memory_controller_0/geig_buffer_RNI6Q3T8\[6\]/Y  memory_controller_0/data_buffer_RNIFCNPI\[6\]/A  memory_controller_0/data_buffer_RNIFCNPI\[6\]/Y  memory_controller_0/data_buffer_RNO\[6\]/A  memory_controller_0/data_buffer_RNO\[6\]/Y  memory_controller_0/data_buffer\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNILRJA3\[2\]/B  memory_controller_0/geig_buffer_RNILRJA3\[2\]/Y  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/A  memory_controller_0/geig_buffer_RNIUH3T8\[2\]/Y  memory_controller_0/data_buffer_RNI30NPI\[2\]/A  memory_controller_0/data_buffer_RNI30NPI\[2\]/Y  memory_controller_0/data_buffer_RNO\[2\]/A  memory_controller_0/data_buffer_RNO\[2\]/Y  memory_controller_0/data_buffer\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/B  memory_controller_0/geig_buffer_RNIKQJA3\[1\]/Y  memory_controller_0/geig_buffer_RNISF3T8\[1\]/A  memory_controller_0/geig_buffer_RNISF3T8\[1\]/Y  memory_controller_0/data_buffer_RNI0TMPI\[1\]/A  memory_controller_0/data_buffer_RNI0TMPI\[1\]/Y  memory_controller_0/data_buffer_RNO\[1\]/A  memory_controller_0/data_buffer_RNO\[1\]/Y  memory_controller_0/data_buffer\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  geig_data_handling_0/G_DATA_STACK_1\[0\]/Q  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/B  memory_controller_0/geig_buffer_RNIJPJA3\[0\]/Y  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/B  memory_controller_0/geig_buffer_RNIMHF6B\[0\]/Y  memory_controller_0/data_buffer_RNIPT23L\[0\]/A  memory_controller_0/data_buffer_RNIPT23L\[0\]/Y  memory_controller_0/data_buffer_RNO\[0\]/A  memory_controller_0/data_buffer_RNO\[0\]/Y  memory_controller_0/data_buffer\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/position_RNI53NV4\[0\]/C  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(99999.5:99999.5:99999.5) )

    (PATHCONSTRAINT read_buffer_0/position\[1\]/CLK  read_buffer_0/position\[1\]/Q  read_buffer_0/position_RNIVT0O\[0\]/B  read_buffer_0/position_RNIVT0O\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/busy_enable_RNO/B  spi_master_0/busy_enable_RNO/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[0\]/CLK  spi_master_0/state_q\[0\]/Q  spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO/S  spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIVSEP_2\[2\]/B  spi_mode_config2_0/state_b_RNIVSEP_2\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/begin_pass_b_RNIFTGN/B  spi_mode_config2_0/begin_pass_b_RNIFTGN/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_a_RNO_7\[2\]/B  spi_mode_config2_0/state_a_RNO_7\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIFC841\[1\]/B  spi_mode_config2_0/state_b_RNIFC841\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/byte_tracker_b_0_RNI2NAQ/A  spi_mode_config2_0/byte_tracker_b_0_RNI2NAQ/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNIJKTS1\[1\]/A  spi_mode_config2_0/state_b_RNIJKTS1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/chip_state_RNO_10\[1\]/C  spi_mode_config2_0/chip_state_RNO_10\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/start_a_RNO_1/B  spi_mode_config2_0/start_a_RNO_1/Y  spi_mode_config2_0/start_a_RNO/B  spi_mode_config2_0/start_a_RNO/Y  spi_mode_config2_0/start_a/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_b_RNII5CS\[1\]/B  spi_mode_config2_0/state_b_RNII5CS\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[1\]/CLK  spi_mode_config2_0/state_b\[1\]/Q  spi_mode_config2_0/state_a_RNO_1\[1\]/A  spi_mode_config2_0/state_a_RNO_1\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_a_RNO_3\[0\]/C  spi_mode_config2_0/state_a_RNO_3\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/B  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNI48LO\[0\]/A  spi_mode_config2_0/state_b_RNI48LO\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNIQ3LR2\[0\]/B  spi_mode_config2_0/state_b_RNIQ3LR2\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/config_cntr_b_RNIAK6S\[0\]/A  spi_mode_config2_0/config_cntr_b_RNIAK6S\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/chip_state_RNO_11\[1\]/A  spi_mode_config2_0/chip_state_RNO_11\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/chip_state_RNO_9\[1\]/C  spi_mode_config2_0/chip_state_RNO_9\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_a_RNO_2\[2\]/A  spi_mode_config2_0/state_a_RNO_2\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_a_RNO_4\[1\]/A  spi_mode_config2_0/state_a_RNO_4\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_b_RNII5CS\[1\]/C  spi_mode_config2_0/state_b_RNII5CS\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/state_a_RNO_5\[2\]/A  spi_mode_config2_0/state_a_RNO_5\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_23\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_23\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/byte_tracker_a_RNO_5/B  spi_mode_config2_0/byte_tracker_a_RNO_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[0\]/CLK  spi_mode_config2_0/state_b\[0\]/Q  spi_mode_config2_0/byte_out_a_19_1_a2_7\[2\]/A  spi_mode_config2_0/byte_out_a_19_1_a2_7\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIVSEP_2\[2\]/A  spi_mode_config2_0/state_b_RNIVSEP_2\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/config_cntr_b_RNICM6S\[0\]/C  spi_mode_config2_0/config_cntr_b_RNICM6S\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIC2JS\[2\]/B  spi_mode_config2_0/state_b_RNIC2JS\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_a_RNO_7\[2\]/C  spi_mode_config2_0/state_a_RNO_7\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/begin_pass_b_RNIGUGN/B  spi_mode_config2_0/begin_pass_b_RNIGUGN/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_b_RNIUREP\[2\]/A  spi_mode_config2_0/state_b_RNIUREP\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/chip_state_RNO_12\[1\]/B  spi_mode_config2_0/chip_state_RNO_12\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/state_b\[2\]/CLK  spi_mode_config2_0/state_b\[2\]/Q  spi_mode_config2_0/state_a_RNO_2\[2\]/C  spi_mode_config2_0/state_a_RNO_2\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/sck_q_RNIHP3J\[1\]/B  spi_master_0/sck_q_RNIHP3J\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/state_q\[1\]/CLK  spi_master_0/state_q\[1\]/Q  spi_master_0/un1_rst_1_inferred_clock_RNO_1/B  spi_master_0/un1_rst_1_inferred_clock_RNO_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/read_cmd_RNO/B  read_buffer_0/read_cmd_RNO/Y  read_buffer_0/read_cmd/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/position_RNI53NV4\[0\]/A  read_buffer_0/position_RNI53NV4\[0\]/Y  read_buffer_0/buffer_b\[15\]/E  	(99999.5:99999.5:99999.5) )

    (PATHCONSTRAINT read_buffer_0/position\[0\]/CLK  read_buffer_0/position\[0\]/Q  read_buffer_0/position_RNIVT0O\[0\]/A  read_buffer_0/position_RNIVT0O\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  memory_controller_0/schedule72_6/B  memory_controller_0/schedule72_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  memory_controller_0/address_out_9\[6\]/B  memory_controller_0/address_out_9\[6\]/Y  memory_controller_0/address_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  orbit_control_0/un1_read_address_a_4_m19/C  orbit_control_0/un1_read_address_a_4_m19/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  orbit_control_0/un1_read_address_a_4_m63/B  orbit_control_0/un1_read_address_a_4_m63/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  read_buffer_0/read_cmd4_i_a3_15_0/B  read_buffer_0/read_cmd4_i_a3_15_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[6\]/CLK  write_address_traversal_0/address\[6\]/Q  read_buffer_0/init_stage_tr4_41_0_i_a3_0/A  read_buffer_0/init_stage_tr4_41_0_i_a3_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  memory_controller_0/address_out_9\[7\]/B  memory_controller_0/address_out_9\[7\]/Y  memory_controller_0/address_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  memory_controller_0/schedule72_NE_5/A  memory_controller_0/schedule72_NE_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  orbit_control_0/un1_read_address_a_4_m22/C  orbit_control_0/un1_read_address_a_4_m22/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  orbit_control_0/un1_read_address_a_4_m61/A  orbit_control_0/un1_read_address_a_4_m61/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  read_buffer_0/read_cmd4_i_a3_15_9/B  read_buffer_0/read_cmd4_i_a3_15_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[7\]/CLK  write_address_traversal_0/address\[7\]/Q  read_buffer_0/init_stage_tr4_41_0_i_a3_0/B  read_buffer_0/init_stage_tr4_41_0_i_a3_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  memory_controller_0/schedule72_5/B  memory_controller_0/schedule72_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  memory_controller_0/address_out_9\[5\]/B  memory_controller_0/address_out_9\[5\]/Y  memory_controller_0/address_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  orbit_control_0/un1_read_address_a_4_m16/C  orbit_control_0/un1_read_address_a_4_m16/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  orbit_control_0/un1_read_address_a_4_m65/B  orbit_control_0/un1_read_address_a_4_m65/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  read_buffer_0/init_stage_tr4_32_0_i_a2/B  read_buffer_0/init_stage_tr4_32_0_i_a2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[5\]/CLK  write_address_traversal_0/address\[5\]/Q  read_buffer_0/read_cmd4_i_a3_15_3/B  read_buffer_0/read_cmd4_i_a3_15_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  memory_controller_0/address_out_9\[13\]/B  memory_controller_0/address_out_9\[13\]/Y  memory_controller_0/address_out\[13\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  memory_controller_0/schedule72_NE_8/A  memory_controller_0/schedule72_NE_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  orbit_control_0/un1_read_address_a_4_m40/C  orbit_control_0/un1_read_address_a_4_m40/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  orbit_control_0/un1_read_address_a_4_m49/B  orbit_control_0/un1_read_address_a_4_m49/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  read_buffer_0/init_stage_RNO_15\[1\]/B  read_buffer_0/init_stage_RNO_15\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  read_buffer_0/read_cmd4_i_a3_15_11/B  read_buffer_0/read_cmd4_i_a3_15_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[13\]/CLK  write_address_traversal_0/address\[13\]/Q  read_buffer_0/init_stage_RNO_9\[1\]/C  read_buffer_0/init_stage_RNO_9\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  memory_controller_0/address_out_9\[8\]/B  memory_controller_0/address_out_9\[8\]/Y  memory_controller_0/address_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  orbit_control_0/un1_read_address_a_4_m25/C  orbit_control_0/un1_read_address_a_4_m25/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  orbit_control_0/un1_read_address_a_4_m24/B  orbit_control_0/un1_read_address_a_4_m24/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  read_buffer_0/read_cmd4_i_a3_15_3/A  read_buffer_0/read_cmd4_i_a3_15_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[8\]/CLK  write_address_traversal_0/address\[8\]/Q  read_buffer_0/init_stage_tr4_41_0_i_a3_1/A  read_buffer_0/init_stage_tr4_41_0_i_a3_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  memory_controller_0/address_out_9\[10\]/B  memory_controller_0/address_out_9\[10\]/Y  memory_controller_0/address_out\[10\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  memory_controller_0/schedule72_NE_7/A  memory_controller_0/schedule72_NE_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  orbit_control_0/un1_read_address_a_4_m31/C  orbit_control_0/un1_read_address_a_4_m31/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  orbit_control_0/un1_read_address_a_4_m55_0/A  orbit_control_0/un1_read_address_a_4_m55_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  read_buffer_0/init_stage_tr4_44_0_i_a3_3/B  read_buffer_0/init_stage_tr4_44_0_i_a3_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[10\]/CLK  write_address_traversal_0/address\[10\]/Q  read_buffer_0/read_cmd4_i_a3_15_9/C  read_buffer_0/read_cmd4_i_a3_15_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  memory_controller_0/address_out_9\[9\]/B  memory_controller_0/address_out_9\[9\]/Y  memory_controller_0/address_out\[9\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  memory_controller_0/schedule72_NE_6/A  memory_controller_0/schedule72_NE_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  orbit_control_0/un1_read_address_a_4_m28/C  orbit_control_0/un1_read_address_a_4_m28/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  orbit_control_0/un1_read_address_a_4_m57/C  orbit_control_0/un1_read_address_a_4_m57/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  read_buffer_0/read_cmd4_i_a3_15_4/B  read_buffer_0/read_cmd4_i_a3_15_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[9\]/CLK  write_address_traversal_0/address\[9\]/Q  read_buffer_0/init_stage_tr4_41_0_i_a3_1/B  read_buffer_0/init_stage_tr4_41_0_i_a3_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/sck_q_RNIHP3J\[1\]/A  spi_master_0/sck_q_RNIHP3J\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/sck_q\[1\]/CLK  spi_master_0/sck_q\[1\]/Q  spi_master_0/ctr_q_RNI55KA_0\[2\]/A  spi_master_0/ctr_q_RNI55KA_0\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_master_0/un1_rst_1_inferred_clock_RNO_0/C  spi_master_0/un1_rst_1_inferred_clock_RNO_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  SS_pad/D  SS_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/ss_b/CLK  spi_mode_config2_0/ss_b/Q  spi_mode_config2_0/ss_a_RNO/C  spi_mode_config2_0/ss_a_RNO/Y  spi_mode_config2_0/ss_a/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_master_0/sck_q\[0\]/CLK  spi_master_0/sck_q\[0\]/Q  spi_master_0/un1_rst_1_inferred_clock_RNO_0/B  spi_master_0/un1_rst_1_inferred_clock_RNO_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  memory_controller_0/schedule72_14/B  memory_controller_0/schedule72_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  memory_controller_0/address_out_9\[14\]/B  memory_controller_0/address_out_9\[14\]/Y  memory_controller_0/address_out\[14\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  orbit_control_0/un1_read_address_a_4_m43/C  orbit_control_0/un1_read_address_a_4_m43/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  orbit_control_0/un1_read_address_a_4_m47_0/A  orbit_control_0/un1_read_address_a_4_m47_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  read_buffer_0/init_stage_tr4_27_0_i_o2/B  read_buffer_0/init_stage_tr4_27_0_i_o2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[14\]/CLK  write_address_traversal_0/address\[14\]/Q  read_buffer_0/read_cmd4_i_a3_15_5/A  read_buffer_0/read_cmd4_i_a3_15_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  memory_controller_0/address_out_9\[16\]/B  memory_controller_0/address_out_9\[16\]/Y  memory_controller_0/address_out\[16\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  memory_controller_0/schedule72_NE_1/A  memory_controller_0/schedule72_NE_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I16_un1_CO1/B  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I16_un1_CO1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I16_S/B  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I16_S/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  read_buffer_0/init_stage_RNO_14\[1\]/A  read_buffer_0/init_stage_RNO_14\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  read_buffer_0/read_cmd4_i_a3_15_11/C  read_buffer_0/read_cmd4_i_a3_15_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[16\]/CLK  write_address_traversal_0/address\[16\]/Q  read_buffer_0/init_stage_RNO_10\[1\]/A  read_buffer_0/init_stage_RNO_10\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  memory_controller_0/address_out_9\[17\]/B  memory_controller_0/address_out_9\[17\]/Y  memory_controller_0/address_out\[17\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  memory_controller_0/schedule72_NE_2/A  memory_controller_0/schedule72_NE_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_CO1/B  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_CO1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_S/B  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_S/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  read_buffer_0/init_stage_RNO_14\[1\]/B  read_buffer_0/init_stage_RNO_14\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  read_buffer_0/read_cmd4_i_a3_15_7/A  read_buffer_0/read_cmd4_i_a3_15_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[17\]/CLK  write_address_traversal_0/address\[17\]/Q  read_buffer_0/init_stage_RNO_10\[1\]/B  read_buffer_0/init_stage_RNO_10\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  memory_controller_0/address_out_9\[12\]/B  memory_controller_0/address_out_9\[12\]/Y  memory_controller_0/address_out\[12\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  orbit_control_0/un1_read_address_a_4_m36/B  orbit_control_0/un1_read_address_a_4_m36/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  orbit_control_0/un1_read_address_a_4_m37/C  orbit_control_0/un1_read_address_a_4_m37/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  read_buffer_0/init_stage_RNO_15\[1\]/A  read_buffer_0/init_stage_RNO_15\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  read_buffer_0/read_cmd4_i_a3_15_4/A  read_buffer_0/read_cmd4_i_a3_15_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[12\]/CLK  write_address_traversal_0/address\[12\]/Q  read_buffer_0/init_stage_RNO_9\[1\]/B  read_buffer_0/init_stage_RNO_9\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  memory_controller_0/address_out_9\[15\]/B  memory_controller_0/address_out_9\[15\]/Y  memory_controller_0/address_out\[15\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  memory_controller_0/schedule72_NE_0/A  memory_controller_0/schedule72_NE_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  orbit_control_0/un1_read_address_a_4_m77/C  orbit_control_0/un1_read_address_a_4_m77/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  orbit_control_0/un1_read_address_a_4_m45/B  orbit_control_0/un1_read_address_a_4_m45/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  read_buffer_0/init_stage_tr4_27_0_i_o2/A  read_buffer_0/init_stage_tr4_27_0_i_o2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[15\]/CLK  write_address_traversal_0/address\[15\]/Q  read_buffer_0/read_cmd4_i_a3_15_7/B  read_buffer_0/read_cmd4_i_a3_15_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  memory_controller_0/address_out_9\[15\]/A  memory_controller_0/address_out_9\[15\]/Y  memory_controller_0/address_out\[15\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  memory_controller_0/schedule72_NE_0/B  memory_controller_0/schedule72_NE_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  orbit_control_0/un1_read_address_a_4_m77/B  orbit_control_0/un1_read_address_a_4_m77/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[15\]/CLK  read_address_traversal_0/address\[15\]/Q  orbit_control_0/un1_read_address_a_4_m45/A  orbit_control_0/un1_read_address_a_4_m45/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  memory_controller_0/schedule72_14/A  memory_controller_0/schedule72_14/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  memory_controller_0/address_out_9\[14\]/A  memory_controller_0/address_out_9\[14\]/Y  memory_controller_0/address_out\[14\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  orbit_control_0/un1_read_address_a_4_m43/B  orbit_control_0/un1_read_address_a_4_m43/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[14\]/CLK  read_address_traversal_0/address\[14\]/Q  orbit_control_0/un1_read_address_a_4_m47_0/B  orbit_control_0/un1_read_address_a_4_m47_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  memory_controller_0/address_out_9\[13\]/A  memory_controller_0/address_out_9\[13\]/Y  memory_controller_0/address_out\[13\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  memory_controller_0/schedule72_NE_8/B  memory_controller_0/schedule72_NE_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  orbit_control_0/un1_read_address_a_4_m40/B  orbit_control_0/un1_read_address_a_4_m40/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[13\]/CLK  read_address_traversal_0/address\[13\]/Q  orbit_control_0/un1_read_address_a_4_m49/A  orbit_control_0/un1_read_address_a_4_m49/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[7\]/CLK  spi_mode_config2_0/byte_out_b\[7\]/Q  spi_mode_config2_0/byte_out_a_RNO_12\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_12\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[7\]/CLK  spi_mode_config2_0/byte_out_b\[7\]/Q  spi_mode_config2_0/byte_out_a_RNO_17\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_17\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[7\]/CLK  spi_mode_config2_0/byte_out_b\[7\]/Q  spi_mode_config2_0/byte_out_a_RNO_18\[7\]/C  spi_mode_config2_0/byte_out_a_RNO_18\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[7\]/CLK  spi_mode_config2_0/byte_out_b\[7\]/Q  spi_mode_config2_0/byte_out_a_RNO_23\[7\]/B  spi_mode_config2_0/byte_out_a_RNO_23\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[7\]/CLK  spi_mode_config2_0/byte_out_b\[7\]/Q  spi_mode_config2_0/byte_out_b_RNINDNJ\[0\]/B  spi_mode_config2_0/byte_out_b_RNINDNJ\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[7\]/CLK  spi_mode_config2_0/byte_out_b\[7\]/Q  spi_mode_config2_0/byte_out_a_RNO_19\[7\]/A  spi_mode_config2_0/byte_out_a_RNO_19\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  memory_controller_0/schedule72_4/B  memory_controller_0/schedule72_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  memory_controller_0/address_out_9\[4\]/B  memory_controller_0/address_out_9\[4\]/Y  memory_controller_0/address_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  orbit_control_0/un1_read_address_a_4_m13/C  orbit_control_0/un1_read_address_a_4_m13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  orbit_control_0/un1_read_address_a_4_m67/C  orbit_control_0/un1_read_address_a_4_m67/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  read_buffer_0/init_stage_tr4_32_0_i_a2/A  read_buffer_0/init_stage_tr4_32_0_i_a2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[4\]/CLK  write_address_traversal_0/address\[4\]/Q  read_buffer_0/read_cmd4_i_a3_15_1/B  read_buffer_0/read_cmd4_i_a3_15_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  memory_controller_0/schedule72_0/B  memory_controller_0/schedule72_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  memory_controller_0/address_out_9\[0\]/B  memory_controller_0/address_out_9\[0\]/Y  memory_controller_0/address_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  orbit_control_0/un1_read_address_a_4_m1/A  orbit_control_0/un1_read_address_a_4_m1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  orbit_control_0/tx_enable_reg_RNO_12/B  orbit_control_0/tx_enable_reg_RNO_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  read_buffer_0/init_stage_RNO_11\[1\]/A  read_buffer_0/init_stage_RNO_11\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/A  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[0\]/CLK  write_address_traversal_0/address\[0\]/Q  read_buffer_0/init_stage_RNO_13\[1\]/A  read_buffer_0/init_stage_RNO_13\[1\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/C  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  memory_controller_0/schedule72_2/B  memory_controller_0/schedule72_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  memory_controller_0/address_out_9\[2\]/B  memory_controller_0/address_out_9\[2\]/Y  memory_controller_0/address_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  orbit_control_0/un1_read_address_a_4_m7/C  orbit_control_0/un1_read_address_a_4_m7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  orbit_control_0/un1_read_address_a_4_m71/C  orbit_control_0/un1_read_address_a_4_m71/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  read_buffer_0/read_cmd4_i_a3_15_1/A  read_buffer_0/read_cmd4_i_a3_15_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[2\]/CLK  write_address_traversal_0/address\[2\]/Q  read_buffer_0/init_stage_ns_i_a2_2_tz_2\[1\]/C  read_buffer_0/init_stage_ns_i_a2_2_tz_2\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  memory_controller_0/address_out_9\[3\]/B  memory_controller_0/address_out_9\[3\]/Y  memory_controller_0/address_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  memory_controller_0/schedule72_NE_3/A  memory_controller_0/schedule72_NE_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  orbit_control_0/un1_read_address_a_4_m10/C  orbit_control_0/un1_read_address_a_4_m10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  orbit_control_0/un1_read_address_a_4_m69/B  orbit_control_0/un1_read_address_a_4_m69/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  read_buffer_0/read_cmd4_i_a3_15_0/A  read_buffer_0/read_cmd4_i_a3_15_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[3\]/CLK  write_address_traversal_0/address\[3\]/Q  read_buffer_0/init_stage_ns_i_a2_2_tz_2\[1\]/B  read_buffer_0/init_stage_ns_i_a2_2_tz_2\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  memory_controller_0/schedule72_11/B  memory_controller_0/schedule72_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  memory_controller_0/address_out_9\[11\]/B  memory_controller_0/address_out_9\[11\]/Y  memory_controller_0/address_out\[11\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  orbit_control_0/un1_read_address_a_4_m34/C  orbit_control_0/un1_read_address_a_4_m34/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  orbit_control_0/un1_read_address_a_4_m53/B  orbit_control_0/un1_read_address_a_4_m53/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  read_buffer_0/init_stage_tr4_44_0_i_a3_3/A  read_buffer_0/init_stage_tr4_44_0_i_a3_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[11\]/CLK  write_address_traversal_0/address\[11\]/Q  read_buffer_0/read_cmd4_i_a3_15_5/B  read_buffer_0/read_cmd4_i_a3_15_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[16\]/CLK  read_address_traversal_0/address\[16\]/Q  memory_controller_0/address_out_9\[16\]/A  memory_controller_0/address_out_9\[16\]/Y  memory_controller_0/address_out\[16\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[16\]/CLK  read_address_traversal_0/address\[16\]/Q  memory_controller_0/schedule72_NE_1/B  memory_controller_0/schedule72_NE_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[16\]/CLK  read_address_traversal_0/address\[16\]/Q  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I16_un1_CO1/C  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I16_un1_CO1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[16\]/CLK  read_address_traversal_0/address\[16\]/Q  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I16_S/A  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I16_S/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  memory_controller_0/address_out_9\[12\]/A  memory_controller_0/address_out_9\[12\]/Y  memory_controller_0/address_out\[12\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  orbit_control_0/un1_read_address_a_4_m36/A  orbit_control_0/un1_read_address_a_4_m36/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[12\]/CLK  read_address_traversal_0/address\[12\]/Q  orbit_control_0/un1_read_address_a_4_m37/B  orbit_control_0/un1_read_address_a_4_m37/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[17\]/CLK  read_address_traversal_0/address\[17\]/Q  memory_controller_0/address_out_9\[17\]/A  memory_controller_0/address_out_9\[17\]/Y  memory_controller_0/address_out\[17\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[17\]/CLK  read_address_traversal_0/address\[17\]/Q  memory_controller_0/schedule72_NE_2/B  memory_controller_0/schedule72_NE_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[17\]/CLK  read_address_traversal_0/address\[17\]/Q  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_CO1/C  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_CO1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[17\]/CLK  read_address_traversal_0/address\[17\]/Q  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_S/C  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_S/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[1\]/CLK  spi_mode_config2_0/byte_out_b\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_10\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_10\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[1\]/CLK  spi_mode_config2_0/byte_out_b\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_23\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_23\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[1\]/CLK  spi_mode_config2_0/byte_out_b\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_28\[1\]/B  spi_mode_config2_0/byte_out_a_RNO_28\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[1\]/CLK  spi_mode_config2_0/byte_out_b\[1\]/Q  spi_mode_config2_0/byte_out_b_RNILBNJ\[4\]/B  spi_mode_config2_0/byte_out_b_RNILBNJ\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[1\]/CLK  spi_mode_config2_0/byte_out_b\[1\]/Q  spi_mode_config2_0/byte_out_a_RNO_17\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_17\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[3\]/CLK  spi_mode_config2_0/byte_out_b\[3\]/Q  spi_mode_config2_0/byte_out_b_RNISMTE2\[3\]/A  spi_mode_config2_0/byte_out_b_RNISMTE2\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[17\]/CLK  read_address_traversal_0/address\[17\]/Q  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_CO1/C  orbit_control_0/un1_read_address_a_4_ADD_19x19_slow_I17_CO1/Y  orbit_control_0/tx_enable_reg_RNO_8/A  orbit_control_0/tx_enable_reg_RNO_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[3\]/CLK  spi_mode_config2_0/byte_out_b\[3\]/Q  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_9\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[3\]/CLK  spi_mode_config2_0/byte_out_b\[3\]/Q  spi_mode_config2_0/byte_out_a_RNO_22\[3\]/C  spi_mode_config2_0/byte_out_a_RNO_22\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[3\]/CLK  spi_mode_config2_0/byte_out_b\[3\]/Q  spi_mode_config2_0/byte_out_a_RNO_23\[3\]/A  spi_mode_config2_0/byte_out_a_RNO_23\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[3\]/CLK  spi_mode_config2_0/byte_out_b\[3\]/Q  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/B  spi_mode_config2_0/tx_free_bytes_RNICLKU2\[1\]/Y  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/B  spi_mode_config2_0/tx_free_bytes_RNIFL2U3\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/A  spi_mode_config2_0/byte_out_a_RNO_7\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_4\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[1\]/Y  spi_mode_config2_0/byte_out_a_RNO\[1\]/B  spi_mode_config2_0/byte_out_a_RNO\[1\]/Y  spi_mode_config2_0/byte_out_a\[1\]/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  memory_controller_0/schedule72_1/B  memory_controller_0/schedule72_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  memory_controller_0/address_out_9\[1\]/B  memory_controller_0/address_out_9\[1\]/Y  memory_controller_0/address_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  orbit_control_0/un1_read_address_a_4_m4/C  orbit_control_0/un1_read_address_a_4_m4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  orbit_control_0/tx_enable_reg_RNO_9/A  orbit_control_0/tx_enable_reg_RNO_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_RNO_11\[1\]/B  read_buffer_0/init_stage_RNO_11\[1\]/Y  read_buffer_0/init_stage_RNO_4\[1\]/A  read_buffer_0/init_stage_RNO_4\[1\]/Y  read_buffer_0/init_stage_RNO_0\[1\]/C  read_buffer_0/init_stage_RNO_0\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/A  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/address\[1\]/CLK  write_address_traversal_0/address\[1\]/Q  read_buffer_0/init_stage_RNO_13\[1\]/B  read_buffer_0/init_stage_RNO_13\[1\]/Y  read_buffer_0/init_stage_RNO_7\[1\]/C  read_buffer_0/init_stage_RNO_7\[1\]/Y  read_buffer_0/init_stage_RNO_2\[1\]/B  read_buffer_0/init_stage_RNO_2\[1\]/Y  read_buffer_0/init_stage_RNO\[1\]/C  read_buffer_0/init_stage_RNO\[1\]/Y  read_buffer_0/init_stage\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  memory_controller_0/address_out_9\[3\]/A  memory_controller_0/address_out_9\[3\]/Y  memory_controller_0/address_out\[3\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  memory_controller_0/schedule72_NE_3/B  memory_controller_0/schedule72_NE_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  orbit_control_0/un1_read_address_a_4_m10/B  orbit_control_0/un1_read_address_a_4_m10/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[3\]/CLK  read_address_traversal_0/address\[3\]/Q  orbit_control_0/un1_read_address_a_4_m69/A  orbit_control_0/un1_read_address_a_4_m69/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  memory_controller_0/schedule72_0/A  memory_controller_0/schedule72_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  memory_controller_0/address_out_9\[0\]/A  memory_controller_0/address_out_9\[0\]/Y  memory_controller_0/address_out\[0\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  orbit_control_0/un1_read_address_a_4_m1/B  orbit_control_0/un1_read_address_a_4_m1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  orbit_control_0/tx_enable_reg_RNO_12/A  orbit_control_0/tx_enable_reg_RNO_12/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  memory_controller_0/schedule72_2/A  memory_controller_0/schedule72_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  memory_controller_0/address_out_9\[2\]/A  memory_controller_0/address_out_9\[2\]/Y  memory_controller_0/address_out\[2\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  orbit_control_0/un1_read_address_a_4_m7/B  orbit_control_0/un1_read_address_a_4_m7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[2\]/CLK  read_address_traversal_0/address\[2\]/Q  orbit_control_0/un1_read_address_a_4_m71/B  orbit_control_0/un1_read_address_a_4_m71/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  memory_controller_0/schedule72_4/A  memory_controller_0/schedule72_4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  memory_controller_0/address_out_9\[4\]/A  memory_controller_0/address_out_9\[4\]/Y  memory_controller_0/address_out\[4\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  orbit_control_0/un1_read_address_a_4_m13/B  orbit_control_0/un1_read_address_a_4_m13/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  orbit_control_0/un1_read_address_a_4_m67/B  orbit_control_0/un1_read_address_a_4_m67/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  memory_controller_0/address_out_9\[9\]/A  memory_controller_0/address_out_9\[9\]/Y  memory_controller_0/address_out\[9\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  memory_controller_0/schedule72_NE_6/B  memory_controller_0/schedule72_NE_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  orbit_control_0/un1_read_address_a_4_m28/B  orbit_control_0/un1_read_address_a_4_m28/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[9\]/CLK  read_address_traversal_0/address\[9\]/Q  orbit_control_0/un1_read_address_a_4_m57/B  orbit_control_0/un1_read_address_a_4_m57/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  memory_controller_0/schedule72_5/A  memory_controller_0/schedule72_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  memory_controller_0/address_out_9\[5\]/A  memory_controller_0/address_out_9\[5\]/Y  memory_controller_0/address_out\[5\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  orbit_control_0/un1_read_address_a_4_m16/B  orbit_control_0/un1_read_address_a_4_m16/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  orbit_control_0/un1_read_address_a_4_m65/A  orbit_control_0/un1_read_address_a_4_m65/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  memory_controller_0/schedule72_6/A  memory_controller_0/schedule72_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  memory_controller_0/address_out_9\[6\]/A  memory_controller_0/address_out_9\[6\]/Y  memory_controller_0/address_out\[6\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  orbit_control_0/un1_read_address_a_4_m19/B  orbit_control_0/un1_read_address_a_4_m19/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  orbit_control_0/un1_read_address_a_4_m63/A  orbit_control_0/un1_read_address_a_4_m63/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  memory_controller_0/address_out_9\[7\]/A  memory_controller_0/address_out_9\[7\]/Y  memory_controller_0/address_out\[7\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  memory_controller_0/schedule72_NE_5/B  memory_controller_0/schedule72_NE_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  orbit_control_0/un1_read_address_a_4_m22/B  orbit_control_0/un1_read_address_a_4_m22/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[7\]/CLK  read_address_traversal_0/address\[7\]/Q  orbit_control_0/un1_read_address_a_4_m61/B  orbit_control_0/un1_read_address_a_4_m61/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  memory_controller_0/schedule72_11/A  memory_controller_0/schedule72_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  memory_controller_0/address_out_9\[11\]/A  memory_controller_0/address_out_9\[11\]/Y  memory_controller_0/address_out\[11\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  orbit_control_0/un1_read_address_a_4_m34/B  orbit_control_0/un1_read_address_a_4_m34/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  orbit_control_0/un1_read_address_a_4_m53/A  orbit_control_0/un1_read_address_a_4_m53/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[0\]/CLK  geig_data_handling_0/geig_counts\[0\]/Q  geig_data_handling_0/G_DATA_STACK_1\[32\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[3\]/CLK  geig_data_handling_0/geig_counts\[3\]/Q  geig_data_handling_0/G_DATA_STACK_1\[35\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[0\]/CLK  read_buffer_0/init_stage\[0\]/Q  read_buffer_0/init_stage_RNI3HC6_0\[1\]/B  read_buffer_0/init_stage_RNI3HC6_0\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  memory_controller_0/schedule72_11/A  memory_controller_0/schedule72_11/Y  memory_controller_0/schedule72_NE_7/C  memory_controller_0/schedule72_NE_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[11\]/CLK  read_address_traversal_0/address\[11\]/Q  orbit_control_0/un1_read_address_a_4_m53/A  orbit_control_0/un1_read_address_a_4_m53/Y  orbit_control_0/tx_enable_reg_RNO_5/C  orbit_control_0/tx_enable_reg_RNO_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  orbit_control_0/un1_read_address_a_4_m1/B  orbit_control_0/un1_read_address_a_4_m1/Y  orbit_control_0/un1_read_address_a_4_m4/A  orbit_control_0/un1_read_address_a_4_m4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  orbit_control_0/un1_read_address_a_4_m63/A  orbit_control_0/un1_read_address_a_4_m63/Y  orbit_control_0/tx_enable_reg_RNO_6/B  orbit_control_0/tx_enable_reg_RNO_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[0\]/CLK  read_address_traversal_0/address\[0\]/Q  orbit_control_0/un1_read_address_a_4_m1/B  orbit_control_0/un1_read_address_a_4_m1/Y  orbit_control_0/un1_read_address_a_4_m73_0/B  orbit_control_0/un1_read_address_a_4_m73_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[5\]/CLK  spi_mode_config2_0/byte_out_b\[5\]/Q  spi_mode_config2_0/byte_out_a_RNO_6\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[5\]/CLK  spi_mode_config2_0/byte_out_b\[5\]/Q  spi_mode_config2_0/byte_out_b_RNI57JT\[2\]/B  spi_mode_config2_0/byte_out_b_RNI57JT\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[5\]/CLK  spi_mode_config2_0/byte_out_b\[5\]/Q  spi_mode_config2_0/byte_out_a_RNO_16\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_16\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[5\]/CLK  spi_mode_config2_0/byte_out_b\[5\]/Q  spi_mode_config2_0/byte_out_a_RNO_9\[5\]/B  spi_mode_config2_0/byte_out_a_RNO_9\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  memory_controller_0/schedule72_1/A  memory_controller_0/schedule72_1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  memory_controller_0/address_out_9\[1\]/A  memory_controller_0/address_out_9\[1\]/Y  memory_controller_0/address_out\[1\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  orbit_control_0/un1_read_address_a_4_m4/B  orbit_control_0/un1_read_address_a_4_m4/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  orbit_control_0/un1_read_address_a_4_m73_0/A  orbit_control_0/un1_read_address_a_4_m73_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  memory_controller_0/address_out_9\[8\]/A  memory_controller_0/address_out_9\[8\]/Y  memory_controller_0/address_out\[8\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  orbit_control_0/un1_read_address_a_4_m25/B  orbit_control_0/un1_read_address_a_4_m25/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  orbit_control_0/un1_read_address_a_4_m24/A  orbit_control_0/un1_read_address_a_4_m24/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  orbit_control_0/un1_read_address_a_4_m73_0/A  orbit_control_0/un1_read_address_a_4_m73_0/Y  orbit_control_0/tx_enable_reg_RNO_9/B  orbit_control_0/tx_enable_reg_RNO_9/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[10\]/CLK  read_address_traversal_0/address\[10\]/Q  memory_controller_0/address_out_9\[10\]/A  memory_controller_0/address_out_9\[10\]/Y  memory_controller_0/address_out\[10\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/address\[10\]/CLK  read_address_traversal_0/address\[10\]/Q  memory_controller_0/schedule72_NE_7/B  memory_controller_0/schedule72_NE_7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[10\]/CLK  read_address_traversal_0/address\[10\]/Q  orbit_control_0/un1_read_address_a_4_m31/B  orbit_control_0/un1_read_address_a_4_m31/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[10\]/CLK  read_address_traversal_0/address\[10\]/Q  orbit_control_0/un1_read_address_a_4_m55_0/B  orbit_control_0/un1_read_address_a_4_m55_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[1\]/CLK  geig_data_handling_0/geig_counts\[1\]/Q  geig_data_handling_0/G_DATA_STACK_1\[33\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[4\]/CLK  geig_data_handling_0/geig_counts\[4\]/Q  geig_data_handling_0/G_DATA_STACK_1\[36\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[5\]/CLK  geig_data_handling_0/geig_counts\[5\]/Q  geig_data_handling_0/G_DATA_STACK_1\[37\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_buffer_0/init_stage\[1\]/CLK  read_buffer_0/init_stage\[1\]/Q  read_buffer_0/init_stage_RNI3HC6_0\[1\]/A  read_buffer_0/init_stage_RNI3HC6_0\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  memory_controller_0/schedule72_5/A  memory_controller_0/schedule72_5/Y  memory_controller_0/schedule72_NE_11/A  memory_controller_0/schedule72_NE_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[5\]/CLK  read_address_traversal_0/address\[5\]/Q  orbit_control_0/un1_read_address_a_4_m65/A  orbit_control_0/un1_read_address_a_4_m65/Y  orbit_control_0/tx_enable_reg_RNO_6/A  orbit_control_0/tx_enable_reg_RNO_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[6\]/CLK  read_address_traversal_0/address\[6\]/Q  memory_controller_0/schedule72_6/A  memory_controller_0/schedule72_6/Y  memory_controller_0/schedule72_NE_5/C  memory_controller_0/schedule72_NE_5/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  orbit_control_0/un1_read_address_a_4_m24/A  orbit_control_0/un1_read_address_a_4_m24/Y  memory_controller_0/schedule72_NE_6/C  memory_controller_0/schedule72_NE_6/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[8\]/CLK  read_address_traversal_0/address\[8\]/Q  orbit_control_0/un1_read_address_a_4_m24/A  orbit_control_0/un1_read_address_a_4_m24/Y  orbit_control_0/tx_enable_reg_RNO_11/B  orbit_control_0/tx_enable_reg_RNO_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[1\]/CLK  read_address_traversal_0/address\[1\]/Q  memory_controller_0/schedule72_1/A  memory_controller_0/schedule72_1/Y  memory_controller_0/schedule72_NE_2/C  memory_controller_0/schedule72_NE_2/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[0\]/CLK  spi_master_0/ctr_q\[0\]/Q  spi_master_0/ctr_q_RNIG1UU\[1\]/C  spi_master_0/ctr_q_RNIG1UU\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/address\[4\]/CLK  read_address_traversal_0/address\[4\]/Q  memory_controller_0/schedule72_4/A  memory_controller_0/schedule72_4/Y  memory_controller_0/schedule72_NE_11/B  memory_controller_0/schedule72_NE_11/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[10\]/CLK  geig_data_handling_0/geig_counts\[10\]/Q  geig_data_handling_0/G_DATA_STACK_1\[42\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[2\]/CLK  spi_mode_config2_0/byte_out_b\[2\]/Q  spi_mode_config2_0/byte_out_a_RNO_13\[2\]/C  spi_mode_config2_0/byte_out_a_RNO_13\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[2\]/CLK  spi_mode_config2_0/byte_out_b\[2\]/Q  spi_mode_config2_0/byte_out_a_RNO_19\[2\]/B  spi_mode_config2_0/byte_out_a_RNO_19\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[2\]/CLK  spi_mode_config2_0/byte_out_b\[2\]/Q  spi_mode_config2_0/byte_out_b_RNI57JT\[2\]/A  spi_mode_config2_0/byte_out_b_RNI57JT\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[6\]/CLK  spi_mode_config2_0/byte_out_b\[6\]/Q  spi_mode_config2_0/byte_out_a_RNO_6\[6\]/C  spi_mode_config2_0/byte_out_a_RNO_6\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[6\]/CLK  spi_mode_config2_0/byte_out_b\[6\]/Q  spi_mode_config2_0/byte_out_b_RNI57JT\[2\]/C  spi_mode_config2_0/byte_out_b_RNI57JT\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[6\]/CLK  spi_mode_config2_0/byte_out_b\[6\]/Q  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/A  spi_mode_config2_0/byte_out_a_RNO_11\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[2\]/CLK  geig_data_handling_0/geig_counts\[2\]/Q  geig_data_handling_0/G_DATA_STACK_1\[34\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[6\]/CLK  geig_data_handling_0/geig_counts\[6\]/Q  geig_data_handling_0/G_DATA_STACK_1\[38\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[7\]/CLK  geig_data_handling_0/geig_counts\[7\]/Q  geig_data_handling_0/G_DATA_STACK_1\[39\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[8\]/CLK  geig_data_handling_0/geig_counts\[8\]/Q  geig_data_handling_0/G_DATA_STACK_1\[40\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[9\]/CLK  geig_data_handling_0/geig_counts\[9\]/Q  geig_data_handling_0/G_DATA_STACK_1\[41\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[1\]/CLK  spi_master_0/ctr_q\[1\]/Q  spi_master_0/ctr_q_RNIG1UU\[1\]/B  spi_master_0/ctr_q_RNIG1UU\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[11\]/CLK  geig_data_handling_0/geig_counts\[11\]/Q  geig_data_handling_0/G_DATA_STACK_1\[43\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[2\]/CLK  spi_master_0/ctr_q\[2\]/Q  spi_master_0/ctr_q_RNI55KA_0\[2\]/B  spi_master_0/ctr_q_RNI55KA_0\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[12\]/CLK  geig_data_handling_0/geig_counts\[12\]/Q  geig_data_handling_0/G_DATA_STACK_1\[44\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[13\]/CLK  geig_data_handling_0/geig_counts\[13\]/Q  geig_data_handling_0/G_DATA_STACK_1\[45\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[14\]/CLK  geig_data_handling_0/geig_counts\[14\]/Q  geig_data_handling_0/G_DATA_STACK_1\[46\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT spi_mode_config2_0/start_b/CLK  spi_mode_config2_0/start_b/Q  spi_master_0/busy_enable_RNIL01R/A  spi_master_0/busy_enable_RNIL01R/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/start_b/CLK  spi_mode_config2_0/start_b/Q  spi_mode_config2_0/start_a_RNO/C  spi_mode_config2_0/start_a_RNO/Y  spi_mode_config2_0/start_a/D  	(99999.2:99999.2:99999.2) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[0\]/CLK  spi_mode_config2_0/byte_out_b\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[0\]/CLK  spi_mode_config2_0/byte_out_b\[0\]/Q  spi_mode_config2_0/byte_out_b_RNINDNJ\[0\]/A  spi_mode_config2_0/byte_out_b_RNINDNJ\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[4\]/CLK  spi_mode_config2_0/byte_out_b\[4\]/Q  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[4\]/CLK  spi_mode_config2_0/byte_out_b\[4\]/Q  spi_mode_config2_0/byte_out_b_RNILBNJ\[4\]/A  spi_mode_config2_0/byte_out_b_RNILBNJ\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT write_address_traversal_0/chip_select/CLK  write_address_traversal_0/chip_select/Q  memory_controller_0/chip_select_RNO/B  memory_controller_0/chip_select_RNO/Y  memory_controller_0/chip_select/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT write_address_traversal_0/chip_select/CLK  write_address_traversal_0/chip_select/Q  orbit_control_0/tx_enable_reg_RNO_8/C  orbit_control_0/tx_enable_reg_RNO_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/chip_select/CLK  read_address_traversal_0/chip_select/Q  memory_controller_0/chip_select_RNO/A  memory_controller_0/chip_select_RNO/Y  memory_controller_0/chip_select/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT read_address_traversal_0/chip_select/CLK  read_address_traversal_0/chip_select/Q  orbit_control_0/tx_enable_reg_RNO_8/B  orbit_control_0/tx_enable_reg_RNO_8/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT geig_data_handling_0/geig_counts\[15\]/CLK  geig_data_handling_0/geig_counts\[15\]/Q  geig_data_handling_0/G_DATA_STACK_1\[47\]/D  	(99999.4:99999.4:99999.4) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[15\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[14\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[13\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/clk_out/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[0\]/CLK  spi_mode_config2_0/byte_out_b\[0\]/Q  spi_mode_config2_0/byte_out_b_RNINDNJ\[0\]/A  spi_mode_config2_0/byte_out_b_RNINDNJ\[0\]/Y  spi_mode_config2_0/byte_out_b_RNIH0252\[0\]/A  spi_mode_config2_0/byte_out_b_RNIH0252\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[4\]/CLK  spi_mode_config2_0/byte_out_b\[4\]/Q  spi_mode_config2_0/byte_out_b_RNILBNJ\[4\]/A  spi_mode_config2_0/byte_out_b_RNILBNJ\[4\]/Y  spi_mode_config2_0/byte_out_b_RNIH0252\[0\]/B  spi_mode_config2_0/byte_out_b_RNIH0252\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[1\]/CLK  spi_master_0/ctr_q\[1\]/Q  spi_master_0/ctr_q_RNIG1UU\[1\]/B  spi_master_0/ctr_q_RNIG1UU\[1\]/Y  spi_master_0/un1_rst_1_inferred_clock_RNO/B  spi_master_0/un1_rst_1_inferred_clock_RNO/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[1\]/CLK  spi_master_0/ctr_q\[1\]/Q  spi_master_0/ctr_q_RNIG1UU\[1\]/B  spi_master_0/ctr_q_RNIG1UU\[1\]/Y  spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO_0/B  spi_master_0/un1_busy_enable_1_sqmuxa_1_inferred_clock_RNO_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT read_address_traversal_0/chip_select/CLK  read_address_traversal_0/chip_select/Q  orbit_control_0/tx_enable_reg_RNO_8/B  orbit_control_0/tx_enable_reg_RNO_8/Y  orbit_control_0/tx_enable_reg_RNO_3/A  orbit_control_0/tx_enable_reg_RNO_3/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[18\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[17\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[16\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[15\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[14\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[13\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  geig_data_handling_0/G_DATA_STACK_1_0_0\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  orbit_control_0/cntr\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[23\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[22\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[21\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[20\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[19\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[18\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[17\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[16\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[15\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[14\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[13\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_1MHZ_10HZ_0/clk_out/CLK  clock_div_1MHZ_10HZ_0/clk_out/Q  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/A  clock_div_1MHZ_10HZ_0/clk_out_RNIT8C7/Y  timestamp_0/TIMESTAMP\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT spi_mode_config2_0/start_b/CLK  spi_mode_config2_0/start_b/Q  spi_master_0/busy_enable_RNIL01R/A  spi_master_0/busy_enable_RNIL01R/Y  spi_master_0/busy_enable_RNIL01R_0/A  spi_master_0/busy_enable_RNIL01R_0/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[0\]/CLK  spi_mode_config2_0/byte_out_b\[0\]/Q  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/C  spi_mode_config2_0/byte_out_a_RNO_9\[0\]/Y  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_master_0/ctr_q\[2\]/CLK  spi_master_0/ctr_q\[2\]/Q  spi_master_0/ctr_q_RNI55KA_0\[2\]/B  spi_master_0/ctr_q_RNI55KA_0\[2\]/Y  spi_master_0/ctr_q_RNIG1UU\[1\]/A  spi_master_0/ctr_q_RNIG1UU\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT spi_mode_config2_0/byte_out_b\[4\]/CLK  spi_mode_config2_0/byte_out_b\[4\]/Q  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/B  spi_mode_config2_0/byte_out_a_RNO_6\[4\]/Y  spi_mode_config2_0/byte_out_a_RNO_1\[4\]/C  spi_mode_config2_0/byte_out_a_RNO_1\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[16\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[15\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[14\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[13\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[12\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[11\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[10\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[9\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[8\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[7\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[6\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[5\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[4\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[3\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[2\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[1\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/counter\[0\]/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_10HZ_0/clk_out/CLK  	(100000.0:100000.0:100000.0) )

    (PATHCONSTRAINT clock_div_26MHZ_1MHZ_0/clk_out/CLK  clock_div_26MHZ_1MHZ_0/clk_out/Q  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/A  clock_div_26MHZ_1MHZ_0/clk_out_RNIH497/Y  clock_div_1MHZ_100KHZ_0/counter\[16\]/CLK  	(100000.0:100000.0:100000.0) )

  )
)
)
