$date
	Wed Mar 30 14:29:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_4_1_tb $end
$scope module name $end
$var wire 1 ! Y $end
$var wire 4 " data [3:0] $end
$var wire 2 # sel [1:0] $end
$var reg 1 $ tmp $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
b0 #
b0 "
0!
$end
#10000
1!
1$
b1 "
#20000
0!
0$
b10 "
#30000
1!
1$
b11 "
#40000
0!
0$
b100 "
#50000
1!
1$
b101 "
#60000
0!
0$
b110 "
#70000
1!
1$
b111 "
#80000
0!
0$
b1000 "
#90000
1!
1$
b1001 "
#100000
0!
0$
b1010 "
#110000
1!
1$
b1011 "
#120000
0!
0$
b1100 "
#130000
1!
1$
b1101 "
#140000
0!
0$
b1110 "
#150000
1!
1$
b1111 "
#160000
0!
0$
b0 "
b1 #
#170000
b1 "
#180000
1!
1$
b10 "
#190000
b11 "
#200000
0!
0$
b100 "
#210000
b101 "
#220000
1!
1$
b110 "
#230000
b111 "
#240000
0!
0$
b1000 "
#250000
b1001 "
#260000
1!
1$
b1010 "
#270000
b1011 "
#280000
0!
0$
b1100 "
#290000
b1101 "
#300000
1!
1$
b1110 "
#310000
b1111 "
#320000
0!
0$
b0 "
b10 #
#330000
b1 "
#340000
b10 "
#350000
b11 "
#360000
1!
1$
b100 "
#370000
b101 "
#380000
b110 "
#390000
b111 "
#400000
0!
0$
b1000 "
#410000
b1001 "
#420000
b1010 "
#430000
b1011 "
#440000
1!
1$
b1100 "
#450000
b1101 "
#460000
b1110 "
#470000
b1111 "
#480000
0!
0$
b0 "
b11 #
#490000
b1 "
#500000
b10 "
#510000
b11 "
#520000
b100 "
#530000
b101 "
#540000
b110 "
#550000
b111 "
#560000
1!
1$
b1000 "
#570000
b1001 "
#580000
b1010 "
#590000
b1011 "
#600000
b1100 "
#610000
b1101 "
#620000
b1110 "
#630000
b1111 "
#640000
0!
0$
b0 "
b1z #
#650000
b1 "
#660000
b10 "
#670000
b11 "
#680000
b100 "
#690000
b101 "
#700000
b110 "
#710000
b111 "
#720000
b1000 "
#730000
b1001 "
#740000
b1010 "
#750000
b1011 "
#760000
b1100 "
#770000
b1101 "
#780000
b1110 "
#790000
b1111 "
#800000
b0 "
b1x #
#810000
b1 "
#820000
b10 "
#830000
b11 "
#840000
b100 "
#850000
b101 "
#860000
b110 "
#870000
b111 "
#880000
b1000 "
#890000
b1001 "
#900000
b1010 "
#910000
b1011 "
#920000
b1100 "
#930000
b1101 "
#940000
b1110 "
#950000
b1111 "
#960000
