5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd assign3.2A.vcd -o assign3.2A.cdd -v assign3.2A.v
3 0 $root $root NA 0 0
3 0 main main assign3.2A.v 21 80
2 1 30 100010 3 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 30 b0011 3 23 8 0 1 val
2 3 30 70007 0 1 400 0 0 a
2 4 30 70011 3 35 f00a 2 3
2 5 31 b000d 2 1 8 0 0 val
2 6 31 70007 0 1 400 0 0 b
2 7 31 7000d 2 35 f00a 5 6
2 8 32 120013 1 0 20008 0 0 32 64 0 1 0 0 0 0 0 0
2 9 32 f0010 3 0 20008 0 0 32 64 55 1 0 0 0 0 0 0
2 10 32 b0014 3 24 208 8 9 val
2 11 32 70007 0 1 400 0 0 c
2 12 32 70014 3 35 f00a 10 11
1 a 0 23 30005 1 1 2
1 b 0 24 3000c 32 1 aa aa aa aa aa aa aa aa
1 c 0 25 3000c 16 1 aa aa aa aa
1 val 0 27 3000b 32 1 aa aa aa aa aa aa aa aa
1 error 0 28 30004 1 1 2
4 4 4 4
4 7 7 7
4 12 12 12
