$date
	Mon Nov 25 10:36:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CLA_15bit_tb $end
$var wire 15 ! S [14:0] $end
$var wire 1 " Ovf $end
$var wire 1 # Cout $end
$var reg 15 $ A [14:0] $end
$var reg 15 % B [14:0] $end
$var reg 1 & mode $end
$scope module dut $end
$var wire 15 ' A [14:0] $end
$var wire 15 ( B [14:0] $end
$var wire 1 " OVF $end
$var wire 1 & mode $end
$var wire 15 ) S [14:0] $end
$var wire 1 # Cout $end
$var wire 1 * C4 $end
$var wire 1 + C3 $end
$var wire 1 , C2 $end
$var wire 1 - C1 $end
$var wire 3 . B4 [2:0] $end
$var wire 3 / B3 [2:0] $end
$var wire 3 0 B2 [2:0] $end
$var wire 3 1 B1 [2:0] $end
$var wire 3 2 B0 [2:0] $end
$var wire 3 3 A4 [2:0] $end
$var wire 3 4 A3 [2:0] $end
$var wire 3 5 A2 [2:0] $end
$var wire 3 6 A1 [2:0] $end
$var wire 3 7 A0 [2:0] $end
$scope module cla0 $end
$var wire 3 8 C [2:0] $end
$var wire 1 9 C1 $end
$var wire 1 : C2 $end
$var wire 1 ; C3 $end
$var wire 1 - Carry $end
$var wire 1 & Cin $end
$var wire 3 < D [2:0] $end
$var wire 3 = D_xor [2:0] $end
$var wire 3 > G [2:0] $end
$var wire 3 ? P [2:0] $end
$var wire 1 & mode $end
$var wire 3 @ RES [2:0] $end
$upscope $end
$scope module cla1 $end
$var wire 3 A C [2:0] $end
$var wire 1 B C1 $end
$var wire 1 C C2 $end
$var wire 1 D C3 $end
$var wire 1 , Carry $end
$var wire 1 - Cin $end
$var wire 3 E D [2:0] $end
$var wire 3 F D_xor [2:0] $end
$var wire 3 G G [2:0] $end
$var wire 3 H P [2:0] $end
$var wire 1 & mode $end
$var wire 3 I RES [2:0] $end
$upscope $end
$scope module cla2 $end
$var wire 3 J C [2:0] $end
$var wire 1 K C1 $end
$var wire 1 L C2 $end
$var wire 1 M C3 $end
$var wire 1 + Carry $end
$var wire 1 , Cin $end
$var wire 3 N D [2:0] $end
$var wire 3 O D_xor [2:0] $end
$var wire 3 P G [2:0] $end
$var wire 3 Q P [2:0] $end
$var wire 1 & mode $end
$var wire 3 R RES [2:0] $end
$upscope $end
$scope module cla3 $end
$var wire 3 S C [2:0] $end
$var wire 1 T C1 $end
$var wire 1 U C2 $end
$var wire 1 V C3 $end
$var wire 1 * Carry $end
$var wire 1 + Cin $end
$var wire 3 W D [2:0] $end
$var wire 3 X D_xor [2:0] $end
$var wire 3 Y G [2:0] $end
$var wire 3 Z P [2:0] $end
$var wire 1 & mode $end
$var wire 3 [ RES [2:0] $end
$upscope $end
$scope module cla4 $end
$var wire 3 \ C [2:0] $end
$var wire 1 ] C1 $end
$var wire 1 ^ C2 $end
$var wire 1 _ C3 $end
$var wire 1 # Carry $end
$var wire 1 * Cin $end
$var wire 3 ` D [2:0] $end
$var wire 3 a D_xor [2:0] $end
$var wire 3 b G [2:0] $end
$var wire 3 c P [2:0] $end
$var wire 1 & mode $end
$var wire 3 d RES [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 d
b0 c
b0 b
b0 a
b0 `
0_
0^
0]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
0V
0U
0T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
0M
0L
0K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
0D
0C
0B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
0;
0:
09
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
0-
0,
0+
0*
b0 )
b0 (
b0 '
0&
b0 %
b0 $
0#
0"
b0 !
$end
#10
b110 !
b110 )
b110 @
b10 =
b110 ?
b10 2
b10 <
b100 7
b100 8
b10 %
b10 (
b100 $
b100 '
#20
1"
1^
b0 @
b100000000000000 !
b100000000000000 )
b100 d
b10 b
b0 =
b10 a
b0 ?
b0 c
b0 2
b0 <
b10 .
b10 `
b0 7
b0 8
b10 3
b10 \
b10000000000000 %
b10000000000000 (
b10000000000000 $
b10000000000000 '
#30
0"
1#
1_
b100000000000000 !
b100000000000000 )
b100 d
b110 b
b110 a
b0 c
b110 .
b110 `
b110 3
b110 \
b110000000000000 %
b110000000000000 (
b110000000000000 $
b110000000000000 '
#40
1"
0^
b0 !
b0 )
b0 d
b100 a
b0 c
b100 b
b100 .
b100 `
b100 3
b100 \
b100000000000000 %
b100000000000000 (
b100000000000000 $
b100000000000000 '
#50
0#
0_
19
0"
b101 ?
b0 b
b110 !
b110 )
b110 @
b1 =
b0 a
b110 2
b110 <
b111 1
b111 E
b111 0
b111 N
b111 /
b111 W
b111 .
b111 `
b100 7
b100 8
b0 3
b0 \
1&
b111111111111110 %
b111111111111110 (
b100 $
b100 '
#60
1"
1]
1^
1T
1U
1*
1V
1K
1L
1+
1M
1B
1C
1,
1D
1-
1;
1:
b0 I
b0 R
b0 [
b0 @
b100000000000000 !
b100000000000000 )
b100 d
b111 H
b111 Q
b111 Z
b111 =
b111 F
b111 O
b111 X
b1 a
b111 ?
b11 c
b0 2
b0 <
b0 1
b0 E
b0 0
b0 N
b0 /
b0 W
b110 .
b110 `
b0 7
b0 8
b10 3
b10 \
b110000000000000 %
b110000000000000 (
b10000000000000 $
b10000000000000 '
#70
0"
1#
1_
b100000000000000 !
b100000000000000 )
b100 d
b100 b
b101 a
b11 c
b10 .
b10 `
b110 3
b110 \
b10000000000000 %
b10000000000000 (
b110000000000000 $
b110000000000000 '
#80
1"
0:
0-
0;
0C
0,
0D
0L
0+
0M
0U
0*
0V
09
0B
0K
0T
0]
0^
b1 @
b0 I
b0 R
b0 [
b1 !
b1 )
b0 d
b0 ?
b0 H
b0 Q
b0 Z
b0 =
b0 F
b0 O
b0 X
b100 a
b0 c
b111 2
b111 <
b111 1
b111 E
b111 0
b111 N
b111 /
b111 W
b11 .
b11 `
b100 3
b100 \
b11111111111111 %
b11111111111111 (
b100000000000000 $
b100000000000000 '
#90
