{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 22:59:05 2020 " "Info: Processing started: Thu Nov 19 22:59:05 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dc_6in_64out -c dc_6in_64out " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off dc_6in_64out -c dc_6in_64out" {  } {  } 0}
{ "Info" "IMPP_MPP_AVAILABLE_IO_STANDARD_IN_DEVICE" "EP1S10F484C5 " "Info: Auto device selection -- successful I/O standard check for EP1S10F484C5" {  } {  } 0}
{ "Info" "IMPP_MPP_AVAILABLE_PCI_IO_IN_DEVICE" "EP1S10F484C5 " "Info: Auto device selection -- successful PCI I/O clamp diode check for EP1S10F484C5" {  } {  } 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "dc_6in_64out EP1S10F484C5 " "Info: Automatically selected device EP1S10F484C5 for design dc_6in_64out" {  } {  } 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S20F484C5 " "Info: Device EP1S20F484C5 is compatible" {  } {  } 2}  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "71 71 " "Info: No exact pin location assignment(s) for 71 pins of 71 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[0\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[0] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[1\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[1] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[2\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[2] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[3\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[3] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Info: Pin q\[4\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[4\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[4] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Info: Pin q\[5\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[5\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[5] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Info: Pin q\[6\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[6\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[6] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Info: Pin q\[7\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[7\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[7] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Info: Pin q\[8\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[8\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[8] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[8] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Info: Pin q\[9\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[9\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[9] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[9] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Info: Pin q\[10\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[10\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[10] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[10] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Info: Pin q\[11\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[11\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[11] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[11] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Info: Pin q\[12\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[12\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[12] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[12] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Info: Pin q\[13\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[13\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[13] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[13] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Info: Pin q\[14\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[14\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[14] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[14] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Info: Pin q\[15\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[15\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[15] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[15] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[16\] " "Info: Pin q\[16\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[16\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[16] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[16] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[17\] " "Info: Pin q\[17\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[17\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[17] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[17] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[18\] " "Info: Pin q\[18\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[18\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[18] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[18] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[19\] " "Info: Pin q\[19\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[19\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[19] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[19] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[20\] " "Info: Pin q\[20\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[20\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[20] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[20] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[21\] " "Info: Pin q\[21\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[21\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[21] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[21] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[22\] " "Info: Pin q\[22\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[22\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[22] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[22] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[23\] " "Info: Pin q\[23\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[23\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[23] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[23] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[24\] " "Info: Pin q\[24\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[24\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[24] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[24] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[25\] " "Info: Pin q\[25\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[25\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[25] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[25] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[26\] " "Info: Pin q\[26\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[26\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[26] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[26] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[27\] " "Info: Pin q\[27\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[27\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[27] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[27] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[28\] " "Info: Pin q\[28\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[28\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[28] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[28] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[29\] " "Info: Pin q\[29\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[29\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[29] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[29] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[30\] " "Info: Pin q\[30\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[30\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[30] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[30] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[31\] " "Info: Pin q\[31\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[31\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[31] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[31] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[32\] " "Info: Pin q\[32\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[32\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[32] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[32] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[33\] " "Info: Pin q\[33\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[33\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[33] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[33] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[34\] " "Info: Pin q\[34\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[34\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[34] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[34] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[35\] " "Info: Pin q\[35\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[35\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[35] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[35] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[36\] " "Info: Pin q\[36\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[36\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[36] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[36] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[37\] " "Info: Pin q\[37\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[37\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[37] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[37] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[38\] " "Info: Pin q\[38\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[38\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[38] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[38] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[39\] " "Info: Pin q\[39\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[39\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[39] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[39] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[40\] " "Info: Pin q\[40\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[40\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[40] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[40] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[41\] " "Info: Pin q\[41\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[41\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[41] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[41] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[42\] " "Info: Pin q\[42\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[42\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[42] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[42] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[43\] " "Info: Pin q\[43\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[43\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[43] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[43] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[44\] " "Info: Pin q\[44\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[44\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[44] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[44] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[45\] " "Info: Pin q\[45\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[45\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[45] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[45] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[46\] " "Info: Pin q\[46\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[46\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[46] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[46] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[47\] " "Info: Pin q\[47\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[47\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[47] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[47] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[48\] " "Info: Pin q\[48\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[48\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[48] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[48] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[49\] " "Info: Pin q\[49\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[49\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[49] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[49] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[50\] " "Info: Pin q\[50\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[50\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[50] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[50] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[51\] " "Info: Pin q\[51\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[51\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[51] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[51] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[52\] " "Info: Pin q\[52\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[52\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[52] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[52] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[53\] " "Info: Pin q\[53\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[53\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[53] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[53] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[54\] " "Info: Pin q\[54\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[54\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[54] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[54] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[55\] " "Info: Pin q\[55\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[55\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[55] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[55] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[56\] " "Info: Pin q\[56\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[56\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[56] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[56] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[57\] " "Info: Pin q\[57\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[57\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[57] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[57] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[58\] " "Info: Pin q\[58\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[58\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[58] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[58] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[59\] " "Info: Pin q\[59\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[59\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[59] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[59] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[60\] " "Info: Pin q\[60\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[60\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[60] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[60] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[61\] " "Info: Pin q\[61\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[61\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[61] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[61] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[62\] " "Info: Pin q\[62\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[62\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[62] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[62] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "q\[63\] " "Info: Pin q\[63\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 8 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "q\[63\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { q[63] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { q[63] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 6 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "en" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { en } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { en } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "a\[3\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { a[3] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { a[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "a\[4\] " "Info: Pin a\[4\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "a\[4\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { a[4] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { a[4] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "a\[5\] " "Info: Pin a\[5\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "a\[5\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { a[5] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { a[5] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "a\[2\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { a[2] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { a[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "a\[1\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { a[1] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { a[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "a\[0\]" } } } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" "" { Report "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out_cmp.qrpt" Compiler "dc_6in_64out" "UNKNOWN" "V1" "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/db/dc_6in_64out.quartus_db" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/" "" "" { a[0] } "NODE_NAME" } "" } } { "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" { Floorplan "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.fld" "" "" { a[0] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1 MHz " "Info: Assuming a global fmax requirement of 1 MHz" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start inferring scan chains for DSP blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Inferring scan chains for DSP blocks is complete" {  } {  } 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 3.30 7 64 0 " "Info: Number of I/O pins in group: 71 (unused VREF, 3.30 VCCIO, 7 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 29 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 30 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 51 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 51 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 29 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 0 29 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 52 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 51 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 0 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 0 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%." {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 22:59:12 2020 " "Info: Processing ended: Thu Nov 19 22:59:12 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0}  } {  } 0}
