<profile>

<section name = "Vivado HLS Report for 'StreamingMaxPool'" level="0">
<item name = "Date">Mon Mar  1 13:12:27 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">cnvW1A1-pynqZ1-Z2</item>
<item name = "Solution">sol1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.644, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1085, 1085, 1085, 1085, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1078, 1078, 77, -, -, 14, no</column>
<column name=" + Loop 1.1">57, 57, 4, 2, 1, 28, yes</column>
<column name=" + Loop 1.2">15, 15, 3, 1, 1, 14, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 242</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">4, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 273</column>
<column name="Register">-, -, 256, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buf_V_U">StreamingMaxPool_rcU, 4, 0, 0, 14, 64, 1, 896</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_294_p2">+, 0, 0, 15, 5, 1</column>
<column name="outpix_1_fu_340_p2">+, 0, 0, 13, 4, 1</column>
<column name="xp_1_fu_318_p2">+, 0, 0, 13, 4, 1</column>
<column name="yp_1_fu_282_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp1_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_288_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="tmp_3_fu_276_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="tmp_5_fu_334_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="tmp_s_fu_300_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="tmp1_fu_323_p2">or, 0, 0, 64, 64, 64</column>
<column name="tmp_7_fu_328_p2">or, 0, 0, 64, 64, 64</column>
<column name="xp_mid2_fu_306_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_247_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_xp_phi_fu_258_p4">9, 2, 4, 8</column>
<column name="buf_V_address0">47, 10, 4, 40</column>
<column name="buf_V_address1">47, 10, 4, 40</column>
<column name="buf_V_d1">15, 3, 64, 192</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_243">9, 2, 5, 10</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="outpix_reg_265">9, 2, 4, 8</column>
<column name="xp_reg_254">9, 2, 4, 8</column>
<column name="yp_reg_232">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="buf_V_addr_1_reg_405">4, 0, 4, 0</column>
<column name="buf_V_addr_2_reg_380">4, 0, 4, 0</column>
<column name="exitcond_flatten_reg_360">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_360_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_next_reg_364">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_243">5, 0, 5, 0</column>
<column name="outpix_reg_265">4, 0, 4, 0</column>
<column name="tmp_5_reg_396">1, 0, 1, 0</column>
<column name="tmp_5_reg_396_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_7_reg_391">64, 0, 64, 0</column>
<column name="tmp_V_5_reg_411">64, 0, 64, 0</column>
<column name="tmp_V_reg_375">64, 0, 64, 0</column>
<column name="xp_1_reg_386">4, 0, 4, 0</column>
<column name="xp_mid2_reg_369">4, 0, 4, 0</column>
<column name="xp_reg_254">4, 0, 4, 0</column>
<column name="yp_1_reg_355">4, 0, 4, 0</column>
<column name="yp_reg_232">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, StreamingMaxPool, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, StreamingMaxPool, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, StreamingMaxPool, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, StreamingMaxPool, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, StreamingMaxPool, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, StreamingMaxPool, return value</column>
<column name="in_V_V_dout">in, 64, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 64, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
