

================================================================
== Vivado HLS Report for 'dateport_DC5_layer'
================================================================
* Date:           Tue May 09 23:55:08 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3722|  3722|  3722|  3722|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    30|    30|         1|          -|          -|    30|    no    |
        |- Loop 2     |  3690|  3690|       123|          -|          -|    30|    no    |
        | + Loop 2.1  |   110|   110|        11|          -|          -|    10|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     81|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    200|
|Register         |        -|      -|     227|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     641|   1231|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U41  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fcmp_32ns_32ns_1_1_U43            |dateport_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U42   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      5|  414|  950|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_11_fu_188_p2              |     +    |      0|  0|   5|           5|           1|
    |i_2_fu_205_p2               |     +    |      0|  0|   5|           5|           1|
    |j_8_fu_252_p2               |     +    |      0|  0|   4|           4|           1|
    |output_wei_addr1_fu_240_p2  |     +    |      0|  0|   9|           9|           9|
    |output_wei_addr2_fu_267_p2  |     +    |      0|  0|   9|           9|           9|
    |p_0_i_fu_319_p3             |  Select  |      0|  0|  30|           1|          30|
    |tmp_39_fu_313_p2            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_199_p2         |   icmp   |      0|  0|   2|           5|           3|
    |exitcond2_fu_182_p2         |   icmp   |      0|  0|   2|           5|           3|
    |exitcond_fu_246_p2          |   icmp   |      0|  0|   2|           4|           4|
    |notlhs_fu_295_p2            |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_301_p2            |   icmp   |      0|  0|   8|          23|           1|
    |tmp_37_fu_307_p2            |    or    |      0|  0|   1|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  81|          80|          66|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |C5_d_address0  |   5|          3|    5|         15|
    |C5_d_d0        |  32|          4|   32|        128|
    |ap_NS_fsm      |  21|         26|    1|         26|
    |grp_fu_153_p0  |  32|          3|   32|         96|
    |grp_fu_153_p1  |  32|          3|   32|         96|
    |grp_fu_157_p0  |  32|          3|   32|         96|
    |grp_fu_157_p1  |  32|          3|   32|         96|
    |i_1_reg_131    |   5|          2|    5|         10|
    |i_reg_120      |   5|          2|    5|         10|
    |j_reg_142      |   4|          2|    4|          8|
    +---------------+----+-----------+-----+-----------+
    |Total          | 200|         51|  180|        581|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |C5_bias_load_reg_407      |  32|   0|   32|          0|
    |C5_d_addr_1_reg_349       |   5|   0|    5|          0|
    |C5_v_load_reg_402         |  32|   0|   32|          0|
    |ap_CS_fsm                 |  25|   0|   25|          0|
    |i_1_reg_131               |   5|   0|    5|          0|
    |i_2_reg_338               |   5|   0|    5|          0|
    |i_reg_120                 |   5|   0|    5|          0|
    |j_8_reg_362               |   4|   0|    4|          0|
    |j_reg_142                 |   4|   0|    4|          0|
    |output_wei_addr1_reg_354  |   8|   0|    9|          1|
    |reg_170                   |  32|   0|   32|          0|
    |reg_176                   |  32|   0|   32|          0|
    |tmp_39_reg_412            |   1|   0|    1|          0|
    |tmp_46_reg_397            |  32|   0|   32|          0|
    |tmp_s_reg_343             |   5|   0|   64|         59|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 227|   0|  287|         60|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dateport_DC5_layer | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dateport_DC5_layer | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dateport_DC5_layer | return value |
|ap_done              | out |    1| ap_ctrl_hs | dateport_DC5_layer | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dateport_DC5_layer | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dateport_DC5_layer | return value |
|C5_d_address0        | out |    5|  ap_memory |        C5_d        |     array    |
|C5_d_ce0             | out |    1|  ap_memory |        C5_d        |     array    |
|C5_d_we0             | out |    1|  ap_memory |        C5_d        |     array    |
|C5_d_d0              | out |   32|  ap_memory |        C5_d        |     array    |
|C5_d_q0              |  in |   32|  ap_memory |        C5_d        |     array    |
|output_d_address0    | out |    4|  ap_memory |      output_d      |     array    |
|output_d_ce0         | out |    1|  ap_memory |      output_d      |     array    |
|output_d_q0          |  in |   32|  ap_memory |      output_d      |     array    |
|output_wei_address0  | out |    9|  ap_memory |     output_wei     |     array    |
|output_wei_ce0       | out |    1|  ap_memory |     output_wei     |     array    |
|output_wei_q0        |  in |   32|  ap_memory |     output_wei     |     array    |
|C5_v_address0        | out |    5|  ap_memory |        C5_v        |     array    |
|C5_v_ce0             | out |    1|  ap_memory |        C5_v        |     array    |
|C5_v_q0              |  in |   32|  ap_memory |        C5_v        |     array    |
|C5_bias_address0     | out |    5|  ap_memory |       C5_bias      |     array    |
|C5_bias_ce0          | out |    1|  ap_memory |       C5_bias      |     array    |
|C5_bias_q0           |  in |   32|  ap_memory |       C5_bias      |     array    |
+---------------------+-----+-----+------------+--------------------+--------------+

