# Design Explorer: Shortcut to "C:\Users\user\lattice\FPGASDR\testsim\testsim.aws" design added.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile C:/Users/user/lattice/FPGASDR/impl1/source/TestUart.v
# Adding file C:\Users\user\lattice\FPGASDR\impl1\source\TestUart.v ... Done
addfile C:/Users/user/lattice/FPGASDR/PLL.v
# Adding file C:\Users\user\lattice\FPGASDR\PLL.v ... Done
addfile C:/Users/user/lattice/FPGASDR/PWM.v
# Adding file C:\Users\user\lattice\FPGASDR\PWM.v ... Done
addfile C:/Users/user/lattice/FPGASDR/Multiplier.v
# Adding file C:\Users\user\lattice\FPGASDR\Multiplier.v ... Done
addfile C:/Users/user/lattice/FPGASDR/HP_IIR.v
# Adding file C:\Users\user\lattice\FPGASDR\HP_IIR.v ... Done
addfile C:/Users/user/lattice/FPGASDR/CIC.v
# Adding file C:\Users\user\lattice\FPGASDR\CIC.v ... Done
addfile C:/Users/user/lattice/FPGASDR/Mixer.v
# Adding file C:\Users\user\lattice\FPGASDR\Mixer.v ... Done
addfile C:/Users/user/lattice/FPGASDR/SinCos.v
# Adding file C:\Users\user\lattice\FPGASDR\SinCos.v ... Done
addfile C:/Users/user/lattice/FPGASDR/NCO.v
# Adding file C:\Users\user\lattice\FPGASDR\NCO.v ... Done
addfile C:/Users/user/lattice/FPGASDR/impl1/source/top.v
# Adding file C:\Users\user\lattice\FPGASDR\impl1\source\top.v ... Done
addfile C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v
# Adding file C:\Users\user\lattice\FPGASDR\impl1\source\UartRX.v ... Done
addfile C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v
# Adding file C:\Users\user\lattice\FPGASDR\impl1\source\UartTX.v ... Done
vlib C:/Users/user/lattice/FPGASDR/testsim/work
# Adding library O.K.
adel -all
# Library contents cleared.
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/impl1/source/TestUart.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Unit top modules: blinking_led.
# $root top modules: blinking_led.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/PLL.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: PLL.
# $root top modules: blinking_led PLL.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/PWM.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: PWM.
# $root top modules: blinking_led PLL PWM.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/Multiplier.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Multiplier.
# $root top modules: blinking_led PLL PWM Multiplier.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/HP_IIR.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module Multiplier found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: HP_IIR.
# $root top modules: blinking_led PLL PWM HP_IIR.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/CIC.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: CIC.
# $root top modules: blinking_led PLL PWM HP_IIR CIC.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/Mixer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Mixer.
# $root top modules: blinking_led PLL PWM HP_IIR CIC Mixer.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/SinCos.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: SinCos.
# $root top modules: blinking_led PLL PWM HP_IIR CIC Mixer SinCos.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/NCO.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: nco_sig.
# $root top modules: blinking_led PLL PWM HP_IIR CIC Mixer SinCos nco_sig.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/impl1/source/top.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module nco_sig found in current working library.
# Info: VCP2113 Module SinCos found in current working library.
# Info: VCP2113 Module Mixer found in current working library.
# Info: VCP2113 Module CIC found in current working library.
# Info: VCP2113 Module HP_IIR found in current working library.
# Info: VCP2113 Module PWM found in current working library.
# Info: VCP2113 Module PLL found in current working library.
# Pass 2. Processing instantiations.
# Info: VCP2876 impl1/source/top.v : (81, 18): Implicit net declaration, symbol cos_out has not been declared in module top.
# Info: VCP2876 impl1/source/top.v : (116, 10): Implicit net declaration, symbol rst has not been declared in module top.
# Pass 3. Processing behavioral statements.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: top.
# $root top modules: blinking_led top.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/user/lattice/FPGASDR/impl1/source/UartRX.v, ln 69).
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: uart_rx.
# $root top modules: blinking_led top uart_rx.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
vlog -dbg -work work C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/Users/user/lattice/FPGASDR/impl1/source/UartTX.v, ln 41).
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: uart_tx.
# $root top modules: blinking_led top uart_rx uart_tx.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
module top
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'nco_sig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Mixer' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'CIC' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'HP_IIR' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'PWM' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r top -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Warning: Module 'top' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'nco_sig' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'Mixer' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'CIC' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'HP_IIR' does not have a `timescale directive, but previous modules do.
# ELBREAD: Warning: Module 'PWM' does not have a `timescale directive, but previous modules do.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 10fs.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0036 Unresolved hierarchical reference to "PUR_INST.PURNET" from module "top.SinCos1.FF_15" (module not found).
# ELAB2: Last instance before error: /top/SinCos1/FF_15
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
add wave *
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Simulation not initialized.
#     while executing
# "error "Simulation not initialized.""
#     (procedure "run" line 6)
#     invoked from within
# "run 1000ns"
#     (file "C:/Users/user/lattice/FPGASDR/testsim/testsim.ado" line 48)
#     invoked from within
# "source {C:/Users/user/lattice/FPGASDR/testsim/testsim.ado}"
#     invoked from within
# "interp eval $slave "source $source_file""
