  **** HLS Build v2024.2 5238294
Sourcing Tcl script '/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/export_cordiccart2pol.tcl'
INFO: [HLS 200-1510] Running: open_component cordiccart2pol.comp 
INFO: [HLS 200-10] Creating and opening project '/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp'.
INFO: [HLS 200-10] Opening solution '/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=../cordiccart2pol.cpp' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file 'cordiccart2pol.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=../cordiccart2pol_test.cpp' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(8)
INFO: [HLS 200-10] Adding test bench file 'cordiccart2pol_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=cordiccart2pol' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg400-1' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -rtl verilog -version 1.0 -ipname cordiccart2pol 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Oct 24 16:49:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/hls_data.json outdir=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip srcdir=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/misc
INFO: Copied 11 verilog file(s) to /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/hdl/verilog
INFO: Copied 9 vhdl file(s) to /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/drivers
Generating 3 subcores in /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/hdl/ip.tmp:
impl/misc/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.781 ; gain = 57.879 ; free physical = 12249 ; free virtual = 22221
INFO: Using COE_DIR=/home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/hdl/verilog
INFO: Generating cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/common/Xilinx_Vitis/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/cordiccart2pol_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/cordiccart2pol_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/cordiccart2pol_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/hdl/vhdl/cordiccart2pol.vhd (cordiccart2pol)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/common/Xilinx_Vitis/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/component.xml
INFO: Created IP archive /home/linux/ieng6/students/769/zeh003/Desktop/CSE-237C-Starter/project_files/project2/cordic/HLS/cordic/cordiccart2pol.comp/hls/impl/ip/xilinx_com_hls_cordiccart2pol_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 16:49:53 2025...
INFO: [HLS 200-802] Generated output file cordiccart2pol.comp/hls/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:56; Allocated memory: 20.930 MB.
INFO: [HLS 200-112] Total CPU user time: 37.03 seconds. Total CPU system time: 2.97 seconds. Total elapsed time: 66.04 seconds; peak allocated memory: 720.188 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 8s
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
