initSidebarItems({"mod":[["baudr","Baud rate"],["ctrlr0","Control register 0"],["ctrlr1","Master Control register 1"],["dmacr","DMA control"],["dmardlr","DMA RX data level"],["dmatdlr","DMA TX data level"],["dr0","Data Register 0 (of 36)"],["icr","Interrupt clear"],["idr","Identification register"],["imr","Interrupt mask"],["isr","Interrupt status"],["msticr","Multi-master interrupt clear"],["mwcr","Microwire Control"],["risr","Raw interrupt status"],["rx_sample_dly","RX sample delay"],["rxflr","RX FIFO level"],["rxftlr","RX FIFO threshold level"],["rxoicr","RX FIFO overflow interrupt clear"],["rxuicr","RX FIFO underflow interrupt clear"],["ser","Slave enable"],["spi_ctrlr0","SPI control"],["sr","Status register"],["ssi_version_id","Version ID"],["ssienr","SSI Enable"],["txd_drive_edge","TX drive edge"],["txflr","TX FIFO level"],["txftlr","TX FIFO threshold level"],["txoicr","TX FIFO overflow interrupt clear"]],"struct":[["RegisterBlock","Register block"]],"type":[["BAUDR","Baud rate"],["CTRLR0","Control register 0"],["CTRLR1","Master Control register 1"],["DMACR","DMA control"],["DMARDLR","DMA RX data level"],["DMATDLR","DMA TX data level"],["DR0","Data Register 0 (of 36)"],["ICR","Interrupt clear"],["IDR","Identification register"],["IMR","Interrupt mask"],["ISR","Interrupt status"],["MSTICR","Multi-master interrupt clear"],["MWCR","Microwire Control"],["RISR","Raw interrupt status"],["RXFLR","RX FIFO level"],["RXFTLR","RX FIFO threshold level"],["RXOICR","RX FIFO overflow interrupt clear"],["RXUICR","RX FIFO underflow interrupt clear"],["RX_SAMPLE_DLY","RX sample delay"],["SER","Slave enable"],["SPI_CTRLR0","SPI control"],["SR","Status register"],["SSIENR","SSI Enable"],["SSI_VERSION_ID","Version ID"],["TXD_DRIVE_EDGE","TX drive edge"],["TXFLR","TX FIFO level"],["TXFTLR","TX FIFO threshold level"],["TXOICR","TX FIFO overflow interrupt clear"]]});