// Seed: 1752959033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_25;
endmodule
module module_1 #(
    parameter id_3 = 32'd88,
    parameter id_5 = 32'd92
) (
    input  tri0  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  wor   _id_3,
    input  tri   id_4,
    output tri1  _id_5
);
  logic [id_3 : id_5] id_7, id_8;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8
  );
endmodule
