<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: AArch64Disassembler.cpp File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d8/d8f/AArch64Disassembler_8cpp.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64Disassembler.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../de/d94/AArch64Disassembler_8h_source.html">AArch64Disassembler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d3/d6f/AArch64ExternalSymbolizer_8h_source.html">AArch64ExternalSymbolizer.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/dea/AArch64Subtarget_8h_source.html">AArch64Subtarget.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/d68/AArch64AddressingModes_8h_source.html">MCTargetDesc/AArch64AddressingModes.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dc/dc0/AArch64BaseInfo_8h_source.html">Utils/AArch64BaseInfo.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/db7/MCInst_8h_source.html">llvm/MC/MCInst.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dc/d46/MCFixedLenDisassembler_8h_source.html">llvm/MC/MCFixedLenDisassembler.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/d8a/MemoryObject_8h_source.html">llvm/Support/MemoryObject.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d0/dfa/TargetRegistry_8h_source.html">llvm/Support/TargetRegistry.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../dd/d3f/ErrorHandling_8h_source.html">llvm/Support/ErrorHandling.h</a>&quot;</code><br/>
<code>#include &quot;AArch64GenDisassemblerTables.inc&quot;</code><br/>
<code>#include &quot;AArch64GenInstrInfo.inc&quot;</code><br/>
</div>
<p><a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-disassembler&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb086b34295fb7aa09493c62d798465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>&#160;&#160;&#160;llvm::MCDisassembler::Success</td></tr>
<tr class="separator:abdb086b34295fb7aa09493c62d798465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae15979c93f7f0929116b975b5c46cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>&#160;&#160;&#160;llvm::MCDisassembler::Fail</td></tr>
<tr class="separator:aae15979c93f7f0929116b975b5c46cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb5bc181f5b9efc0ed6dff5a167c188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>&#160;&#160;&#160;llvm::MCDisassembler::SoftFail</td></tr>
<tr class="separator:a6cb5bc181f5b9efc0ed6dff5a167c188"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ab314e2219b36b8448341c7273ce0ad39"><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ab314e2219b36b8448341c7273ce0ad39">DecodeStatus</a></td></tr>
<tr class="separator:ab314e2219b36b8448341c7273ce0ad39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0074ecba84d42f00ff2eec3084fc6a9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a0074ecba84d42f00ff2eec3084fc6a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8605e85029a3e42f80fb72da3cea7c73"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a8605e85029a3e42f80fb72da3cea7c73">DecodeFPR128_loRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a8605e85029a3e42f80fb72da3cea7c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ba1004c02d0d357086cd53a530960c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:af5ba1004c02d0d357086cd53a530960c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f66f6db096c8df0bcaeb73531ce0f58"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a0f66f6db096c8df0bcaeb73531ce0f58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9152f5af0088cc4251fc9445ef525e8d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">DecodeFPR16RegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a9152f5af0088cc4251fc9445ef525e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82655fe8e468acef5458d30a0dd01cbb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">DecodeFPR8RegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a82655fe8e468acef5458d30a0dd01cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56aed32b547a4b84dd7f1890faf134f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:aa56aed32b547a4b84dd7f1890faf134f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dcf69fd49b6b79cddd0f156eb84a020"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a4dcf69fd49b6b79cddd0f156eb84a020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abddea15e8857f9af52462453fa838809"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:abddea15e8857f9af52462453fa838809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a547065cd8cbead22653c07860aa7a3e0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a547065cd8cbead22653c07860aa7a3e0">DecodeQQRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a547065cd8cbead22653c07860aa7a3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa34944948e91f9326e46ef29b6c74d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4aa34944948e91f9326e46ef29b6c74d">DecodeQQQRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a4aa34944948e91f9326e46ef29b6c74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0df180690b366f9646045bb093233b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ade0df180690b366f9646045bb093233b">DecodeQQQQRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:ade0df180690b366f9646045bb093233b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe67e542b672aceddec920ae2384822"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aafe67e542b672aceddec920ae2384822">DecodeDDRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:aafe67e542b672aceddec920ae2384822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4902ddfefb25322c889067f0d3228e3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac4902ddfefb25322c889067f0d3228e3">DecodeDDDRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:ac4902ddfefb25322c889067f0d3228e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcb31448b42e02d91557addd6fcac5fc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#afcb31448b42e02d91557addd6fcac5fc">DecodeDDDDRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:afcb31448b42e02d91557addd6fcac5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2500f44f5c7b4245526ba0e41a05abbc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a2500f44f5c7b4245526ba0e41a05abbc">DecodeFixedPointScaleImm32</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a2500f44f5c7b4245526ba0e41a05abbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05d44d5682f78268d8a1a7cee335281"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ad05d44d5682f78268d8a1a7cee335281">DecodeFixedPointScaleImm64</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:ad05d44d5682f78268d8a1a7cee335281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0827246814610a329a9389eb8d1d8f6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac0827246814610a329a9389eb8d1d8f6">DecodePCRelLabel19</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:ac0827246814610a329a9389eb8d1d8f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92aea5162538da95421db4b363b704f9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a92aea5162538da95421db4b363b704f9">DecodeMemExtend</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a92aea5162538da95421db4b363b704f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5683587b5cb2726743e90d980291aaad"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a5683587b5cb2726743e90d980291aaad">DecodeMRSSystemRegister</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a5683587b5cb2726743e90d980291aaad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f0745056cbeb98c3f863f4f0a76a2aa"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9f0745056cbeb98c3f863f4f0a76a2aa">DecodeMSRSystemRegister</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a9f0745056cbeb98c3f863f4f0a76a2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f8e3713072e86f4e4d60e8399cabae"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#af4f8e3713072e86f4e4d60e8399cabae">DecodeThreeAddrSRegInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:af4f8e3713072e86f4e4d60e8399cabae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cce46f98d6383322f17ce33ec6496bb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a7cce46f98d6383322f17ce33ec6496bb">DecodeMoveImmInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a7cce46f98d6383322f17ce33ec6496bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf8187275c457ca488bd3b47a0823ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a5bf8187275c457ca488bd3b47a0823ca">DecodeUnsignedLdStInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a5bf8187275c457ca488bd3b47a0823ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af66469290c82e3074d977c3cd96dcc18"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#af66469290c82e3074d977c3cd96dcc18">DecodeSignedLdStInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:af66469290c82e3074d977c3cd96dcc18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a560e6fed4d938e24553d8d2f66fb7887"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a560e6fed4d938e24553d8d2f66fb7887">DecodeExclusiveLdStInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a560e6fed4d938e24553d8d2f66fb7887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ce6ea52ede37238456ea3c454052539"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a1ce6ea52ede37238456ea3c454052539">DecodePairLdStInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a1ce6ea52ede37238456ea3c454052539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bfb8370b2209fba56e9014451192f5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a09bfb8370b2209fba56e9014451192f5">DecodeAddSubERegInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a09bfb8370b2209fba56e9014451192f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace6028d6c8306dea9b2fb872c4bcfb40"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ace6028d6c8306dea9b2fb872c4bcfb40">DecodeLogicalImmInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:ace6028d6c8306dea9b2fb872c4bcfb40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150a21f7962ab7c806668b61c095c316"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a150a21f7962ab7c806668b61c095c316">DecodeModImmInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a150a21f7962ab7c806668b61c095c316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bf4e0cbaa428e96c3aa36e7fd442446"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9bf4e0cbaa428e96c3aa36e7fd442446">DecodeModImmTiedInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a9bf4e0cbaa428e96c3aa36e7fd442446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96831f1d287f87d33cb557ff89f7567e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a96831f1d287f87d33cb557ff89f7567e">DecodeAdrInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a96831f1d287f87d33cb557ff89f7567e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2394e5d6da7035b0fb3dd02810755136"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a2394e5d6da7035b0fb3dd02810755136">DecodeBaseAddSubImm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a2394e5d6da7035b0fb3dd02810755136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e38e47dd633928c3c262dbc017968fe"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a3e38e47dd633928c3c262dbc017968fe">DecodeUnconditionalBranch</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a3e38e47dd633928c3c262dbc017968fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e07860d510720addf422681cf45142"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a33e07860d510720addf422681cf45142">DecodeSystemPStateInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a33e07860d510720addf422681cf45142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f35f22086dd03f7339f40b49d3095b8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0f35f22086dd03f7339f40b49d3095b8">DecodeTestAndBranch</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, uint32_t insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a0f35f22086dd03f7339f40b49d3095b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1af780a9281f87068aad9670da6994d7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a1af780a9281f87068aad9670da6994d7">DecodeFMOVLaneInstruction</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Insn, uint64_t Address, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a1af780a9281f87068aad9670da6994d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87478aad43f3aae16e5844bf2b17997"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ab87478aad43f3aae16e5844bf2b17997">DecodeVecShiftR64Imm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:ab87478aad43f3aae16e5844bf2b17997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797fffe70ca482071baab93f276fb86e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a797fffe70ca482071baab93f276fb86e">DecodeVecShiftR64ImmNarrow</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a797fffe70ca482071baab93f276fb86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c6c4c5fb15a1901ac65dabade850c46"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a7c6c4c5fb15a1901ac65dabade850c46">DecodeVecShiftR32Imm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a7c6c4c5fb15a1901ac65dabade850c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a712846d69a12167752119873324ced51"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a712846d69a12167752119873324ced51">DecodeVecShiftR32ImmNarrow</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a712846d69a12167752119873324ced51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897215d383e88ac22d34ae2707cda8b1"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a897215d383e88ac22d34ae2707cda8b1">DecodeVecShiftR16Imm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a897215d383e88ac22d34ae2707cda8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf05fcfc10ca934afd0d4069ab77edcc"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#adf05fcfc10ca934afd0d4069ab77edcc">DecodeVecShiftR16ImmNarrow</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:adf05fcfc10ca934afd0d4069ab77edcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8ca0c95ecf1f7810595691f7d4dbf59"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ad8ca0c95ecf1f7810595691f7d4dbf59">DecodeVecShiftR8Imm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:ad8ca0c95ecf1f7810595691f7d4dbf59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa62ba383433b3c6499f609cd9c3975"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a1aa62ba383433b3c6499f609cd9c3975">DecodeVecShiftL64Imm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a1aa62ba383433b3c6499f609cd9c3975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bb9ecf30ae1548c16a65fa4f725785"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a45bb9ecf30ae1548c16a65fa4f725785">DecodeVecShiftL32Imm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a45bb9ecf30ae1548c16a65fa4f725785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad463fe9b17f3c66392a09b1cec30a86a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ad463fe9b17f3c66392a09b1cec30a86a">DecodeVecShiftL16Imm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:ad463fe9b17f3c66392a09b1cec30a86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0096df0de24adfb56ae83174794d332c"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0096df0de24adfb56ae83174794d332c">DecodeVecShiftL8Imm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a0096df0de24adfb56ae83174794d332c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d37f23ec6bf93da60e38fda41e9a83d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a> (<a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> &amp;Out, <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> In)</td></tr>
<tr class="separator:a5d37f23ec6bf93da60e38fda41e9a83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cf2a5a73d4394746f31d01c1389bac0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a> (<a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d57/classllvm_1_1Target.html">Target</a> &amp;<a class="el" href="../../df/d0e/Mips16ISelLowering_8cpp.html#a0acb682b8260ab1c60b918599864e2e5">T</a>, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="../../d3/d9e/classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx)</td></tr>
<tr class="separator:a4cf2a5a73d4394746f31d01c1389bac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae946e0e4ea20a52d9c68f847abfddab0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/da4/classllvm_1_1MCSymbolizer.html">MCSymbolizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ae946e0e4ea20a52d9c68f847abfddab0">createAArch64ExternalSymbolizer</a> (<a class="el" href="../../d2/d5b/classllvm_1_1StringRef.html">StringRef</a> TT, <a class="el" href="../../db/d54/group__LLVMCDisassembler.html#gae5f5cf25f2e9383f79c4720b598625d9">LLVMOpInfoCallback</a> GetOpInfo, <a class="el" href="../../db/d54/group__LLVMCDisassembler.html#ga744daae29a3269eb9457502dc5f17a6d">LLVMSymbolLookupCallback</a> SymbolLookUp, void *DisInfo, <a class="el" href="../../d3/d9e/classllvm_1_1MCContext.html">MCContext</a> *Ctx, <a class="el" href="../../d2/de6/classllvm_1_1MCRelocationInfo.html">MCRelocationInfo</a> *RelInfo)</td></tr>
<tr class="separator:ae946e0e4ea20a52d9c68f847abfddab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c8ee5448fe2a2fefe7bff37540df29"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa0c8ee5448fe2a2fefe7bff37540df29">LLVMInitializeAArch64Disassembler</a> ()</td></tr>
<tr class="separator:aa0c8ee5448fe2a2fefe7bff37540df29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee82f92b95ace5dba3ae0a1bc3d4829"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, unsigned RegNo, uint64_t Addr, <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *Decoder)</td></tr>
<tr class="separator:a9ee82f92b95ace5dba3ae0a1bc3d4829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a879126534213be629fcbfd3f8efbf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, unsigned Add)</td></tr>
<tr class="separator:ac8a879126534213be629fcbfd3f8efbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99dc559869c082a875cd714052dedb8f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a99dc559869c082a875cd714052dedb8f">DecodeVecShiftLImm</a> (<a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, unsigned Imm, unsigned Add)</td></tr>
<tr class="separator:a99dc559869c082a875cd714052dedb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a41217e5ae7e6a8409b478793d7dd5e82"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a41217e5ae7e6a8409b478793d7dd5e82">FPR128DecoderTable</a> []</td></tr>
<tr class="separator:a41217e5ae7e6a8409b478793d7dd5e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88eb7145ee965e030d18627d881b5ab7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a88eb7145ee965e030d18627d881b5ab7">FPR64DecoderTable</a> []</td></tr>
<tr class="separator:a88eb7145ee965e030d18627d881b5ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa920d3c0711e0636921a471002d1bf0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aaa920d3c0711e0636921a471002d1bf0">FPR32DecoderTable</a> []</td></tr>
<tr class="separator:aaa920d3c0711e0636921a471002d1bf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07292742c2326ee2115ba0d1fd8f10ba"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a07292742c2326ee2115ba0d1fd8f10ba">FPR16DecoderTable</a> []</td></tr>
<tr class="separator:a07292742c2326ee2115ba0d1fd8f10ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a655cee92a42531ff6fd43c32ee54fd0b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a655cee92a42531ff6fd43c32ee54fd0b">FPR8DecoderTable</a> []</td></tr>
<tr class="separator:a655cee92a42531ff6fd43c32ee54fd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0404e71a7693abeb060b531c700b9e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac0404e71a7693abeb060b531c700b9e5">GPR64DecoderTable</a> []</td></tr>
<tr class="separator:ac0404e71a7693abeb060b531c700b9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f008b6eee2b37b1cf6f684e34342427"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a8f008b6eee2b37b1cf6f684e34342427">GPR32DecoderTable</a> []</td></tr>
<tr class="separator:a8f008b6eee2b37b1cf6f684e34342427"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed116ed7ef746bb9f689c249084829a9"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aed116ed7ef746bb9f689c249084829a9">VectorDecoderTable</a> []</td></tr>
<tr class="separator:aed116ed7ef746bb9f689c249084829a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fc054f3f8a8b38727736a4a6a9b698"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a11fc054f3f8a8b38727736a4a6a9b698">QQDecoderTable</a> []</td></tr>
<tr class="separator:a11fc054f3f8a8b38727736a4a6a9b698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcb5f35f01d65ed5074978f05bf1d1ca"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#adcb5f35f01d65ed5074978f05bf1d1ca">QQQDecoderTable</a> []</td></tr>
<tr class="separator:adcb5f35f01d65ed5074978f05bf1d1ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c28750543481060819c55c699d8ab52"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4c28750543481060819c55c699d8ab52">QQQQDecoderTable</a> []</td></tr>
<tr class="separator:a4c28750543481060819c55c699d8ab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d88789818dee78130fc3bd7607d31d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa6d88789818dee78130fc3bd7607d31d">DDDecoderTable</a> []</td></tr>
<tr class="separator:aa6d88789818dee78130fc3bd7607d31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62892240a9e67bfe00211b769b3e7ec"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ab62892240a9e67bfe00211b769b3e7ec">DDDDecoderTable</a> []</td></tr>
<tr class="separator:ab62892240a9e67bfe00211b769b3e7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e37d2e048d43645629bbbb22c495e5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ad8e37d2e048d43645629bbbb22c495e5">DDDDDecoderTable</a> []</td></tr>
<tr class="separator:ad8e37d2e048d43645629bbbb22c495e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-disassembler&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00027">27</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aae15979c93f7f0929116b975b5c46cd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Fail&#160;&#160;&#160;llvm::MCDisassembler::Fail</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">193</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a6cb5bc181f5b9efc0ed6dff5a167c188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SoftFail&#160;&#160;&#160;llvm::MCDisassembler::SoftFail</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00194">194</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="abdb086b34295fb7aa09493c62d798465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Success&#160;&#160;&#160;llvm::MCDisassembler::Success</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">192</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ab314e2219b36b8448341c7273ce0ad39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a> <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00030">30</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a5d37f23ec6bf93da60e38fda41e9a83d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool Check </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> &amp;&#160;</td>
          <td class="paramname"><em>Out</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a>&#160;</td>
          <td class="paramname"><em>In</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00174">174</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                                      {</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">switch</span> (<a class="code" href="../../db/d20/namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">MCDisassembler::Success</a>:</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      <span class="comment">// Out stays the same.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">MCDisassembler::SoftFail</a>:</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      Out = <a class="code" href="../../db/d20/namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">MCDisassembler::Fail</a>:</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;      Out = <a class="code" href="../../db/d20/namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid DecodeStatus!&quot;</span>);</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac"><div class="ttname"><a href="../../db/d20/namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">llvm::tgtok::In</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8a/TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a6cb5bc181f5b9efc0ed6dff5a167c188"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a></div><div class="ttdeci">#define SoftFail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00194">AArch64Disassembler.cpp:194</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="../../dd/d3f/ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d3f/ErrorHandling_8h_source.html#l00098">ErrorHandling.h:98</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4cf2a5a73d4394746f31d01c1389bac0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html">MCDisassembler</a>* createAArch64Disassembler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../da/d57/classllvm_1_1Target.html">Target</a> &amp;&#160;</td>
          <td class="paramname"><em>T</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> <a class="el" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d9e/classllvm_1_1MCContext.html">MCContext</a> &amp;&#160;</td>
          <td class="paramname"><em>Ctx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00196">196</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                                               {</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a>(STI, Ctx);</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d94/AArch64Disassembler_8h_source.html#l00024">AArch64Disassembler.h:24</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae946e0e4ea20a52d9c68f847abfddab0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/da4/classllvm_1_1MCSymbolizer.html">MCSymbolizer</a>* createAArch64ExternalSymbolizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d2/d5b/classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>TT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d54/group__LLVMCDisassembler.html#gae5f5cf25f2e9383f79c4720b598625d9">LLVMOpInfoCallback</a>&#160;</td>
          <td class="paramname"><em>GetOpInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../db/d54/group__LLVMCDisassembler.html#ga744daae29a3269eb9457502dc5f17a6d">LLVMSymbolLookupCallback</a>&#160;</td>
          <td class="paramname"><em>SymbolLookUp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>DisInfo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d9e/classllvm_1_1MCContext.html">MCContext</a> *&#160;</td>
          <td class="paramname"><em>Ctx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/de6/classllvm_1_1MCRelocationInfo.html">MCRelocationInfo</a> *&#160;</td>
          <td class="paramname"><em>RelInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00226">226</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                                         {</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="../../df/dc0/classllvm_1_1AArch64ExternalSymbolizer.html">llvm::AArch64ExternalSymbolizer</a>(</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                     *Ctx,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                                     std::unique_ptr&lt;MCRelocationInfo&gt;(RelInfo),</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                                     GetOpInfo, SymbolLookUp, DisInfo);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1AArch64ExternalSymbolizer_html"><div class="ttname"><a href="../../df/dc0/classllvm_1_1AArch64ExternalSymbolizer.html">llvm::AArch64ExternalSymbolizer</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d6f/AArch64ExternalSymbolizer_8h_source.html#l00021">AArch64ExternalSymbolizer.h:21</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a09bfb8370b2209fba56e9014451192f5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeAddSubERegInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01302">1302</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;                                                                     {</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordtype">unsigned</span> Rm = fieldFromInstruction(insn, 16, 5);</div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="keywordtype">unsigned</span> extend = fieldFromInstruction(insn, 10, 6);</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  <span class="keywordtype">unsigned</span> shift = extend &amp; 0x7;</div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  <span class="keywordflow">if</span> (shift &gt; 4)</div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>()) {</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrx:</div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrx:</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrx:</div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrx:</div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrx:</div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrx:</div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrx:</div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrx:</div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrx64:</div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrx64:</div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rm, Addr, Decoder);</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrx64:</div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrx64:</div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rm, Addr, Decoder);</div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  }</div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(extend));</div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abddea15e8857f9af52462453fa838809"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00423">AArch64Disassembler.cpp:423</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4dcf69fd49b6b79cddd0f156eb84a020"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00390">AArch64Disassembler.cpp:390</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a96831f1d287f87d33cb557ff89f7567e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeAdrInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01447">1447</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;                                                                             {</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  int64_t imm = fieldFromInstruction(insn, 5, 19) &lt;&lt; 2;</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  imm |= fieldFromInstruction(insn, 29, 2);</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="comment">// Sign-extend the 21-bit immediate.</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="keywordflow">if</span> (imm &amp; (1 &lt;&lt; (21 - 1)))</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    imm |= ~((1LL &lt;&lt; 21) - 1);</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(Inst, imm, Addr, <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>, 0, 4))</div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(imm));</div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ae168bca48b1be1cda2e2f5c43f110e1b"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d5e/MCDisassembler_8cpp_source.html#l00019">MCDisassembler.cpp:19</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d94/AArch64Disassembler_8h_source.html#l00024">AArch64Disassembler.h:24</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2394e5d6da7035b0fb3dd02810755136"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeBaseAddSubImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01466">1466</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;                                                                            {</div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  <span class="keywordtype">unsigned</span> Imm = fieldFromInstruction(insn, 10, 14);</div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keywordtype">unsigned</span> S = fieldFromInstruction(insn, 29, 1);</div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="keywordtype">unsigned</span> Datasize = fieldFromInstruction(insn, 31, 1);</div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <span class="keywordtype">unsigned</span> ShifterVal = (Imm &gt;&gt; 12) &amp; 3;</div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <span class="keywordtype">unsigned</span> ImmVal = Imm &amp; 0xFFF;</div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <span class="keywordflow">if</span> (ShifterVal != 0 &amp;&amp; ShifterVal != 1)</div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <span class="keywordflow">if</span> (Datasize) {</div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    <span class="keywordflow">if</span> (Rd == 31 &amp;&amp; !S)</div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;      <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;      <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    <span class="keywordflow">if</span> (Rd == 31 &amp;&amp; !S)</div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;      <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;      <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  }</div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(Inst, Imm, Addr, <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>, 0, 4))</div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(ImmVal));</div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(12 * ShifterVal));</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ae168bca48b1be1cda2e2f5c43f110e1b"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d5e/MCDisassembler_8cpp_source.html#l00019">MCDisassembler.cpp:19</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abddea15e8857f9af52462453fa838809"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00423">AArch64Disassembler.cpp:423</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4dcf69fd49b6b79cddd0f156eb84a020"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00390">AArch64Disassembler.cpp:390</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d94/AArch64Disassembler_8h_source.html#l00024">AArch64Disassembler.h:24</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afcb31448b42e02d91557addd6fcac5fc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeDDDDRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00581">581</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                                                 {</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ad8e37d2e048d43645629bbbb22c495e5">DDDDDecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ad8e37d2e048d43645629bbbb22c495e5"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ad8e37d2e048d43645629bbbb22c495e5">DDDDDecoderTable</a></div><div class="ttdeci">static const unsigned DDDDDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00567">AArch64Disassembler.cpp:567</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac4902ddfefb25322c889067f0d3228e3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeDDDRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00558">558</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                                                                               {</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ab62892240a9e67bfe00211b769b3e7ec">DDDDecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ab62892240a9e67bfe00211b769b3e7ec"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ab62892240a9e67bfe00211b769b3e7ec">DDDDecoderTable</a></div><div class="ttdeci">static const unsigned DDDDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00544">AArch64Disassembler.cpp:544</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aafe67e542b672aceddec920ae2384822"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeDDRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00535">535</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                                                              {</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa6d88789818dee78130fc3bd7607d31d">DDDecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa6d88789818dee78130fc3bd7607d31d"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa6d88789818dee78130fc3bd7607d31d">DDDecoderTable</a></div><div class="ttdeci">static const unsigned DDDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00524">AArch64Disassembler.cpp:524</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a560e6fed4d938e24553d8d2f66fb7887"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeExclusiveLdStInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01098">1098</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                                                        {</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="keywordtype">unsigned</span> Rt2 = fieldFromInstruction(insn, 10, 5);</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <span class="keywordtype">unsigned</span> Rs = fieldFromInstruction(insn, 16, 5);</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>();</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXRW:</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXRB:</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXRH:</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="keywordflow">case</span> AArch64::STXRW:</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordflow">case</span> AArch64::STXRB:</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">case</span> AArch64::STXRH:</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rs, Addr, Decoder);</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="comment">// FALLTHROUGH</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">case</span> AArch64::LDARW:</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> AArch64::LDARB:</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> AArch64::LDARH:</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXRW:</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXRB:</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXRH:</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXRW:</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXRB:</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXRH:</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordflow">case</span> AArch64::STLRW:</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordflow">case</span> AArch64::STLRB:</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordflow">case</span> AArch64::STLRH:</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXRX:</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">case</span> AArch64::STXRX:</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rs, Addr, Decoder);</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <span class="comment">// FALLTHROUGH</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <span class="keywordflow">case</span> AArch64::LDARX:</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXRX:</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXRX:</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="keywordflow">case</span> AArch64::STLRX:</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXPW:</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordflow">case</span> AArch64::STXPW:</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rs, Addr, Decoder);</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="comment">// FALLTHROUGH</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXPW:</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXPW:</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordflow">case</span> AArch64::STLXPX:</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">case</span> AArch64::STXPX:</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rs, Addr, Decoder);</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="comment">// FALLTHROUGH</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="keywordflow">case</span> AArch64::LDAXPX:</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keywordflow">case</span> AArch64::LDXPX:</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  }</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="comment">// You shouldn&#39;t load to the same register twice in an instruction...</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="keywordflow">if</span> ((Opcode == AArch64::LDAXPW || Opcode == AArch64::LDXPW ||</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;       Opcode == AArch64::LDAXPX || Opcode == AArch64::LDXPX) &amp;&amp;</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      Rt == Rt2)</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>;</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a6cb5bc181f5b9efc0ed6dff5a167c188"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a></div><div class="ttdeci">#define SoftFail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00194">AArch64Disassembler.cpp:194</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4dcf69fd49b6b79cddd0f156eb84a020"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00390">AArch64Disassembler.cpp:390</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2500f44f5c7b4245526ba0e41a05abbc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeFixedPointScaleImm32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00591">591</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                                                    {</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">// scale{5} is asserted as 1 in tblgen.</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  Imm |= 0x20;  </div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(64 - Imm));</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad05d44d5682f78268d8a1a7cee335281"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeFixedPointScaleImm64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00600">600</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                                                                    {</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(64 - Imm));</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1af780a9281f87068aad9670da6994d7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeFMOVLaneInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00664">664</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                                                                   {</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <span class="comment">// This decoder exists to add the dummy Lane operand to the MCInst, which must</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <span class="comment">// be 1 in assembly but has no other real manifestation.</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(Insn, 0, 5);</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Insn, 5, 5);</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <span class="keywordtype">unsigned</span> IsToVec = fieldFromInstruction(Insn, 16, 1);</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">if</span> (IsToVec) {</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rd, Address, Decoder);</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rn, Address, Decoder);</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Address, Decoder);</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rn, Address, Decoder);</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  }</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="comment">// Add the lane</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(1));</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0074ecba84d42f00ff2eec3084fc6a9f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR128RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00266">AArch64Disassembler.cpp:266</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8605e85029a3e42f80fb72da3cea7c73"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeFPR128_loRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00277">277</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                                                      {</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 15)</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, RegNo, Addr, Decoder);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0074ecba84d42f00ff2eec3084fc6a9f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR128RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00266">AArch64Disassembler.cpp:266</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0074ecba84d42f00ff2eec3084fc6a9f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeFPR128RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00266">266</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                                                   {</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a41217e5ae7e6a8409b478793d7dd5e82">FPR128DecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a41217e5ae7e6a8409b478793d7dd5e82"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a41217e5ae7e6a8409b478793d7dd5e82">FPR128DecoderTable</a></div><div class="ttdeci">static const unsigned FPR128DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00256">AArch64Disassembler.cpp:256</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9152f5af0088cc4251fc9445ef525e8d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeFPR16RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00337">337</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                                                                  {</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a07292742c2326ee2115ba0d1fd8f10ba">FPR16DecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a07292742c2326ee2115ba0d1fd8f10ba"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a07292742c2326ee2115ba0d1fd8f10ba">FPR16DecoderTable</a></div><div class="ttdeci">static const unsigned FPR16DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00327">AArch64Disassembler.cpp:327</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0f66f6db096c8df0bcaeb73531ce0f58"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeFPR32RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00316">316</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                                                                  {</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aaa920d3c0711e0636921a471002d1bf0">FPR32DecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aaa920d3c0711e0636921a471002d1bf0"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aaa920d3c0711e0636921a471002d1bf0">FPR32DecoderTable</a></div><div class="ttdeci">static const unsigned FPR32DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00306">AArch64Disassembler.cpp:306</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af5ba1004c02d0d357086cd53a530960c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeFPR64RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00295">295</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                                                  {</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a88eb7145ee965e030d18627d881b5ab7">FPR64DecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a88eb7145ee965e030d18627d881b5ab7"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a88eb7145ee965e030d18627d881b5ab7">FPR64DecoderTable</a></div><div class="ttdeci">static const unsigned FPR64DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00285">AArch64Disassembler.cpp:285</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a82655fe8e468acef5458d30a0dd01cbb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeFPR8RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00358">358</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                                                                 {</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a655cee92a42531ff6fd43c32ee54fd0b">FPR8DecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a655cee92a42531ff6fd43c32ee54fd0b"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a655cee92a42531ff6fd43c32ee54fd0b">FPR8DecoderTable</a></div><div class="ttdeci">static const unsigned FPR8DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00348">AArch64Disassembler.cpp:348</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac7ad9e0c980ef05a8e6c279e5b2eeeeb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeGPR32RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">412</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                                                  {</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a8f008b6eee2b37b1cf6f684e34342427">GPR32DecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a8f008b6eee2b37b1cf6f684e34342427"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a8f008b6eee2b37b1cf6f684e34342427">GPR32DecoderTable</a></div><div class="ttdeci">static const unsigned GPR32DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00402">AArch64Disassembler.cpp:402</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abddea15e8857f9af52462453fa838809"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeGPR32spRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00423">423</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                                                                    {</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a8f008b6eee2b37b1cf6f684e34342427">GPR32DecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">if</span> (Register == AArch64::WZR)</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    Register = AArch64::WSP;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a8f008b6eee2b37b1cf6f684e34342427"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a8f008b6eee2b37b1cf6f684e34342427">GPR32DecoderTable</a></div><div class="ttdeci">static const unsigned GPR32DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00402">AArch64Disassembler.cpp:402</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa56aed32b547a4b84dd7f1890faf134f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeGPR64RegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">379</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                                                  {</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac0404e71a7693abeb060b531c700b9e5">GPR64DecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac0404e71a7693abeb060b531c700b9e5"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac0404e71a7693abeb060b531c700b9e5">GPR64DecoderTable</a></div><div class="ttdeci">static const unsigned GPR64DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00369">AArch64Disassembler.cpp:369</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4dcf69fd49b6b79cddd0f156eb84a020"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeGPR64spRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00390">390</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                                                    {</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac0404e71a7693abeb060b531c700b9e5">GPR64DecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">if</span> (Register == AArch64::XZR)</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    Register = AArch64::SP;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac0404e71a7693abeb060b531c700b9e5"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac0404e71a7693abeb060b531c700b9e5">GPR64DecoderTable</a></div><div class="ttdeci">static const unsigned GPR64DecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00369">AArch64Disassembler.cpp:369</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ace6028d6c8306dea9b2fb872c4bcfb40"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeLogicalImmInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01359">1359</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;                                                                     {</div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordtype">unsigned</span> Datasize = fieldFromInstruction(insn, 31, 1);</div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordtype">unsigned</span> imm;</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  <span class="keywordflow">if</span> (Datasize) {</div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keywordflow">if</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == AArch64::ANDSXri)</div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;      <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    imm = fieldFromInstruction(insn, 10, 13);</div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../dc/d6b/namespacellvm_1_1AArch64__AM.html#a0a33ab78776cbb20a7b285e6f165888c">AArch64_AM::isValidDecodeLogicalImmediate</a>(imm, 64))</div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <span class="keywordflow">if</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == AArch64::ANDSWri)</div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;      <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;      <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    imm = fieldFromInstruction(insn, 10, 12);</div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../dc/d6b/namespacellvm_1_1AArch64__AM.html#a0a33ab78776cbb20a7b285e6f165888c">AArch64_AM::isValidDecodeLogicalImmediate</a>(imm, 32))</div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  }</div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(imm));</div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abddea15e8857f9af52462453fa838809"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abddea15e8857f9af52462453fa838809">DecodeGPR32spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00423">AArch64Disassembler.cpp:423</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4dcf69fd49b6b79cddd0f156eb84a020"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00390">AArch64Disassembler.cpp:390</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__AM_html_a0a33ab78776cbb20a7b285e6f165888c"><div class="ttname"><a href="../../dc/d6b/namespacellvm_1_1AArch64__AM.html#a0a33ab78776cbb20a7b285e6f165888c">llvm::AArch64_AM::isValidDecodeLogicalImmediate</a></div><div class="ttdeci">static bool isValidDecodeLogicalImmediate(uint64_t val, unsigned regSize)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d68/AArch64AddressingModes_8h_source.html#l00324">AArch64AddressingModes.h:324</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a92aea5162538da95421db4b363b704f9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeMemExtend </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00623">623</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                                                           {</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm((Imm  &gt;&gt; 1) &amp; 1));</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(Imm &amp; 1));</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a150a21f7962ab7c806668b61c095c316"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeModImmInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01390">1390</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;                                                                 {</div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="keywordtype">unsigned</span> cmode = fieldFromInstruction(insn, 12, 4);</div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="keywordtype">unsigned</span> imm = fieldFromInstruction(insn, 16, 3) &lt;&lt; 5;</div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  imm |= fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="keywordflow">if</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == AArch64::MOVID)</div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;</div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(imm));</div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;</div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>()) {</div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv4i16:</div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv8i16:</div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv4i16:</div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv8i16:</div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv2i32:</div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv4i32:</div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv2i32:</div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv4i32:</div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm((cmode &amp; 6) &lt;&lt; 2));</div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv2s_msl:</div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVIv4s_msl:</div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv2s_msl:</div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="keywordflow">case</span> AArch64::MVNIv4s_msl:</div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(cmode &amp; 1 ? 0x110 : 0x108));</div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  }</div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;</div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9ee82f92b95ace5dba3ae0a1bc3d4829"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeVectorRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00446">AArch64Disassembler.cpp:446</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_af5ba1004c02d0d357086cd53a530960c"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00295">AArch64Disassembler.cpp:295</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9bf4e0cbaa428e96c3aa36e7fd442446"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeModImmTiedInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01429">1429</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;                                                                     {</div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keywordtype">unsigned</span> cmode = fieldFromInstruction(insn, 12, 4);</div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordtype">unsigned</span> imm = fieldFromInstruction(insn, 16, 3) &lt;&lt; 5;</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  imm |= fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <span class="comment">// Tied operands added twice.</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(imm));</div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm((cmode &amp; 6) &lt;&lt; 2));</div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9ee82f92b95ace5dba3ae0a1bc3d4829"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9ee82f92b95ace5dba3ae0a1bc3d4829">DecodeVectorRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeVectorRegisterClass(MCInst &amp;Inst, unsigned RegNo, uint64_t Addr, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00446">AArch64Disassembler.cpp:446</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7cce46f98d6383322f17ce33ec6496bb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeMoveImmInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00819">819</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                                                                  {</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="keywordtype">unsigned</span> imm = fieldFromInstruction(insn, 5, 16);</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keywordtype">unsigned</span> shift = fieldFromInstruction(insn, 21, 2);</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  shift &lt;&lt;= 4;</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>()) {</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVZWi:</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVNWi:</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVKWi:</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="keywordflow">if</span> (shift &amp; (1U &lt;&lt; 5))</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVZXi:</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVNXi:</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="keywordflow">case</span> AArch64::MOVKXi:</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  }</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  <span class="keywordflow">if</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == AArch64::MOVKWi ||</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;      Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() == AArch64::MOVKXi)</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">getOperand</a>(0));</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(imm));</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(shift));</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a82523248f1c8145141a026cf3e57cf48"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a82523248f1c8145141a026cf3e57cf48">llvm::MCInst::getOperand</a></div><div class="ttdeci">const MCOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00163">MCInst.h:163</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5683587b5cb2726743e90d980291aaad"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeMRSSystemRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00630">630</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                                                                 {</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI = Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a9865bbe7b891c872db0f3a753a281287">getSubtargetInfo</a>();</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  Imm |= 0x8000;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(Imm));</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordtype">bool</span> ValidNamed;</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  (void)<a class="code" href="../../de/d81/structllvm_1_1AArch64SysReg_1_1MRSMapper.html">AArch64SysReg::MRSMapper</a>(STI.<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a3828eb42723147e207d44b67a8aaed3d">getFeatureBits</a>())</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      .toString(Imm, ValidNamed);</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordflow">return</span> ValidNamed ? <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a> : <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;}</div>
<div class="ttc" id="structllvm_1_1AArch64SysReg_1_1MRSMapper_html"><div class="ttname"><a href="../../de/d81/structllvm_1_1AArch64SysReg_1_1MRSMapper.html">llvm::AArch64SysReg::MRSMapper</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l01154">AArch64BaseInfo.h:1154</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a9865bbe7b891c872db0f3a753a281287"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a9865bbe7b891c872db0f3a753a281287">llvm::MCDisassembler::getSubtargetInfo</a></div><div class="ttdeci">const MCSubtargetInfo &amp; getSubtargetInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/def/MCDisassembler_8h_source.html#l00108">MCDisassembler.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a3828eb42723147e207d44b67a8aaed3d"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a3828eb42723147e207d44b67a8aaed3d">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">uint64_t getFeatureBits() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00064">MCSubtargetInfo.h:64</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00029">MCSubtargetInfo.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d94/AArch64Disassembler_8h_source.html#l00024">AArch64Disassembler.h:24</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9f0745056cbeb98c3f863f4f0a76a2aa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeMSRSystemRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00647">647</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                                                 {</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI = Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a9865bbe7b891c872db0f3a753a281287">getSubtargetInfo</a>();</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  Imm |= 0x8000;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(Imm));</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordtype">bool</span> ValidNamed;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  (void)<a class="code" href="../../df/de0/structllvm_1_1AArch64SysReg_1_1MSRMapper.html">AArch64SysReg::MSRMapper</a>(STI.<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a3828eb42723147e207d44b67a8aaed3d">getFeatureBits</a>())</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;      .toString(Imm, ValidNamed);</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">return</span> ValidNamed ? <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a> : <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a9865bbe7b891c872db0f3a753a281287"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a9865bbe7b891c872db0f3a753a281287">llvm::MCDisassembler::getSubtargetInfo</a></div><div class="ttdeci">const MCSubtargetInfo &amp; getSubtargetInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/def/MCDisassembler_8h_source.html#l00108">MCDisassembler.h:108</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64SysReg_1_1MSRMapper_html"><div class="ttname"><a href="../../df/de0/structllvm_1_1AArch64SysReg_1_1MSRMapper.html">llvm::AArch64SysReg::MSRMapper</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l01149">AArch64BaseInfo.h:1149</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_a3828eb42723147e207d44b67a8aaed3d"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#a3828eb42723147e207d44b67a8aaed3d">llvm::MCSubtargetInfo::getFeatureBits</a></div><div class="ttdeci">uint64_t getFeatureBits() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00064">MCSubtargetInfo.h:64</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00029">MCSubtargetInfo.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d94/AArch64Disassembler_8h_source.html#l00024">AArch64Disassembler.h:24</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1ce6ea52ede37238456ea3c454052539"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodePairLdStInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01173">1173</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                                                                   {</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="keywordtype">unsigned</span> Rt2 = fieldFromInstruction(insn, 10, 5);</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  int64_t <a class="code" href="../../d9/d2c/namespacebranch-range-01.html#aeff169c510c57a70aa0829c5bc1f7896">offset</a> = fieldFromInstruction(insn, 15, 7);</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordtype">bool</span> IsLoad = fieldFromInstruction(insn, 22, 1);</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="comment">// offset is a 7-bit signed immediate, so sign extend it to</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="comment">// fill the unsigned.</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="keywordflow">if</span> (offset &amp; (1 &lt;&lt; (7 - 1)))</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    offset |= ~((1LL &lt;&lt; 7) - 1);</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>();</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordtype">bool</span> NeedsDisjointWritebackTransfer = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="comment">// First operand is always writeback of base register.</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXpost:</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXpost:</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWpost:</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXpre:</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXpre:</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWpre:</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWpost:</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWpost:</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWpre:</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWpre:</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQpost:</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQpost:</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQpre:</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQpre:</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDpost:</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDpost:</div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDpre:</div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDpre:</div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSpost:</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSpost:</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSpre:</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSpre:</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  }</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXpost:</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXpost:</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWpost:</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXpre:</div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXpre:</div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWpre:</div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    NeedsDisjointWritebackTransfer = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="comment">// Fallthrough</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPXi:</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPXi:</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPXi:</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">case</span> AArch64::STPXi:</div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSWi:</div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWpost:</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWpost:</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWpre:</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWpre:</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    NeedsDisjointWritebackTransfer = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="comment">// Fallthrough</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPWi:</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPWi:</div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPWi:</div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">case</span> AArch64::STPWi:</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPQi:</div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPQi:</div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQpost:</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQpost:</div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQi:</div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQi:</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPQpre:</div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <span class="keywordflow">case</span> AArch64::STPQpre:</div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPDi:</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPDi:</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDpost:</div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDpost:</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDi:</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDi:</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPDpre:</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">case</span> AArch64::STPDpre:</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordflow">case</span> AArch64::LDNPSi:</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">case</span> AArch64::STNPSi:</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSpost:</div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSpost:</div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSi:</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSi:</div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <span class="keywordflow">case</span> AArch64::LDPSpre:</div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keywordflow">case</span> AArch64::STPSpre:</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a>(Inst, Rt2, Addr, Decoder);</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  }</div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(offset));</div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  <span class="comment">// You shouldn&#39;t load to the same register twice in an instruction...</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordflow">if</span> (IsLoad &amp;&amp; Rt == Rt2)</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>;</div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;</div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="comment">// ... or do any operation that writes-back to a transfer register. But note</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <span class="comment">// that &quot;stp xzr, xzr, [sp], #4&quot; is fine because xzr and sp are different.</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <span class="keywordflow">if</span> (NeedsDisjointWritebackTransfer &amp;&amp; Rn != 31 &amp;&amp; (Rt == Rn || Rt2 == Rn))</div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>;</div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0f66f6db096c8df0bcaeb73531ce0f58"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00316">AArch64Disassembler.cpp:316</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a6cb5bc181f5b9efc0ed6dff5a167c188"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a></div><div class="ttdeci">#define SoftFail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00194">AArch64Disassembler.cpp:194</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0074ecba84d42f00ff2eec3084fc6a9f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR128RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00266">AArch64Disassembler.cpp:266</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="namespacebranch-range-01_html_aeff169c510c57a70aa0829c5bc1f7896"><div class="ttname"><a href="../../d9/d2c/namespacebranch-range-01.html#aeff169c510c57a70aa0829c5bc1f7896">branch-range-01.offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d37/branch-range-01_8py_source.html#l00091">branch-range-01.py:91</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_af5ba1004c02d0d357086cd53a530960c"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00295">AArch64Disassembler.cpp:295</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4dcf69fd49b6b79cddd0f156eb84a020"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00390">AArch64Disassembler.cpp:390</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac0827246814610a329a9389eb8d1d8f6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodePCRelLabel19 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00607">607</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                                                                           {</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  int64_t ImmVal = Imm;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="comment">// Sign-extend 19-bit immediate.</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">if</span> (ImmVal &amp; (1 &lt;&lt; (19 - 1)))</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    ImmVal |= ~((1LL &lt;&lt; 19) - 1);</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(Inst, ImmVal &lt;&lt; 2, Addr,</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                                     Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>() != AArch64::LDRXl, 0, 4))</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(ImmVal));</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ae168bca48b1be1cda2e2f5c43f110e1b"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d5e/MCDisassembler_8cpp_source.html#l00019">MCDisassembler.cpp:19</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d94/AArch64Disassembler_8h_source.html#l00024">AArch64Disassembler.h:24</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ade0df180690b366f9646045bb093233b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeQQQQRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00514">514</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                                                 {</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4c28750543481060819c55c699d8ab52">QQQQDecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4c28750543481060819c55c699d8ab52"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4c28750543481060819c55c699d8ab52">QQQQDecoderTable</a></div><div class="ttdeci">static const unsigned QQQQDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00500">AArch64Disassembler.cpp:500</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a4aa34944948e91f9326e46ef29b6c74d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeQQQRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00491">491</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;                                                                               {</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#adcb5f35f01d65ed5074978f05bf1d1ca">QQQDecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_adcb5f35f01d65ed5074978f05bf1d1ca"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#adcb5f35f01d65ed5074978f05bf1d1ca">QQQDecoderTable</a></div><div class="ttdeci">static const unsigned QQQDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00477">AArch64Disassembler.cpp:477</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a547065cd8cbead22653c07860aa7a3e0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeQQRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00468">468</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                                                              {</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a11fc054f3f8a8b38727736a4a6a9b698">QQDecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a11fc054f3f8a8b38727736a4a6a9b698"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a11fc054f3f8a8b38727736a4a6a9b698">QQDecoderTable</a></div><div class="ttdeci">static const unsigned QQDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00457">AArch64Disassembler.cpp:457</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af66469290c82e3074d977c3cd96dcc18"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeSignedLdStInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00913">913</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                                                                     {</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  int64_t <a class="code" href="../../d9/d2c/namespacebranch-range-01.html#aeff169c510c57a70aa0829c5bc1f7896">offset</a> = fieldFromInstruction(insn, 12, 9);</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="comment">// offset is a 9-bit signed immediate, so sign extend it to</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="comment">// fill the unsigned.</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="keywordflow">if</span> (offset &amp; (1 &lt;&lt; (9 - 1)))</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    offset |= ~((1LL &lt;&lt; 9) - 1);</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="comment">// First operand is always the writeback to the address register, if needed.</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>()) {</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWpre:</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWpre:</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBpre:</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBpre:</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHpre:</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHpre:</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWpre:</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWpre:</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWpost:</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWpost:</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBpost:</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBpost:</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHpost:</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHpost:</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWpost:</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWpost:</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXpre:</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXpre:</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXpre:</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWpre:</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXpre:</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXpost:</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXpost:</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXpost:</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWpost:</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXpost:</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQpre:</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQpre:</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQpost:</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQpost:</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDpre:</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDpre:</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDpost:</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDpost:</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSpre:</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSpre:</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSpost:</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSpost:</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHpre:</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHpre:</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHpost:</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHpost:</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBpre:</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBpre:</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBpost:</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBpost:</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  }</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>()) {</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordflow">case</span> AArch64::PRFUMi:</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="comment">// Rt is an immediate in prefetch.</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(Rt));</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="keywordflow">case</span> AArch64::STURBBi:</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURBBi:</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSBWi:</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  <span class="keywordflow">case</span> AArch64::STURHHi:</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURHHi:</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSHWi:</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordflow">case</span> AArch64::STURWi:</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURWi:</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSBWi:</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSHWi:</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">case</span> AArch64::STTRWi:</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRWi:</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  <span class="keywordflow">case</span> AArch64::STTRHi:</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRHi:</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRBi:</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <span class="keywordflow">case</span> AArch64::STTRBi:</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWpre:</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWpre:</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBpre:</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBpre:</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHpre:</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHpre:</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWpre:</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWpre:</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWpost:</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWpost:</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBpost:</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBpost:</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHpost:</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHpost:</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWpost:</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWpost:</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSBXi:</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSHXi:</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSWi:</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">case</span> AArch64::STURXi:</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURXi:</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSBXi:</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSHXi:</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRSWi:</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <span class="keywordflow">case</span> AArch64::STTRXi:</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">case</span> AArch64::LDTRXi:</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXpre:</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXpre:</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXpre:</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWpre:</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXpre:</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXpost:</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXpost:</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXpost:</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWpost:</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXpost:</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURQi:</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordflow">case</span> AArch64::STURQi:</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQpre:</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQpre:</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQpost:</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQpost:</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURDi:</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keywordflow">case</span> AArch64::STURDi:</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDpre:</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDpre:</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDpost:</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDpost:</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURSi:</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">case</span> AArch64::STURSi:</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSpre:</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSpre:</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSpost:</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSpost:</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURHi:</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">case</span> AArch64::STURHi:</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHpre:</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHpre:</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHpost:</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHpost:</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">DecodeFPR16RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">case</span> AArch64::LDURBi:</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="keywordflow">case</span> AArch64::STURBi:</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBpre:</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBpre:</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBpost:</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBpost:</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">DecodeFPR8RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  }</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(offset));</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="keywordtype">bool</span> IsLoad = fieldFromInstruction(insn, 22, 1);</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="keywordtype">bool</span> IsIndexed = fieldFromInstruction(insn, 10, 2) != 0;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordtype">bool</span> IsFP = fieldFromInstruction(insn, 26, 1);</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="comment">// Cannot write back to a transfer register (but xzr != sp).</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keywordflow">if</span> (IsLoad &amp;&amp; IsIndexed &amp;&amp; !IsFP &amp;&amp; Rn != 31 &amp;&amp; Rt == Rn)</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a>;</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0f66f6db096c8df0bcaeb73531ce0f58"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00316">AArch64Disassembler.cpp:316</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a6cb5bc181f5b9efc0ed6dff5a167c188"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a6cb5bc181f5b9efc0ed6dff5a167c188">SoftFail</a></div><div class="ttdeci">#define SoftFail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00194">AArch64Disassembler.cpp:194</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0074ecba84d42f00ff2eec3084fc6a9f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR128RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00266">AArch64Disassembler.cpp:266</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9152f5af0088cc4251fc9445ef525e8d"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">DecodeFPR16RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00337">AArch64Disassembler.cpp:337</a></div></div>
<div class="ttc" id="namespacebranch-range-01_html_aeff169c510c57a70aa0829c5bc1f7896"><div class="ttname"><a href="../../d9/d2c/namespacebranch-range-01.html#aeff169c510c57a70aa0829c5bc1f7896">branch-range-01.offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d37/branch-range-01_8py_source.html#l00091">branch-range-01.py:91</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a82655fe8e468acef5458d30a0dd01cbb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">DecodeFPR8RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR8RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00358">AArch64Disassembler.cpp:358</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_af5ba1004c02d0d357086cd53a530960c"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00295">AArch64Disassembler.cpp:295</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4dcf69fd49b6b79cddd0f156eb84a020"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00390">AArch64Disassembler.cpp:390</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a33e07860d510720addf422681cf45142"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeSystemPStateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01519">1519</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;                                                                       {</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  uint64_t op1 = fieldFromInstruction(insn, 16, 3);</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  uint64_t op2 = fieldFromInstruction(insn, 5, 3);</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  uint64_t crm = fieldFromInstruction(insn, 8, 4);</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  uint64_t pstate_field = (op1 &lt;&lt; 3) | op2;</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(pstate_field));</div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(crm));</div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <span class="keywordtype">bool</span> ValidNamed;</div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  (void)<a class="code" href="../../de/d89/structllvm_1_1AArch64PState_1_1PStateMapper.html">AArch64PState::PStateMapper</a>().<a class="code" href="../../d9/ded/structllvm_1_1AArch64NamedImmMapper.html#ab99a85d93330cf8fec05ea335841fc08">toString</a>(pstate_field, ValidNamed);</div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  </div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;  <span class="keywordflow">return</span> ValidNamed ? <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a> : <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64PState_1_1PStateMapper_html"><div class="ttname"><a href="../../de/d89/structllvm_1_1AArch64PState_1_1PStateMapper.html">llvm::AArch64PState::PStateMapper</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00441">AArch64BaseInfo.h:441</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="structllvm_1_1AArch64NamedImmMapper_html_ab99a85d93330cf8fec05ea335841fc08"><div class="ttname"><a href="../../d9/ded/structllvm_1_1AArch64NamedImmMapper.html#ab99a85d93330cf8fec05ea335841fc08">llvm::AArch64NamedImmMapper::toString</a></div><div class="ttdeci">StringRef toString(uint32_t Value, bool &amp;Valid) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d5a/AArch64BaseInfo_8cpp_source.html#l00021">AArch64BaseInfo.cpp:21</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0f35f22086dd03f7339f40b49d3095b8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeTestAndBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01537">1537</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                                                                            {</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  uint64_t Rt = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  uint64_t bit = fieldFromInstruction(insn, 31, 1) &lt;&lt; 5;</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  bit |= fieldFromInstruction(insn, 19, 5);</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  int64_t dst = fieldFromInstruction(insn, 5, 14);</div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="comment">// Sign-extend 14-bit immediate.</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keywordflow">if</span> (dst &amp; (1 &lt;&lt; (14 - 1)))</div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    dst |= ~((1LL &lt;&lt; 14) - 1);</div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="keywordflow">if</span> (fieldFromInstruction(insn, 31, 1) == 0)</div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(bit));</div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(Inst, dst &lt;&lt; 2, Addr, <span class="keyword">true</span>, 0, 4))</div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(dst));</div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ae168bca48b1be1cda2e2f5c43f110e1b"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d5e/MCDisassembler_8cpp_source.html#l00019">MCDisassembler.cpp:19</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d94/AArch64Disassembler_8h_source.html#l00024">AArch64Disassembler.h:24</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af4f8e3713072e86f4e4d60e8399cabae"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeThreeAddrSRegInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00757">757</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                                                                        {</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordtype">unsigned</span> Rm = fieldFromInstruction(insn, 16, 5);</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <span class="keywordtype">unsigned</span> shiftHi = fieldFromInstruction(insn, 22, 2);</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordtype">unsigned</span> shiftLo = fieldFromInstruction(insn, 10, 6);</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="keywordtype">unsigned</span> shift = (shiftHi &lt;&lt; 6) | shiftLo;</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>()) {</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDWrs:</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSWrs:</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBWrs:</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSWrs:</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="comment">// if shift == &#39;11&#39; then ReservedValue()</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <span class="keywordflow">if</span> (shiftHi == 0x3)</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="comment">// Deliberate fallthrough</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDWrs:</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDSWrs:</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordflow">case</span> AArch64::BICWrs:</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keywordflow">case</span> AArch64::BICSWrs:</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRWrs:</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordflow">case</span> AArch64::ORNWrs:</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keywordflow">case</span> AArch64::EORWrs:</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="keywordflow">case</span> AArch64::EONWrs: {</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="comment">// if sf == &#39;0&#39; and imm6&lt;5&gt; == &#39;1&#39; then ReservedValue()</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <span class="keywordflow">if</span> (shiftLo &gt;&gt; 5 == 1)</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rm, Addr, Decoder);</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  }</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDXrs:</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">case</span> AArch64::ADDSXrs:</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBXrs:</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  <span class="keywordflow">case</span> AArch64::SUBSXrs:</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="comment">// if shift == &#39;11&#39; then ReservedValue()</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="keywordflow">if</span> (shiftHi == 0x3)</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">// Deliberate fallthrough</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDXrs:</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  <span class="keywordflow">case</span> AArch64::ANDSXrs:</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">case</span> AArch64::BICXrs:</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="keywordflow">case</span> AArch64::BICSXrs:</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="keywordflow">case</span> AArch64::ORRXrs:</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">case</span> AArch64::ORNXrs:</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="keywordflow">case</span> AArch64::EORXrs:</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="keywordflow">case</span> AArch64::EONXrs:</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Addr, Decoder);</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rm, Addr, Decoder);</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  }</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(shift));</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a3e38e47dd633928c3c262dbc017968fe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeUnconditionalBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l01502">1502</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;                                                                   {</div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;  int64_t imm = fieldFromInstruction(insn, 0, 26);</div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="comment">// Sign-extend the 26-bit immediate.</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="keywordflow">if</span> (imm &amp; (1 &lt;&lt; (26 - 1)))</div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    imm |= ~((1LL &lt;&lt; 26) - 1);</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(Inst, imm &lt;&lt; 2, Addr, <span class="keyword">true</span>, 0, 4))</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(imm));</div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ae168bca48b1be1cda2e2f5c43f110e1b"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d5e/MCDisassembler_8cpp_source.html#l00019">MCDisassembler.cpp:19</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d94/AArch64Disassembler_8h_source.html#l00024">AArch64Disassembler.h:24</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a5bf8187275c457ca488bd3b47a0823ca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeUnsignedLdStInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>insn</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Address</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00852">852</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                                                                       {</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(insn, 0, 5);</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(insn, 5, 5);</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../d9/d2c/namespacebranch-range-01.html#aeff169c510c57a70aa0829c5bc1f7896">offset</a> = fieldFromInstruction(insn, 10, 12);</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *Dis =</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">AArch64Disassembler</a> *<span class="keyword">&gt;</span>(Decoder);</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordflow">switch</span> (Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>()) {</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordflow">case</span> AArch64::PRFMui:</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="comment">// Rt is an immediate in prefetch.</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(Rt));</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBBui:</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBBui:</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBWui:</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHHui:</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHHui:</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHWui:</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  <span class="keywordflow">case</span> AArch64::STRWui:</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRWui:</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSBXui:</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSHXui:</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSWui:</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="keywordflow">case</span> AArch64::STRXui:</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRXui:</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRQui:</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordflow">case</span> AArch64::STRQui:</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRDui:</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  <span class="keywordflow">case</span> AArch64::STRDui:</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRSui:</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <span class="keywordflow">case</span> AArch64::STRSui:</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRHui:</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="keywordflow">case</span> AArch64::STRHui:</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">DecodeFPR16RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">case</span> AArch64::LDRBui:</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="keywordflow">case</span> AArch64::STRBui:</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">DecodeFPR8RegisterClass</a>(Inst, Rt, Addr, Decoder);</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  }</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a>(Inst, Rn, Addr, Decoder);</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="keywordflow">if</span> (!Dis-&gt;<a class="code" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">tryAddingSymbolicOperand</a>(Inst, offset, Addr, <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>, 0, 4))</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(offset));</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00412">AArch64Disassembler.cpp:412</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0f66f6db096c8df0bcaeb73531ce0f58"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00316">AArch64Disassembler.cpp:316</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0074ecba84d42f00ff2eec3084fc6a9f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR128RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00266">AArch64Disassembler.cpp:266</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00379">AArch64Disassembler.cpp:379</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9152f5af0088cc4251fc9445ef525e8d"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">DecodeFPR16RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00337">AArch64Disassembler.cpp:337</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_ae168bca48b1be1cda2e2f5c43f110e1b"><div class="ttname"><a href="../../d9/d8e/classllvm_1_1MCDisassembler.html#ae168bca48b1be1cda2e2f5c43f110e1b">llvm::MCDisassembler::tryAddingSymbolicOperand</a></div><div class="ttdeci">bool tryAddingSymbolicOperand(MCInst &amp;Inst, int64_t Value, uint64_t Address, bool IsBranch, uint64_t Offset, uint64_t InstSize) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d5e/MCDisassembler_8cpp_source.html#l00019">MCDisassembler.cpp:19</a></div></div>
<div class="ttc" id="namespacebranch-range-01_html_aeff169c510c57a70aa0829c5bc1f7896"><div class="ttname"><a href="../../d9/d2c/namespacebranch-range-01.html#aeff169c510c57a70aa0829c5bc1f7896">branch-range-01.offset</a></div><div class="ttdeci">int offset</div><div class="ttdef"><b>Definition:</b> <a href="../../da/d37/branch-range-01_8py_source.html#l00091">branch-range-01.py:91</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a82655fe8e468acef5458d30a0dd01cbb"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">DecodeFPR8RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR8RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00358">AArch64Disassembler.cpp:358</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_af5ba1004c02d0d357086cd53a530960c"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00295">AArch64Disassembler.cpp:295</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4dcf69fd49b6b79cddd0f156eb84a020"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4dcf69fd49b6b79cddd0f156eb84a020">DecodeGPR64spRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64spRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00390">AArch64Disassembler.cpp:390</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AArch64Disassembler_html"><div class="ttname"><a href="../../dc/d14/classllvm_1_1AArch64Disassembler.html">llvm::AArch64Disassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d94/AArch64Disassembler_8h_source.html#l00024">AArch64Disassembler.h:24</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad463fe9b17f3c66392a09b1cec30a86a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftL16Imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00747">747</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;                                                                             {</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a99dc559869c082a875cd714052dedb8f">DecodeVecShiftLImm</a>(Inst, Imm, 16);</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a99dc559869c082a875cd714052dedb8f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a99dc559869c082a875cd714052dedb8f">DecodeVecShiftLImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftLImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00693">AArch64Disassembler.cpp:693</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a45bb9ecf30ae1548c16a65fa4f725785"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftL32Imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00742">742</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                                                             {</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a99dc559869c082a875cd714052dedb8f">DecodeVecShiftLImm</a>(Inst, Imm, 32);</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a99dc559869c082a875cd714052dedb8f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a99dc559869c082a875cd714052dedb8f">DecodeVecShiftLImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftLImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00693">AArch64Disassembler.cpp:693</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1aa62ba383433b3c6499f609cd9c3975"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftL64Imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00737">737</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                                                                             {</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a99dc559869c082a875cd714052dedb8f">DecodeVecShiftLImm</a>(Inst, Imm, 64);</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a99dc559869c082a875cd714052dedb8f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a99dc559869c082a875cd714052dedb8f">DecodeVecShiftLImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftLImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00693">AArch64Disassembler.cpp:693</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0096df0de24adfb56ae83174794d332c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftL8Imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00752">752</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                                                                            {</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a99dc559869c082a875cd714052dedb8f">DecodeVecShiftLImm</a>(Inst, Imm, 8);</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a99dc559869c082a875cd714052dedb8f"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a99dc559869c082a875cd714052dedb8f">DecodeVecShiftLImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftLImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00693">AArch64Disassembler.cpp:693</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a99dc559869c082a875cd714052dedb8f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftLImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Add</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00693">693</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                                                     {</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm((Imm + Add) &amp; (Add - 1)));</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a897215d383e88ac22d34ae2707cda8b1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftR16Imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00721">721</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                                                                             {</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a>(Inst, Imm, 16);</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac8a879126534213be629fcbfd3f8efbf"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftRImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00687">AArch64Disassembler.cpp:687</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="adf05fcfc10ca934afd0d4069ab77edcc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftR16ImmNarrow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00726">726</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                                                    {</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a>(Inst, Imm | 0x8, 16);</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac8a879126534213be629fcbfd3f8efbf"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftRImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00687">AArch64Disassembler.cpp:687</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7c6c4c5fb15a1901ac65dabade850c46"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftR32Imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00710">710</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                                                                             {</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a>(Inst, Imm, 32);</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac8a879126534213be629fcbfd3f8efbf"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftRImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00687">AArch64Disassembler.cpp:687</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a712846d69a12167752119873324ced51"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftR32ImmNarrow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00715">715</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                                                                    {</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a>(Inst, Imm | 0x10, 32);</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac8a879126534213be629fcbfd3f8efbf"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftRImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00687">AArch64Disassembler.cpp:687</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab87478aad43f3aae16e5844bf2b17997"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftR64Imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00699">699</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                                                                             {</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a>(Inst, Imm, 64);</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac8a879126534213be629fcbfd3f8efbf"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftRImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00687">AArch64Disassembler.cpp:687</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a797fffe70ca482071baab93f276fb86e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftR64ImmNarrow </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00704">704</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                                                    {</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a>(Inst, Imm | 0x20, 64);</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac8a879126534213be629fcbfd3f8efbf"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftRImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00687">AArch64Disassembler.cpp:687</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ad8ca0c95ecf1f7810595691f7d4dbf59"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftR8Imm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00732">732</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                                                                            {</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a>(Inst, Imm, 8);</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac8a879126534213be629fcbfd3f8efbf"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ac8a879126534213be629fcbfd3f8efbf">DecodeVecShiftRImm</a></div><div class="ttdeci">static DecodeStatus DecodeVecShiftRImm(llvm::MCInst &amp;Inst, unsigned Imm, unsigned Add)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00687">AArch64Disassembler.cpp:687</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac8a879126534213be629fcbfd3f8efbf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVecShiftRImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Imm</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>Add</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00687">687</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                                     {</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateImm(Add - Imm));</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a9ee82f92b95ace5dba3ae0a1bc3d4829"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="../../d9/d8e/classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> DecodeVectorRegisterClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d0e/classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>Addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> void *&#160;</td>
          <td class="paramname"><em>Decoder</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00446">446</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                                                                   {</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#aed116ed7ef746bb9f689c249084829a9">VectorDecoderTable</a>[RegNo];</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  Inst.<a class="code" href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(MCOperand::CreateReg(Register));</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a>;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;}</div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aed116ed7ef746bb9f689c249084829a9"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aed116ed7ef746bb9f689c249084829a9">VectorDecoderTable</a></div><div class="ttdeci">static const unsigned VectorDecoderTable[]</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00436">AArch64Disassembler.cpp:436</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aae15979c93f7f0929116b975b5c46cd6"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#aae15979c93f7f0929116b975b5c46cd6">Fail</a></div><div class="ttdeci">#define Fail</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00193">AArch64Disassembler.cpp:193</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="../../df/dbf/Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dbf/Mem2Reg_8cpp_source.html#l00055">Mem2Reg.cpp:55</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00192">AArch64Disassembler.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="../../d1/d0e/classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/db7/MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa0c8ee5448fe2a2fefe7bff37540df29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void LLVMInitializeAArch64Disassembler </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00236">236</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                                    {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  TargetRegistry::RegisterMCDisassembler(<a class="code" href="../../d9/d4a/namespacellvm.html#afd63667e54632043af48f98c6a413118">TheAArch64leTarget</a>,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                         <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  TargetRegistry::RegisterMCDisassembler(<a class="code" href="../../d9/d4a/namespacellvm.html#a00aef2c00a4e3d7c8b827d1c1147b0a8">TheAArch64beTarget</a>,</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                         <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>);</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  TargetRegistry::RegisterMCSymbolizer(<a class="code" href="../../d9/d4a/namespacellvm.html#afd63667e54632043af48f98c6a413118">TheAArch64leTarget</a>,</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                       <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ae946e0e4ea20a52d9c68f847abfddab0">createAArch64ExternalSymbolizer</a>);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  TargetRegistry::RegisterMCSymbolizer(<a class="code" href="../../d9/d4a/namespacellvm.html#a00aef2c00a4e3d7c8b827d1c1147b0a8">TheAArch64beTarget</a>,</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                                       <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ae946e0e4ea20a52d9c68f847abfddab0">createAArch64ExternalSymbolizer</a>);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  TargetRegistry::RegisterMCDisassembler(<a class="code" href="../../d9/d4a/namespacellvm.html#a434bd2484a94b3e55b7e1360fef234f8">TheARM64leTarget</a>,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                         <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  TargetRegistry::RegisterMCDisassembler(<a class="code" href="../../d9/d4a/namespacellvm.html#a0b84526ab87a13619400c2567ca06a0b">TheARM64beTarget</a>,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                         <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a>);</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  TargetRegistry::RegisterMCSymbolizer(<a class="code" href="../../d9/d4a/namespacellvm.html#a434bd2484a94b3e55b7e1360fef234f8">TheARM64leTarget</a>,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                                       <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ae946e0e4ea20a52d9c68f847abfddab0">createAArch64ExternalSymbolizer</a>);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  TargetRegistry::RegisterMCSymbolizer(<a class="code" href="../../d9/d4a/namespacellvm.html#a0b84526ab87a13619400c2567ca06a0b">TheARM64beTarget</a>,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                                       <a class="code" href="../../d8/d8f/AArch64Disassembler_8cpp.html#ae946e0e4ea20a52d9c68f847abfddab0">createAArch64ExternalSymbolizer</a>);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div>
<div class="ttc" id="namespacellvm_html_a0b84526ab87a13619400c2567ca06a0b"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a0b84526ab87a13619400c2567ca06a0b">llvm::TheARM64beTarget</a></div><div class="ttdeci">Target TheARM64beTarget</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/def/AArch64TargetInfo_8cpp_source.html#l00018">AArch64TargetInfo.cpp:18</a></div></div>
<div class="ttc" id="namespacellvm_html_afd63667e54632043af48f98c6a413118"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#afd63667e54632043af48f98c6a413118">llvm::TheAArch64leTarget</a></div><div class="ttdeci">Target TheAArch64leTarget</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/def/AArch64TargetInfo_8cpp_source.html#l00015">AArch64TargetInfo.cpp:15</a></div></div>
<div class="ttc" id="namespacellvm_html_a00aef2c00a4e3d7c8b827d1c1147b0a8"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a00aef2c00a4e3d7c8b827d1c1147b0a8">llvm::TheAArch64beTarget</a></div><div class="ttdeci">Target TheAArch64beTarget</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/def/AArch64TargetInfo_8cpp_source.html#l00016">AArch64TargetInfo.cpp:16</a></div></div>
<div class="ttc" id="namespacellvm_html_a434bd2484a94b3e55b7e1360fef234f8"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a434bd2484a94b3e55b7e1360fef234f8">llvm::TheARM64leTarget</a></div><div class="ttdeci">Target TheARM64leTarget</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/def/AArch64TargetInfo_8cpp_source.html#l00017">AArch64TargetInfo.cpp:17</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a4cf2a5a73d4394746f31d01c1389bac0"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#a4cf2a5a73d4394746f31d01c1389bac0">createAArch64Disassembler</a></div><div class="ttdeci">static MCDisassembler * createAArch64Disassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00196">AArch64Disassembler.cpp:196</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae946e0e4ea20a52d9c68f847abfddab0"><div class="ttname"><a href="../../d8/d8f/AArch64Disassembler_8cpp.html#ae946e0e4ea20a52d9c68f847abfddab0">createAArch64ExternalSymbolizer</a></div><div class="ttdeci">static MCSymbolizer * createAArch64ExternalSymbolizer(StringRef TT, LLVMOpInfoCallback GetOpInfo, LLVMSymbolLookupCallback SymbolLookUp, void *DisInfo, MCContext *Ctx, MCRelocationInfo *RelInfo)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00226">AArch64Disassembler.cpp:226</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ad8e37d2e048d43645629bbbb22c495e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned DDDDDecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  AArch64::D0_D1_D2_D3,     AArch64::D1_D2_D3_D4,     AArch64::D2_D3_D4_D5,</div>
<div class="line">  AArch64::D3_D4_D5_D6,     AArch64::D4_D5_D6_D7,     AArch64::D5_D6_D7_D8,</div>
<div class="line">  AArch64::D6_D7_D8_D9,     AArch64::D7_D8_D9_D10,    AArch64::D8_D9_D10_D11,</div>
<div class="line">  AArch64::D9_D10_D11_D12,  AArch64::D10_D11_D12_D13, AArch64::D11_D12_D13_D14,</div>
<div class="line">  AArch64::D12_D13_D14_D15, AArch64::D13_D14_D15_D16, AArch64::D14_D15_D16_D17,</div>
<div class="line">  AArch64::D15_D16_D17_D18, AArch64::D16_D17_D18_D19, AArch64::D17_D18_D19_D20,</div>
<div class="line">  AArch64::D18_D19_D20_D21, AArch64::D19_D20_D21_D22, AArch64::D20_D21_D22_D23,</div>
<div class="line">  AArch64::D21_D22_D23_D24, AArch64::D22_D23_D24_D25, AArch64::D23_D24_D25_D26,</div>
<div class="line">  AArch64::D24_D25_D26_D27, AArch64::D25_D26_D27_D28, AArch64::D26_D27_D28_D29,</div>
<div class="line">  AArch64::D27_D28_D29_D30, AArch64::D28_D29_D30_D31, AArch64::D29_D30_D31_D0,</div>
<div class="line">  AArch64::D30_D31_D0_D1,   AArch64::D31_D0_D1_D2</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00567">567</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ab62892240a9e67bfe00211b769b3e7ec"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned DDDDecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  AArch64::D0_D1_D2,    AArch64::D1_D2_D3,    AArch64::D2_D3_D4,</div>
<div class="line">  AArch64::D3_D4_D5,    AArch64::D4_D5_D6,    AArch64::D5_D6_D7,</div>
<div class="line">  AArch64::D6_D7_D8,    AArch64::D7_D8_D9,    AArch64::D8_D9_D10,</div>
<div class="line">  AArch64::D9_D10_D11,  AArch64::D10_D11_D12, AArch64::D11_D12_D13,</div>
<div class="line">  AArch64::D12_D13_D14, AArch64::D13_D14_D15, AArch64::D14_D15_D16,</div>
<div class="line">  AArch64::D15_D16_D17, AArch64::D16_D17_D18, AArch64::D17_D18_D19,</div>
<div class="line">  AArch64::D18_D19_D20, AArch64::D19_D20_D21, AArch64::D20_D21_D22,</div>
<div class="line">  AArch64::D21_D22_D23, AArch64::D22_D23_D24, AArch64::D23_D24_D25,</div>
<div class="line">  AArch64::D24_D25_D26, AArch64::D25_D26_D27, AArch64::D26_D27_D28,</div>
<div class="line">  AArch64::D27_D28_D29, AArch64::D28_D29_D30, AArch64::D29_D30_D31,</div>
<div class="line">  AArch64::D30_D31_D0,  AArch64::D31_D0_D1</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00544">544</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aa6d88789818dee78130fc3bd7607d31d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned DDDecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  AArch64::D0_D1,   AArch64::D1_D2,   AArch64::D2_D3,   AArch64::D3_D4,</div>
<div class="line">  AArch64::D4_D5,   AArch64::D5_D6,   AArch64::D6_D7,   AArch64::D7_D8,</div>
<div class="line">  AArch64::D8_D9,   AArch64::D9_D10,  AArch64::D10_D11, AArch64::D11_D12,</div>
<div class="line">  AArch64::D12_D13, AArch64::D13_D14, AArch64::D14_D15, AArch64::D15_D16,</div>
<div class="line">  AArch64::D16_D17, AArch64::D17_D18, AArch64::D18_D19, AArch64::D19_D20,</div>
<div class="line">  AArch64::D20_D21, AArch64::D21_D22, AArch64::D22_D23, AArch64::D23_D24,</div>
<div class="line">  AArch64::D24_D25, AArch64::D25_D26, AArch64::D26_D27, AArch64::D27_D28,</div>
<div class="line">  AArch64::D28_D29, AArch64::D29_D30, AArch64::D30_D31, AArch64::D31_D0</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00524">524</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a41217e5ae7e6a8409b478793d7dd5e82"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned FPR128DecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    AArch64::Q0,  AArch64::Q1,  AArch64::Q2,  AArch64::Q3,  AArch64::Q4,</div>
<div class="line">    AArch64::Q5,  AArch64::Q6,  AArch64::Q7,  AArch64::Q8,  AArch64::Q9,</div>
<div class="line">    AArch64::Q10, AArch64::Q11, AArch64::Q12, AArch64::Q13, AArch64::Q14,</div>
<div class="line">    AArch64::Q15, AArch64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19,</div>
<div class="line">    AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24,</div>
<div class="line">    AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,</div>
<div class="line">    AArch64::Q30, AArch64::Q31</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00256">256</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a07292742c2326ee2115ba0d1fd8f10ba"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned FPR16DecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    AArch64::H0,  AArch64::H1,  AArch64::H2,  AArch64::H3,  AArch64::H4,</div>
<div class="line">    AArch64::H5,  AArch64::H6,  AArch64::H7,  AArch64::H8,  AArch64::H9,</div>
<div class="line">    AArch64::H10, AArch64::H11, AArch64::H12, AArch64::H13, AArch64::H14,</div>
<div class="line">    AArch64::H15, AArch64::H16, AArch64::H17, AArch64::H18, AArch64::H19,</div>
<div class="line">    AArch64::H20, AArch64::H21, AArch64::H22, AArch64::H23, AArch64::H24,</div>
<div class="line">    AArch64::H25, AArch64::H26, AArch64::H27, AArch64::H28, AArch64::H29,</div>
<div class="line">    AArch64::H30, AArch64::H31</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00327">327</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aaa920d3c0711e0636921a471002d1bf0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned FPR32DecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    AArch64::S0,  AArch64::S1,  AArch64::S2,  AArch64::S3,  AArch64::S4,</div>
<div class="line">    AArch64::S5,  AArch64::S6,  AArch64::S7,  AArch64::S8,  AArch64::S9,</div>
<div class="line">    AArch64::S10, AArch64::S11, AArch64::S12, AArch64::S13, AArch64::S14,</div>
<div class="line">    AArch64::S15, AArch64::S16, AArch64::S17, AArch64::S18, AArch64::S19,</div>
<div class="line">    AArch64::S20, AArch64::S21, AArch64::S22, AArch64::S23, AArch64::S24,</div>
<div class="line">    AArch64::S25, AArch64::S26, AArch64::S27, AArch64::S28, AArch64::S29,</div>
<div class="line">    AArch64::S30, AArch64::S31</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00306">306</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a88eb7145ee965e030d18627d881b5ab7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned FPR64DecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    AArch64::D0,  AArch64::D1,  AArch64::D2,  AArch64::D3,  AArch64::D4,</div>
<div class="line">    AArch64::D5,  AArch64::D6,  AArch64::D7,  AArch64::D8,  AArch64::D9,</div>
<div class="line">    AArch64::D10, AArch64::D11, AArch64::D12, AArch64::D13, AArch64::D14,</div>
<div class="line">    AArch64::D15, AArch64::D16, AArch64::D17, AArch64::D18, AArch64::D19,</div>
<div class="line">    AArch64::D20, AArch64::D21, AArch64::D22, AArch64::D23, AArch64::D24,</div>
<div class="line">    AArch64::D25, AArch64::D26, AArch64::D27, AArch64::D28, AArch64::D29,</div>
<div class="line">    AArch64::D30, AArch64::D31</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00285">285</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a655cee92a42531ff6fd43c32ee54fd0b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned FPR8DecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    AArch64::B0,  AArch64::B1,  AArch64::B2,  AArch64::B3,  AArch64::B4,</div>
<div class="line">    AArch64::B5,  AArch64::B6,  AArch64::B7,  AArch64::B8,  AArch64::B9,</div>
<div class="line">    AArch64::B10, AArch64::B11, AArch64::B12, AArch64::B13, AArch64::B14,</div>
<div class="line">    AArch64::B15, AArch64::B16, AArch64::B17, AArch64::B18, AArch64::B19,</div>
<div class="line">    AArch64::B20, AArch64::B21, AArch64::B22, AArch64::B23, AArch64::B24,</div>
<div class="line">    AArch64::B25, AArch64::B26, AArch64::B27, AArch64::B28, AArch64::B29,</div>
<div class="line">    AArch64::B30, AArch64::B31</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00348">348</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a8f008b6eee2b37b1cf6f684e34342427"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned GPR32DecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    AArch64::W0,  AArch64::W1,  AArch64::W2,  AArch64::W3,  AArch64::W4,</div>
<div class="line">    AArch64::W5,  AArch64::W6,  AArch64::W7,  AArch64::W8,  AArch64::W9,</div>
<div class="line">    AArch64::W10, AArch64::W11, AArch64::W12, AArch64::W13, AArch64::W14,</div>
<div class="line">    AArch64::W15, AArch64::W16, AArch64::W17, AArch64::W18, AArch64::W19,</div>
<div class="line">    AArch64::W20, AArch64::W21, AArch64::W22, AArch64::W23, AArch64::W24,</div>
<div class="line">    AArch64::W25, AArch64::W26, AArch64::W27, AArch64::W28, AArch64::W29,</div>
<div class="line">    AArch64::W30, AArch64::WZR</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00402">402</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="ac0404e71a7693abeb060b531c700b9e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned GPR64DecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    AArch64::X0,  AArch64::X1,  AArch64::X2,  AArch64::X3,  AArch64::X4,</div>
<div class="line">    AArch64::X5,  AArch64::X6,  AArch64::X7,  AArch64::X8,  AArch64::X9,</div>
<div class="line">    AArch64::X10, AArch64::X11, AArch64::X12, AArch64::X13, AArch64::X14,</div>
<div class="line">    AArch64::X15, AArch64::X16, AArch64::X17, AArch64::X18, AArch64::X19,</div>
<div class="line">    AArch64::X20, AArch64::X21, AArch64::X22, AArch64::X23, AArch64::X24,</div>
<div class="line">    AArch64::X25, AArch64::X26, AArch64::X27, AArch64::X28, AArch64::FP,</div>
<div class="line">    AArch64::LR,  AArch64::XZR</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00369">369</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a11fc054f3f8a8b38727736a4a6a9b698"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned QQDecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  AArch64::Q0_Q1,   AArch64::Q1_Q2,   AArch64::Q2_Q3,   AArch64::Q3_Q4,</div>
<div class="line">  AArch64::Q4_Q5,   AArch64::Q5_Q6,   AArch64::Q6_Q7,   AArch64::Q7_Q8,</div>
<div class="line">  AArch64::Q8_Q9,   AArch64::Q9_Q10,  AArch64::Q10_Q11, AArch64::Q11_Q12,</div>
<div class="line">  AArch64::Q12_Q13, AArch64::Q13_Q14, AArch64::Q14_Q15, AArch64::Q15_Q16,</div>
<div class="line">  AArch64::Q16_Q17, AArch64::Q17_Q18, AArch64::Q18_Q19, AArch64::Q19_Q20,</div>
<div class="line">  AArch64::Q20_Q21, AArch64::Q21_Q22, AArch64::Q22_Q23, AArch64::Q23_Q24,</div>
<div class="line">  AArch64::Q24_Q25, AArch64::Q25_Q26, AArch64::Q26_Q27, AArch64::Q27_Q28,</div>
<div class="line">  AArch64::Q28_Q29, AArch64::Q29_Q30, AArch64::Q30_Q31, AArch64::Q31_Q0</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00457">457</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="adcb5f35f01d65ed5074978f05bf1d1ca"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned QQQDecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  AArch64::Q0_Q1_Q2,    AArch64::Q1_Q2_Q3,    AArch64::Q2_Q3_Q4,</div>
<div class="line">  AArch64::Q3_Q4_Q5,    AArch64::Q4_Q5_Q6,    AArch64::Q5_Q6_Q7,</div>
<div class="line">  AArch64::Q6_Q7_Q8,    AArch64::Q7_Q8_Q9,    AArch64::Q8_Q9_Q10,</div>
<div class="line">  AArch64::Q9_Q10_Q11,  AArch64::Q10_Q11_Q12, AArch64::Q11_Q12_Q13,</div>
<div class="line">  AArch64::Q12_Q13_Q14, AArch64::Q13_Q14_Q15, AArch64::Q14_Q15_Q16,</div>
<div class="line">  AArch64::Q15_Q16_Q17, AArch64::Q16_Q17_Q18, AArch64::Q17_Q18_Q19,</div>
<div class="line">  AArch64::Q18_Q19_Q20, AArch64::Q19_Q20_Q21, AArch64::Q20_Q21_Q22,</div>
<div class="line">  AArch64::Q21_Q22_Q23, AArch64::Q22_Q23_Q24, AArch64::Q23_Q24_Q25,</div>
<div class="line">  AArch64::Q24_Q25_Q26, AArch64::Q25_Q26_Q27, AArch64::Q26_Q27_Q28,</div>
<div class="line">  AArch64::Q27_Q28_Q29, AArch64::Q28_Q29_Q30, AArch64::Q29_Q30_Q31,</div>
<div class="line">  AArch64::Q30_Q31_Q0,  AArch64::Q31_Q0_Q1</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00477">477</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="a4c28750543481060819c55c699d8ab52"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned QQQQDecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">  AArch64::Q0_Q1_Q2_Q3,     AArch64::Q1_Q2_Q3_Q4,     AArch64::Q2_Q3_Q4_Q5,</div>
<div class="line">  AArch64::Q3_Q4_Q5_Q6,     AArch64::Q4_Q5_Q6_Q7,     AArch64::Q5_Q6_Q7_Q8,</div>
<div class="line">  AArch64::Q6_Q7_Q8_Q9,     AArch64::Q7_Q8_Q9_Q10,    AArch64::Q8_Q9_Q10_Q11,</div>
<div class="line">  AArch64::Q9_Q10_Q11_Q12,  AArch64::Q10_Q11_Q12_Q13, AArch64::Q11_Q12_Q13_Q14,</div>
<div class="line">  AArch64::Q12_Q13_Q14_Q15, AArch64::Q13_Q14_Q15_Q16, AArch64::Q14_Q15_Q16_Q17,</div>
<div class="line">  AArch64::Q15_Q16_Q17_Q18, AArch64::Q16_Q17_Q18_Q19, AArch64::Q17_Q18_Q19_Q20,</div>
<div class="line">  AArch64::Q18_Q19_Q20_Q21, AArch64::Q19_Q20_Q21_Q22, AArch64::Q20_Q21_Q22_Q23,</div>
<div class="line">  AArch64::Q21_Q22_Q23_Q24, AArch64::Q22_Q23_Q24_Q25, AArch64::Q23_Q24_Q25_Q26,</div>
<div class="line">  AArch64::Q24_Q25_Q26_Q27, AArch64::Q25_Q26_Q27_Q28, AArch64::Q26_Q27_Q28_Q29,</div>
<div class="line">  AArch64::Q27_Q28_Q29_Q30, AArch64::Q28_Q29_Q30_Q31, AArch64::Q29_Q30_Q31_Q0,</div>
<div class="line">  AArch64::Q30_Q31_Q0_Q1,   AArch64::Q31_Q0_Q1_Q2</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00500">500</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
<a class="anchor" id="aed116ed7ef746bb9f689c249084829a9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/d1d/X86DisassemblerTables_8h.html#abdcf78c67e79bd295d02ec20ec81ccd0">const</a> unsigned VectorDecoderTable[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    AArch64::Q0,  AArch64::Q1,  AArch64::Q2,  AArch64::Q3,  AArch64::Q4,</div>
<div class="line">    AArch64::Q5,  AArch64::Q6,  AArch64::Q7,  AArch64::Q8,  AArch64::Q9,</div>
<div class="line">    AArch64::Q10, AArch64::Q11, AArch64::Q12, AArch64::Q13, AArch64::Q14,</div>
<div class="line">    AArch64::Q15, AArch64::Q16, AArch64::Q17, AArch64::Q18, AArch64::Q19,</div>
<div class="line">    AArch64::Q20, AArch64::Q21, AArch64::Q22, AArch64::Q23, AArch64::Q24,</div>
<div class="line">    AArch64::Q25, AArch64::Q26, AArch64::Q27, AArch64::Q28, AArch64::Q29,</div>
<div class="line">    AArch64::Q30, AArch64::Q31</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html#l00436">436</a> of file <a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp_source.html">AArch64Disassembler.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_e4b13da4fca7bdc91dfc17486fecbd04.html">AArch64</a></li><li class="navelem"><a class="el" href="../../dir_f7c9cad38af4bbc4e3e91daec942b7da.html">Disassembler</a></li><li class="navelem"><a class="el" href="../../d8/d8f/AArch64Disassembler_8cpp.html">AArch64Disassembler.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:43:08 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
