// Seed: 2315195496
module module_0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  reg id_2;
  assign id_2 = 1;
  always
    if (1'b0)
      if (id_2) id_2 = id_2;
      else @(posedge id_1 == 1) id_2 <= id_1;
  supply1 id_3;
  assign id_2 = id_2.id_1;
  tri0 id_4, id_5;
  tri0 id_6, id_7, id_8, id_9, id_10 = 1;
  assign id_5 = 1;
  id_11 :
  assert property (@(posedge 1, id_2) 1) id_9 = id_3;
  wire id_12;
  module_0 modCall_1 ();
  assign id_6 = 1;
endmodule
