Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:04:58 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/bgm/post_synth_timing_summary.rpt
| Design       : bgm
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a0_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a0_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a1_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a1_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a2_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a2_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a3_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a3_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a4_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a4_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a5_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a5_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a6_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a6_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a7_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a7_add/opb_r_reg[30]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/exp_r_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[21]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[22]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[23]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[24]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[25]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[26]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[27]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: a8_add/fract_out_q_reg[9]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opa_r_reg[30]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[23]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[24]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[25]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[26]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[27]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[28]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[29]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: a8_add/opb_r_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x0_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x10_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x1_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x2_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x3_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x4_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x5_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x6_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x7_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x8_mul/u5/prod_reg__0/P[9] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_ovf_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_ovf_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/exp_r_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[0] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[10] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[11] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[12] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[13] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[14] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[15] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[16] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[17] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[18] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[19] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[20] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[21] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[22] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[23] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[24] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[25] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[26] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[27] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[28] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[29] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[2] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[30] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[3] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[4] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[5] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[6] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[7] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[8] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: x9_mul/u5/prod_reg__0/P[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1551 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.749     -462.229                    541                 5775        0.206        0.000                      0                 5775        4.230        0.000                       0                  4200  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.749     -462.229                    541                 5775        0.206        0.000                      0                 5775        4.230        0.000                       0                  4200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          541  Failing Endpoints,  Worst Slack       -3.749ns,  Total Violation     -462.229ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.749ns  (required time - arrival time)
  Source:                 a0_add/fract_out_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a0_add/out_reg[31]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        13.645ns  (logic 4.331ns (31.741%)  route 9.314ns (68.259%))
  Logic Levels:           29  (CARRY4=8 LUT2=4 LUT3=1 LUT4=4 LUT5=7 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4199, unset)         0.704     0.704    a0_add/clock
                         FDRE                                         r  a0_add/fract_out_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 f  a0_add/fract_out_q_reg[6]/Q
                         net (fo=9, unplaced)         0.736     1.833    a0_add/u4/out_o1_reg[23][6]
                         LUT6 (Prop_lut6_I0_O)        0.199     2.032 f  a0_add/u4/i___39_i_14/O
                         net (fo=1, unplaced)         0.301     2.333    a0_add/u4/i___39_i_14_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097     2.430 f  a0_add/u4/i___39_i_12/O
                         net (fo=1, unplaced)         0.301     2.731    a0_add/u4/i___39_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097     2.828 f  a0_add/u4/i___39_i_9/O
                         net (fo=1, unplaced)         0.301     3.129    a0_add/u4/i___39_i_9_n_0
                         LUT5 (Prop_lut5_I2_O)        0.097     3.226 f  a0_add/u4/i___39_i_7/O
                         net (fo=1, unplaced)         0.301     3.527    a0_add/u4/i___39_i_7_n_0
                         LUT6 (Prop_lut6_I0_O)        0.097     3.624 f  a0_add/u4/i___39_i_2/O
                         net (fo=5, unplaced)         0.329     3.953    a0_add/u4/fi_ldz[1]
                         LUT2 (Prop_lut2_I0_O)        0.097     4.050 r  a0_add/u4/i___1_i_10/O
                         net (fo=4, unplaced)         0.325     4.375    a0_add/u4/i___1_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.097     4.472 r  a0_add/u4/i___1_i_4/O
                         net (fo=5, unplaced)         0.329     4.801    a0_add/u4/i___1_i_4_n_0
                         LUT2 (Prop_lut2_I0_O)        0.097     4.898 r  a0_add/u4/out_o1[30]_i_15/O
                         net (fo=2, unplaced)         0.312     5.210    a0_add/u4/out_o1[30]_i_15_n_0
                         LUT4 (Prop_lut4_I3_O)        0.097     5.307 r  a0_add/u4/out_o1[30]_i_10/O
                         net (fo=1, unplaced)         0.471     5.778    a0_add/u4/out_o1[30]_i_10_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386     6.164 r  a0_add/u4/out_o1_reg[30]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.164    a0_add/u4/out_o1_reg[30]_i_7_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.167     6.331 f  a0_add/u4/out_o1_reg[30]_i_8/O[0]
                         net (fo=6, unplaced)         0.240     6.571    a0_add/u4/u7/out_o1_reg[30][0]
                         LUT5 (Prop_lut5_I0_O)        0.214     6.785 f  a0_add/u4/u7/out_o1[30]_i_5/O
                         net (fo=7, unplaced)         0.875     7.660    a0_add/u4/u7/fract_out_q_reg[27]_0
                         LUT5 (Prop_lut5_I0_O)        0.097     7.757 r  a0_add/u4/u7/i___2_i_15/O
                         net (fo=1, unplaced)         0.463     8.220    a0_add/u4/u7/i___2_i_15_n_0
                         LUT5 (Prop_lut5_I1_O)        0.097     8.317 r  a0_add/u4/u7/i___2_i_9/O
                         net (fo=8, unplaced)         0.339     8.656    a0_add/u4/u7_n_1
                         LUT5 (Prop_lut5_I4_O)        0.097     8.753 f  a0_add/u4/out_reg[22]_srl2_i_3__2/O
                         net (fo=25, unplaced)        0.366     9.119    a0_add/u4/u7/out_o1_reg[4]_i_2
                         LUT2 (Prop_lut2_I1_O)        0.097     9.216 r  a0_add/u4/u7/out_o1[0]_i_6/O
                         net (fo=2, unplaced)         0.233     9.449    a0_add/u4/u7_n_67
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     9.893 r  a0_add/u4/out_o1_reg[4]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007     9.900    a0_add/u4/out_o1_reg[4]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     9.992 r  a0_add/u4/out_o1_reg[8]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     9.992    a0_add/u4/out_o1_reg[8]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.084 r  a0_add/u4/out_o1_reg[12]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.084    a0_add/u4/out_o1_reg[12]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.176 r  a0_add/u4/out_o1_reg[16]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.176    a0_add/u4/out_o1_reg[16]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    10.268 r  a0_add/u4/out_o1_reg[20]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.268    a0_add/u4/out_o1_reg[20]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    10.459 r  a0_add/u4/out_o1_reg[21]_i_4/CO[2]
                         net (fo=7, unplaced)         0.337    10.796    a0_add/u4/u7/fract_out_pl1[22]
                         LUT3 (Prop_lut3_I1_O)        0.223    11.019 r  a0_add/u4/u7/out_o1[0]_i_5/O
                         net (fo=3, unplaced)         0.529    11.548    a0_add/u4/u7/out_o1[0]_i_5_n_0
                         LUT6 (Prop_lut6_I2_O)        0.097    11.645 r  a0_add/u4/u7/out_o1[21]_i_5__2/O
                         net (fo=21, unplaced)        0.362    12.007    a0_add/u4/u7/out_o1[21]_i_5__2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.097    12.104 r  a0_add/u4/u7/out_o1[12]_i_1__2/O
                         net (fo=2, unplaced)         0.522    12.626    a0_add/u4/u7/out_d[12]
                         LUT4 (Prop_lut4_I1_O)        0.097    12.723 r  a0_add/u4/u7/out_reg[31]_srl2_i_8/O
                         net (fo=1, unplaced)         0.301    13.024    a0_add/u4/u7/out_reg[31]_srl2_i_8_n_0
                         LUT5 (Prop_lut5_I4_O)        0.097    13.121 r  a0_add/u4/u7/out_reg[31]_srl2_i_4/O
                         net (fo=1, unplaced)         0.511    13.632    a0_add/u4/u7/out_reg[31]_srl2_i_4_n_0
                         LUT4 (Prop_lut4_I0_O)        0.097    13.729 r  a0_add/u4/u7/out_reg[31]_srl2_i_2__2/O
                         net (fo=1, unplaced)         0.301    14.030    a0_add/u1/opa_r_reg[31]
                         LUT5 (Prop_lut5_I1_O)        0.097    14.127 r  a0_add/u1/out_reg[31]_srl2_i_1__2/O
                         net (fo=1, unplaced)         0.222    14.349    a0_add/u1_n_28
                         SRL16E                                       r  a0_add/out_reg[31]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clock (IN)
                         net (fo=4199, unset)         0.669    10.669    a0_add/clock
                         SRL16E                                       r  a0_add/out_reg[31]_srl2/CLK
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.033    10.600    a0_add/out_reg[31]_srl2
  -------------------------------------------------------------------
                         required time                         10.600    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                 -3.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 a4_add/out_o1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_a5/d5_reg1_reg[10]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.322%)  route 0.127ns (43.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4199, unset)         0.411     0.411    a4_add/clock
                         FDRE                                         r  a4_add/out_o1_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  a4_add/out_o1_reg[10]/Q
                         net (fo=1, unplaced)         0.127     0.702    delay_a5/out_o1[9]
                         SRL16E                                       r  delay_a5/d5_reg1_reg[10]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=4199, unset)         0.432     0.432    delay_a5/clock
                         SRL16E                                       r  delay_a5/d5_reg1_reg[10]_srl2/CLK
                         clock pessimism              0.000     0.432    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.496    delay_a5/d5_reg1_reg[10]_srl2
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.723         10.000      7.277                x1_mul/u5/prod1_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.770         5.000       4.230                a0_add/out_reg[22]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.770         5.000       4.230                a0_add/out_reg[22]_srl2/CLK



