library ieee;
use ieee.std_logic_1164.all;

entity ff_D is
	port(clk: in std_logic;
		nRst: in std_logic;
		D: in std_logic;
		Q: buffer std_logic);

end entity;

architecture rtl of ff_D is
begin
	process(clk, nRst)
	begin
		if nRst = '0' then 
			Q <= '0';
		elsif clk'event and clk='1' then 
			Q <= D;
		end if;
	end process;
end rtl 

