[1] Shane Bell, Bruce Edwards, John Amann, Rich Conlin, Kevin Joyce, Vince
Leung, John MacKay, Mike Reif, Liewei Bao, John Brown, Matthew Mattina,
Chyi-Chang Miao, Carl Ramey, David Wentzlaff, Walker Anderson, Ethan Berger,
Nat Fairbanks, Durlov Khan, Froilan Montenegro, Jay Stickney, and John Zook.
2008. TILE64-Processor: A 64-Core SoC with Mesh Interconnect. In Digest of
Technical Papers. IEEE International Solid-State Circuits Conference. 88 –598.
https://doi.org/10.1109/ISSCC.2008.4523070
[2] Christian Bienia, Sanjeev Kumar, Jaswinder Pal Singh, and Kai Li. 2008. The
PARSEC Benchmark Suite: Characterization and Architectural Implications. In
Proceedings of the 17th International Conference on Parallel Architectures and
Compilation Techniques (PACT ’08). ACM, New York, NY, USA, 72–81. https:
//doi.org/10.1145/1454115.1454128
[3] Doug Burger and James R. Goodman. 2004. Billion-Transistor Architectures:
There and Back Again. Computer 37 (2004), 22–28. https://doi.org/10.1109/MC.
2004.1273999
[4] Ge-Ming Chiu. 2000. The odd-even turn model for adaptive routing. IEEE
Transactions on Parallel and Distributed Systems 11, 7 (July 2000), 729 –738.
https://doi.org/10.1109/71.877831
[5] W.J. Dally and H. Aoki. 1993. Deadlock-free adaptive routing in multicomputer
networks using virtual channels. IEEE Transactions on Parallel and Distributed
Systems 4, 4 (Apr 1993), 466–475.
[6] William J. Dally, Philip Carvey, and Larry. Dennison. 1998. Architecture of the
Avici Terabit Swtich/Router. In Proceedings of Hot Interconnects Symposium.
[7] William J. Dally and Brian Towles. 2004. Principles and practices of interconnection networks. Morgan Kaufmann.
[8] José Duato. 1993. A new theory of deadlock-free adaptive routing in wormhole
networks. Parallel and Distributed Systems, IEEE Transactions on 4, 12 (Dec
1993), 1320–1331. https://doi.org/10.1109/71.250114
[9] J. Duato, I. Johnson, J. Flich, F. Naven, P. Garcia, and T. Nachiondo. 2005. A new
scalable and cost-effective congestion management strategy for lossless multistage
interconnection networks. In Proceedings of International Symposium on HighPerformance Computer Architecture. 108–119. https://doi.org/10.1109/HPCA.
2005.1
[10] Dong-Rui Fan, Nan Yuan, Jun-Chao Zhang, Yong-Bin Zhou, Wei Lin, Feng-Long
Song, Xiao-Chun Ye, He Huang, Lei Yu, Guo-Ping Long, Hao Zhang, and Lei
Liu. 2009. Godson-T: An Efficient Many-Core Architecture for Parallel Program
Executions. Journal of Computer Science and Technology 24 (2009), 1061–1073.
Issue 6.
[11] Binzhang Fu, Yinhe Han, Jun Ma, Huawei Li, and Xiaowei Li. 2011. An Abacus
Turn Model for Time/Space-efficient Reconfigurable Routing. In Proceedings
of the 38th Annual International Symposium on Computer Architecture (ISCA).
259–270.
[12] Christopher J. Glass and Lionel M. Ni. 1992. The Turn Model for Adaptive
Routing. In Proceedings of International Symposium on Computer Architecture.
[13] Paul Gratz, Boris Grot, and Stephen W. Keckler. 2008. Regional congestion
awareness for load balance in networks-on-chip. In Proceedings of the 14th
International Symposium on High Performance Computer Architecture.
[14] Boris Grot, Stephen W. Keckler, and Onur Mutlu. 2009. Preemptive Virtual
Clock: A Flexible, Efficient, and Cost-effective QOS Scheme for Networks-onchip. In Proceedings of the Annual IEEE/ACM International Symposium on
Microarchitecture. 268–279. https://doi.org/10.1145/1669112.1669149
[15] Joel Hestness and Stephen W. Keckler. May, 2011. Netrace: Dependency-Tracking
Traces for Efficient Network-on-Chip Experimentation. In Technical Report TR10-11, The University of Texas at Austin, Department of Computer Science.
[16] Nan Jiang, Daniel U. Becker, George Michelogiannakis, James Balfour, Brian
Towles, John Kim, and William J. Dally. 2013. A Detailed and Flexible CycleAccurate Network-on-Chip Simulator. In in Proceedings of IEEE International
Symposium on Performance Analysis of Systems and Software. 86–96.
[17] Nan Jiang, Daniel U. Becker, George Michelogiannakis, and William J. Dally.
2012. Network Congestion Avoidance Through Speculative Reservation. In Proceedings of the 2012 IEEE 18th International Symposium on High-Performance
Computer Architecture (HPCA ’12). IEEE Computer Society, Washington, DC,
USA, 1–12. https://doi.org/10.1109/HPCA.2012.6169047
[18] Nan Jiang, John Kim, and William J. Dally. 2009. Indirect Adaptive Routing on
Large Scale Interconnection Networks. In Proceedings of International Symposium on Computer Architecture. ACM, 220–231. https://doi.org/10.1145/1555754.
1555783
[19] S. Floyd K. Ramakrishnan and D. Black. 2001. The Addition of Explicit Congestion Notification (ECN) to IP. (September 2001). http://www.ietf.org/rfc/rfc3168.
txt
[20] Gwangsun Kim, Changhyun Kim, Jiyun Jeong, Mike Parker, and John Kim. 2016.
Contention-based congestion management in large-scale networks. In 2016 49th
Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
1–13. https://doi.org/10.1109/MICRO.2016.7783733
[21] John Kim, William J. Dally, and Dennis Abts. 2006. Adaptive Routing in
High-radix Clos Network. In Proceedings of the 2006 ACM/IEEE Conference on Supercomputing (SC ’06). ACM, New York, NY, USA, Article 92.
https://doi.org/10.1145/1188455.1188552
[22] John Kim, William J. Dally, and Dennis Abts. 2007. Flattened Butterfly: A Costefficient Topology for High-radix Networks. In Proceedings of the 34th Annual
International Symposium on Computer Architecture (ISCA ’07). ACM, New York,
NY, USA, 126–137. https://doi.org/10.1145/1250662.1250679
[23] John Kim, Wiliam J. Dally, Steve Scott, and Dennis Abts. 2008. TechnologyDriven, Highly-Scalable Dragonfly Topology. In Proceedings of the International
Symposium on Computer Architecture. 77–88. https://doi.org/10.1109/ISCA.2008.
19
[24] John Kim, William J. Dally, Brian Towles, and Amit K. Gupta. 2005. Microarchitecture of a high radix router. In 32nd International Symposium on Computer
Architecture (ISCA’05). 420–431. https://doi.org/10.1109/ISCA.2005.35
[25] Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, D. Frank Hsu, and Henri
Casanova. 2012. A Case for Random Shortcut Topologies for HPC Interconnects.
In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA ’12). IEEE Computer Society, Washington, DC, USA, 177–188.
http://dl.acm.org/citation.cfm?id=2337159.2337179
[26] Jae W. Lee, Man Cheuk Ng, and Krste Asanovic. 2008. Globally-Synchronized
Frames for Guaranteed Quality-of-Service in On-Chip Networks. In Proceedings
of the 35th Annual International Symposium on Computer Architecture. 89–100.
https://doi.org/10.1109/ISCA.2008.31
[27] Z. Lu and A. Jantsch. 2008. TDM Virtual-Circuit Configuration for Network-onChip. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 16, 8
(Aug 2008), 1021–1034. https://doi.org/10.1109/TVLSI.2008.2000673
[28] Sheng Ma, Natalie Enright Jerger, and Zhiying Wang. 2011. DBAR: An efficient
routing algorithm to support multiple concurrent applications in networks-onchip. In Proceedings of the 38th Annual International Symposium on Computer
Architecture (ISCA). 413–424.
[29] Nick McKeown, Venkat Anantharam, and Jean Walrand. 1996. Achieving 100%
throughput in an input-queued switch. In Proceedings of IEEE international
Conference on Computer Communications, Vol. 1. 296–302 vol.1. https://doi.org/
10.1109/INFCOM.1996.497906
[30] Teresa Nachiondo, Jose Flich, and Jose Duato. 2010. Buffer Management Strategies to Reduce HoL Blocking. IEEE Transactions on Parallel and Distributed
Systems 21, 6 (June 2010), 739–753. https://doi.org/10.1109/TPDS.2009.63
[31] Roberto Peñaranda, Crispin Gómez, Maria Engracia Gómez, Pedro López, and
Jose Duato. 2014. HoL-Blocking Avoidance Routing Algorithms in Direct Topologies. In Intl Conf on High Performance Computing and Communications, Intl
Symp on Cyberspace Safety and Security, Intl Conf on Embedded Software and
Syst (HPCC,CSS,ICESS). 11–18. https://doi.org/10.1109/HPCC.2014.9
[32] Gregory F. Pfister and V. Alan Norton. 1985. Hot spot contention and combining
in multistage interconnection networks. IEEE Trans. Comput. C-34, 10 (Oct
1985), 943–948. https://doi.org/10.1109/TC.1985.6312198
[33] K. K. Ramakrishnan and Raj Jain. 1990. A Binary Feedback Scheme for Congestion Avoidance in Computer Networks. ACM Trans. Comput. Syst. 8, 2 (May
1990), 158–181. https://doi.org/10.1145/78952.78955
[34] Arjun Singh. 2005. LOAD-BALANCED ROUTING IN INTERCONNECTION
NETWORKS. Ph.D. Dissertation. Stanford University.
[35] Michael Bedford Taylor, Jason Kim, Jason Miller, David Wentzlaff, Fae Ghodrat,
Ben Greenwald, Henry Hoffman, Paul Johnson, Jae-Wook Lee, Walter Lee, Albert
Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Volker Strumpen, Matt Frank,
Saman Amarasinghe, and Anant Agarwal. 2002. The Raw Microprocessor: A
Computational Fabric for Software Circuits and General-Purpose Programs. IEEE
Micro 22, 2 (March 2002), 25–35. https://doi.org/10.1109/MM.2002.997877
[36] Sriram R. Vangal, Gregory Ruhl Jason Howard, Saurabh Dighe, Howard Wilson,
James Tschanz, David Finan, Arvind Singh, Tiju Jacob, Shailendra Jain, Vasantha
Erraguntla, Clark Roberts, Yatin Hoskote, Nitin Borkar, , and Shekhar Borkar.
2008. An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS. IEEE
Journal of Solid-State Circuits 43, 1 (2008), 29 –41.
[37] Hassan M. G. Wassel, Ying Gao, Jason K. Oberg, Ted Huffmire, Ryan Kastner,
Frederic T. Chong, and Timothy Sherwood. 2013. SurfNoC: A Low Latency and
Provably Non-interfering Approach to Secure Networks-on-chip. In Proceedings
of the 40th Annual International Symposium on Computer Architecture. 583–594.
[38] Jongmin Won, Gwangsun Kim, John Kim, Ted Jiang, Mike Parker, and Steve Scott.
2015. Overcoming far-end congestion in large-scale networks. In Proceedings of
International Symposium on High Performance Computer Architecture (HPCA).
415–427. https://doi.org/10.1109/HPCA.2015.7056051