TimeQuest Timing Analyzer report for bitTest
Tue Apr 23 00:17:21 2013
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 46. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 50. Slow 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Propagation Delay
 64. Minimum Propagation Delay
 65. Output Enable Times
 66. Minimum Output Enable Times
 67. Output Disable Times
 68. Minimum Output Disable Times
 69. Slow 1200mV 0C Model Metastability Report
 70. Fast 1200mV 0C Model Setup Summary
 71. Fast 1200mV 0C Model Hold Summary
 72. Fast 1200mV 0C Model Recovery Summary
 73. Fast 1200mV 0C Model Removal Summary
 74. Fast 1200mV 0C Model Minimum Pulse Width Summary
 75. Fast 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 81. Fast 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Propagation Delay
 95. Minimum Propagation Delay
 96. Output Enable Times
 97. Minimum Output Enable Times
 98. Output Disable Times
 99. Minimum Output Disable Times
100. Fast 1200mV 0C Model Metastability Report
101. Multicorner Timing Analysis Summary
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Progagation Delay
107. Minimum Progagation Delay
108. Board Trace Model Assignments
109. Input Transition Times
110. Signal Integrity Metrics (Slow 1200mv 0c Model)
111. Signal Integrity Metrics (Slow 1200mv 85c Model)
112. Signal Integrity Metrics (Fast 1200mv 0c Model)
113. Setup Transfers
114. Hold Transfers
115. Recovery Transfers
116. Removal Transfers
117. Report TCCS
118. Report RSKM
119. Unconstrained Paths
120. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; bitTest                                          ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------+
; SDC File List                                                                                ;
+----------------------------------------------------------+--------+--------------------------+
; SDC File Path                                            ; Status ; Read at                  ;
+----------------------------------------------------------+--------+--------------------------+
; qsysOUt/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Apr 23 00:17:15 2013 ;
; bitTest.SDC                                              ; OK     ; Tue Apr 23 00:17:15 2013 ;
+----------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                       ; Targets                                                                        ;
+----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; altera_reserved_tck                                                        ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { altera_reserved_tck }                                                        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
; CLOCK2_50                                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { CLOCK2_50 }                                                                  ;
; CLOCK3_50                                                                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { CLOCK3_50 }                                                                  ;
; CLOCK_50                                                                   ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                              ; { CLOCK_50 }                                                                   ;
+----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; 98.9 MHz   ; 98.9 MHz        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 151.38 MHz ; 151.38 MHz      ; altera_reserved_tck                                                        ;      ;
+------------+-----------------+----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                 ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.889  ; 0.000         ;
; CLOCK_50                                                                   ; 12.722 ; 0.000         ;
; altera_reserved_tck                                                        ; 46.697 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                 ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; altera_reserved_tck                                                        ; 0.403 ; 0.000         ;
; CLOCK_50                                                                   ; 1.963 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 12.452 ; 0.000         ;
; altera_reserved_tck                                                        ; 47.717 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                              ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 1.001 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.302 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                   ; 9.681  ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.709  ; 0.000         ;
; CLOCK2_50                                                                  ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                  ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.547 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 9.889  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 9.820      ;
; 9.915  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 9.789      ;
; 9.921  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.781      ;
; 9.921  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.781      ;
; 9.921  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.781      ;
; 9.921  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.781      ;
; 10.139 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 9.573      ;
; 10.143 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.565      ;
; 10.156 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.552      ;
; 10.165 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 9.542      ;
; 10.169 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 9.534      ;
; 10.171 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 9.534      ;
; 10.171 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 9.534      ;
; 10.171 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 9.534      ;
; 10.171 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 9.534      ;
; 10.175 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.526      ;
; 10.175 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.526      ;
; 10.175 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.526      ;
; 10.175 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.526      ;
; 10.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 9.521      ;
; 10.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.513      ;
; 10.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.513      ;
; 10.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.513      ;
; 10.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.513      ;
; 10.263 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 9.422      ;
; 10.267 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 9.430      ;
; 10.310 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 9.399      ;
; 10.335 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 9.350      ;
; 10.336 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 9.368      ;
; 10.342 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.360      ;
; 10.342 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.360      ;
; 10.342 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.360      ;
; 10.342 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.360      ;
; 10.359 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 9.350      ;
; 10.385 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 9.319      ;
; 10.391 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.311      ;
; 10.391 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.311      ;
; 10.391 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.311      ;
; 10.391 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 9.311      ;
; 10.405 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.188     ; 9.263      ;
; 10.445 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.263      ;
; 10.471 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.237      ;
; 10.471 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 9.232      ;
; 10.477 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.224      ;
; 10.477 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.224      ;
; 10.477 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.224      ;
; 10.477 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.224      ;
; 10.497 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 9.206      ;
; 10.503 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.198      ;
; 10.503 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.198      ;
; 10.503 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.198      ;
; 10.503 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.198      ;
; 10.513 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 9.175      ;
; 10.517 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 9.183      ;
; 10.517 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 9.167      ;
; 10.521 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 9.175      ;
; 10.530 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 9.154      ;
; 10.534 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 9.162      ;
; 10.585 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.183     ; 9.088      ;
; 10.585 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 9.103      ;
; 10.589 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 9.095      ;
; 10.602 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 9.082      ;
; 10.612 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.096      ;
; 10.641 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 9.062      ;
; 10.647 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.054      ;
; 10.647 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.054      ;
; 10.647 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.054      ;
; 10.647 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.054      ;
; 10.655 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 9.016      ;
; 10.656 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.052      ;
; 10.659 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 9.008      ;
; 10.672 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.189     ; 8.995      ;
; 10.672 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.036      ;
; 10.673 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 9.035      ;
; 10.675 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 9.031      ;
; 10.682 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 9.021      ;
; 10.684 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 9.001      ;
; 10.688 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.013      ;
; 10.688 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.013      ;
; 10.688 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.013      ;
; 10.688 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.013      ;
; 10.688 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 9.009      ;
; 10.690 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 9.017      ;
; 10.698 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 9.005      ;
; 10.699 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 9.004      ;
; 10.701 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.000      ;
; 10.704 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 8.997      ;
; 10.704 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 8.997      ;
; 10.704 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 8.997      ;
; 10.704 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 8.997      ;
; 10.705 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 8.996      ;
; 10.705 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 8.996      ;
; 10.705 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 8.996      ;
; 10.705 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 8.996      ;
; 10.707 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 8.992      ;
; 10.707 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 8.992      ;
; 10.707 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 8.992      ;
; 10.707 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 8.992      ;
; 10.716 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 8.986      ;
; 10.721 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 8.985      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 12.722 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 9.865      ;
; 12.874 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 9.713      ;
; 12.881 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 9.695      ;
; 13.033 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 9.543      ;
; 13.044 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.664      ; 9.538      ;
; 13.051 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.659      ; 9.526      ;
; 13.150 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 9.433      ;
; 13.158 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.668      ; 9.428      ;
; 13.170 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.666      ; 9.414      ;
; 13.203 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 9.368      ;
; 13.203 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.659      ; 9.374      ;
; 13.247 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.657      ; 9.328      ;
; 13.249 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.664      ; 9.333      ;
; 13.286 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.668      ; 9.300      ;
; 13.302 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 9.281      ;
; 13.312 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.666      ; 9.272      ;
; 13.313 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 9.270      ;
; 13.322 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.666      ; 9.262      ;
; 13.347 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.654      ; 9.225      ;
; 13.351 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.666      ; 9.233      ;
; 13.366 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 9.210      ;
; 13.368 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.664      ; 9.214      ;
; 13.399 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.657      ; 9.176      ;
; 13.408 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 9.163      ;
; 13.428 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.663      ; 9.153      ;
; 13.456 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 9.134      ;
; 13.456 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 9.134      ;
; 13.456 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 9.134      ;
; 13.456 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 9.134      ;
; 13.464 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.666      ; 9.120      ;
; 13.465 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 9.118      ;
; 13.472 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.660      ; 9.106      ;
; 13.492 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.661      ; 9.087      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 9.092      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 9.092      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 9.092      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 9.092      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 9.092      ;
; 13.497 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 9.092      ;
; 13.502 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 9.085      ;
; 13.502 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[57] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 9.085      ;
; 13.502 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 9.085      ;
; 13.502 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 9.085      ;
; 13.502 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 9.085      ;
; 13.503 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.666      ; 9.081      ;
; 13.518 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 9.058      ;
; 13.527 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 9.044      ;
; 13.552 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.654      ; 9.020      ;
; 13.569 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.652      ; 9.001      ;
; 13.584 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 9.006      ;
; 13.584 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 9.006      ;
; 13.584 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 9.006      ;
; 13.584 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.672      ; 9.006      ;
; 13.589 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.987      ;
; 13.589 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[62] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.987      ;
; 13.589 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.987      ;
; 13.589 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.987      ;
; 13.589 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[59] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.987      ;
; 13.605 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.980      ;
; 13.625 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 8.964      ;
; 13.625 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 8.964      ;
; 13.625 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 8.964      ;
; 13.625 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 8.964      ;
; 13.625 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 8.964      ;
; 13.625 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 8.964      ;
; 13.628 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                  ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.662      ; 8.952      ;
; 13.630 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 8.957      ;
; 13.630 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[57] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 8.957      ;
; 13.630 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 8.957      ;
; 13.630 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 8.957      ;
; 13.630 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.669      ; 8.957      ;
; 13.633 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.955      ;
; 13.633 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.663      ; 8.948      ;
; 13.634 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.661      ; 8.945      ;
; 13.635 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.660      ; 8.943      ;
; 13.659 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.661      ; 8.920      ;
; 13.671 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.654      ; 8.901      ;
; 13.677 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.660      ; 8.901      ;
; 13.688 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.653      ; 8.883      ;
; 13.693 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[41] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 8.890      ;
; 13.693 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.665      ; 8.890      ;
; 13.696 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.666      ; 8.888      ;
; 13.696 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.666      ; 8.888      ;
; 13.697 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.661      ; 8.882      ;
; 13.717 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.859      ;
; 13.717 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[62] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.859      ;
; 13.717 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.859      ;
; 13.717 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.859      ;
; 13.717 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[59] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.658      ; 8.859      ;
; 13.726 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.859      ;
; 13.726 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.859      ;
; 13.726 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.859      ;
; 13.726 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.859      ;
; 13.741 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.844      ;
; 13.741 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.844      ;
; 13.741 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.844      ;
; 13.741 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.844      ;
; 13.752 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.663      ; 8.829      ;
; 13.753 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                    ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.670      ; 8.835      ;
; 13.757 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.667      ; 8.828      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.464      ;
; 46.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.282      ;
; 47.093 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 3.070      ;
; 47.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.863      ;
; 47.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.747      ;
; 47.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.673      ;
; 47.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 2.653      ;
; 47.565 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 2.596      ;
; 47.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.575      ;
; 48.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.062      ;
; 49.061 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 1.101      ;
; 49.348 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0] ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 0.814      ;
; 95.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.009      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.972      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.972      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.972      ;
; 95.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.972      ;
; 96.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.908      ;
; 96.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.908      ;
; 96.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.908      ;
; 96.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.733      ;
; 96.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.733      ;
; 96.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.712      ;
; 96.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.712      ;
; 96.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.712      ;
; 96.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.712      ;
; 96.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.704      ;
; 96.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.540      ;
; 96.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.540      ;
; 96.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.540      ;
; 96.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.540      ;
; 96.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.502      ;
; 96.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.502      ;
; 96.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.502      ;
; 96.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.502      ;
; 96.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.502      ;
; 96.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.493      ;
; 96.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.493      ;
; 96.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.473      ;
; 96.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.457      ;
; 96.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.409      ;
; 96.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.409      ;
; 96.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.409      ;
; 96.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.368      ;
; 96.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.365      ;
; 96.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.365      ;
; 96.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.365      ;
; 96.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.365      ;
; 96.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.327      ;
; 96.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.327      ;
; 96.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.327      ;
; 96.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.327      ;
; 96.593 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.325      ;
; 96.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.279      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.248      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.248      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.248      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.248      ;
; 96.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.236      ;
; 96.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.236      ;
; 96.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.236      ;
; 96.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.236      ;
; 96.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.224      ;
; 96.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.224      ;
; 96.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.224      ;
; 96.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.224      ;
; 96.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.217      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.215      ;
; 96.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.198      ;
; 96.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.198      ;
; 96.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.198      ;
; 96.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.198      ;
; 96.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.198      ;
; 96.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.198      ;
; 96.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.193      ;
; 96.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.193      ;
; 96.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.193      ;
; 96.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.193      ;
; 96.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.193      ;
; 96.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.191      ;
; 96.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.191      ;
; 96.773 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.146      ;
; 96.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.134      ;
; 96.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.134      ;
; 96.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.134      ;
; 96.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.109      ;
; 96.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.109      ;
; 96.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.109      ;
; 96.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.109      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.106      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.106      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.106      ;
; 96.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.106      ;
; 96.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.103      ;
; 96.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.103      ;
; 96.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.103      ;
; 96.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.103      ;
; 96.824 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.095      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.423 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.690      ;
; 0.425 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.692      ;
; 0.427 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[32]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[0]                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[33]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[1]                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[1]                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.698      ;
; 0.431 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.436 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.703      ;
; 0.443 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.710      ;
; 0.449 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.717      ;
; 0.457 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.725      ;
; 0.459 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.727      ;
; 0.461 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.728      ;
; 0.464 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.732      ;
; 0.465 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.732      ;
; 0.466 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.734      ;
; 0.475 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.742      ;
; 0.477 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.744      ;
; 0.479 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.481 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.748      ;
; 0.482 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.749      ;
; 0.492 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.545 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.812      ;
; 0.550 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[41]                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.818      ;
; 0.552 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.552 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[47]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.820      ;
; 0.553 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[34]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[2]                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.698      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.708      ;
; 0.446 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.712      ;
; 0.450 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.719      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.724      ;
; 0.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.729      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.731      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.751      ;
; 0.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.756      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.773      ;
; 0.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.829      ;
; 0.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.833      ;
; 0.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.839      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.841      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.860      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.871      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.876      ;
; 0.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.880      ;
; 0.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.885      ;
; 0.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.886      ;
; 0.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.892      ;
; 0.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.898      ;
; 0.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.639 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.641 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.908      ;
; 0.644 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.909      ;
; 0.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.916      ;
; 0.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.923      ;
; 0.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.926      ;
; 0.667 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.933      ;
; 0.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.932      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.933      ;
; 0.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.933      ;
; 0.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.935      ;
; 0.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.935      ;
; 0.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.943      ;
; 0.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.953      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.963 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 5.486      ;
; 2.002 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 5.525      ;
; 2.067 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 5.590      ;
; 2.121 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.265      ; 5.642      ;
; 2.150 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.266      ; 5.672      ;
; 2.160 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.265      ; 5.681      ;
; 2.169 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.457      ; 5.882      ;
; 2.175 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]                                                              ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.408      ; 5.839      ;
; 2.175 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 5.698      ;
; 2.179 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.427      ; 5.862      ;
; 2.188 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                      ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.714      ;
; 2.218 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]                                                             ; VarRegister:dataLatch|b[56] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.439      ; 5.913      ;
; 2.222 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]                                                             ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.475      ; 5.953      ;
; 2.225 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.265      ; 5.746      ;
; 2.233 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                             ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.433      ; 5.922      ;
; 2.234 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.261      ; 5.751      ;
; 2.240 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 5.759      ;
; 2.257 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.252      ; 5.765      ;
; 2.259 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]                                                              ; VarRegister:dataLatch|b[33] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.424      ; 5.939      ;
; 2.261 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]                                                              ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.463      ; 5.980      ;
; 2.268 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                      ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.797      ;
; 2.272 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 5.795      ;
; 2.283 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                      ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.812      ;
; 2.295 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                      ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.260      ; 5.811      ;
; 2.295 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                      ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.824      ;
; 2.299 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]                                                             ; VarRegister:dataLatch|b[49] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.441      ; 5.996      ;
; 2.303 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.264      ; 5.823      ;
; 2.307 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                       ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.262      ; 5.825      ;
; 2.308 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.264      ; 5.828      ;
; 2.311 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 5.834      ;
; 2.314 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.266      ; 5.836      ;
; 2.315 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                       ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.844      ;
; 2.322 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                      ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.264      ; 5.842      ;
; 2.323 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                      ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.262      ; 5.841      ;
; 2.331 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.261      ; 5.848      ;
; 2.333 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.265      ; 5.854      ;
; 2.339 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.252      ; 5.847      ;
; 2.340 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]                                                             ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.399      ; 5.995      ;
; 2.342 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[56] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.259      ; 5.857      ;
; 2.344 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]                                                              ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.426      ; 6.026      ;
; 2.349 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.268      ; 5.873      ;
; 2.349 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                      ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.270      ; 5.875      ;
; 2.349 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                       ; VarRegister:dataLatch|b[2]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.878      ;
; 2.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]                                                              ; VarRegister:dataLatch|b[34] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.413      ; 6.022      ;
; 2.357 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[33] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 5.864      ;
; 2.367 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                              ; VarRegister:dataLatch|b[41] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.439      ; 6.062      ;
; 2.367 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                      ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.896      ;
; 2.368 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]                                                             ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.395      ; 6.019      ;
; 2.376 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 5.899      ;
; 2.381 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                      ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.266      ; 5.903      ;
; 2.383 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[62] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.252      ; 5.891      ;
; 2.391 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]                                                             ; VarRegister:dataLatch|b[50] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.428      ; 6.075      ;
; 2.392 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                              ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.440      ; 6.088      ;
; 2.393 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 5.916      ;
; 2.398 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                       ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.927      ;
; 2.398 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.261      ; 5.915      ;
; 2.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                              ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.443      ; 6.101      ;
; 2.403 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                      ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.932      ;
; 2.413 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]                                                             ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.468      ; 6.137      ;
; 2.414 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]                                                             ; VarRegister:dataLatch|b[58] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.397      ; 6.067      ;
; 2.420 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[44] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.259      ; 5.935      ;
; 2.422 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.253      ; 5.931      ;
; 2.425 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 5.944      ;
; 2.432 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 5.955      ;
; 2.433 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                       ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.280      ; 5.969      ;
; 2.435 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]                                                             ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.447      ; 6.138      ;
; 2.437 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                       ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.262      ; 5.955      ;
; 2.438 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                      ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.967      ;
; 2.444 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]                                                             ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.446      ; 6.146      ;
; 2.448 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.254      ; 5.958      ;
; 2.449 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.265      ; 5.970      ;
; 2.450 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                      ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.262      ; 5.968      ;
; 2.456 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                      ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.262      ; 5.974      ;
; 2.457 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                       ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 5.986      ;
; 2.457 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.266      ; 5.979      ;
; 2.459 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.266      ; 5.981      ;
; 2.460 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 5.979      ;
; 2.461 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.262      ; 5.979      ;
; 2.461 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.253      ; 5.970      ;
; 2.464 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[37] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.254      ; 5.974      ;
; 2.470 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.445      ; 6.171      ;
; 2.471 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[59] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.252      ; 5.979      ;
; 2.475 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.264      ; 5.995      ;
; 2.484 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 6.007      ;
; 2.486 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[50] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.253      ; 5.995      ;
; 2.489 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                      ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 6.018      ;
; 2.495 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                             ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.446      ; 6.197      ;
; 2.496 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.253      ; 6.005      ;
; 2.496 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[49] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 6.003      ;
; 2.497 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.267      ; 6.020      ;
; 2.503 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                      ; VarRegister:dataLatch|b[18] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.273      ; 6.032      ;
; 2.507 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.266      ; 6.029      ;
; 2.518 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                      ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.262      ; 6.036      ;
; 2.522 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.041      ;
; 2.523 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[34] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 6.030      ;
; 2.526 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[55] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.251      ; 6.033      ;
; 2.530 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.254      ; 6.040      ;
; 2.532 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.265      ; 6.053      ;
; 2.533 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[56] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.261      ; 6.050      ;
; 2.539 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.422      ; 6.217      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 12.452 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.272     ; 7.151      ;
; 12.459 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 7.134      ;
; 12.460 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 7.264      ;
; 12.467 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 7.247      ;
; 12.470 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 7.129      ;
; 12.470 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.276     ; 7.129      ;
; 12.471 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 7.125      ;
; 12.471 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.279     ; 7.125      ;
; 12.474 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.287     ; 7.114      ;
; 12.474 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 7.252      ;
; 12.474 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 7.252      ;
; 12.478 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[16]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.242      ;
; 12.478 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.242      ;
; 12.479 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.308     ; 7.088      ;
; 12.479 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.238      ;
; 12.479 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 7.238      ;
; 12.482 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[17]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.227      ;
; 12.482 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.176     ; 7.227      ;
; 12.487 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.197     ; 7.201      ;
; 12.489 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.220     ; 7.166      ;
; 12.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.139      ;
; 12.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.239     ; 7.139      ;
; 12.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.279      ;
; 12.497 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.109     ; 7.279      ;
; 12.498 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.251     ; 7.126      ;
; 12.499 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 7.130      ;
; 12.500 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.258     ; 7.117      ;
; 12.500 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 7.122      ;
; 12.500 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 7.122      ;
; 12.500 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 7.122      ;
; 12.500 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.253     ; 7.122      ;
; 12.504 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.270     ; 7.101      ;
; 12.505 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.252      ;
; 12.505 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.252      ;
; 12.506 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 7.239      ;
; 12.507 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 7.243      ;
; 12.508 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.235      ;
; 12.508 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.235      ;
; 12.508 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 7.230      ;
; 12.508 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.235      ;
; 12.508 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[24]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.235      ;
; 12.511 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 7.203      ;
; 12.511 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 7.203      ;
; 12.511 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 7.209      ;
; 12.512 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.219      ;
; 12.512 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 7.233      ;
; 12.512 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 7.214      ;
; 12.512 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.219      ;
; 12.512 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 7.214      ;
; 12.513 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 7.120      ;
; 12.513 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 7.120      ;
; 12.514 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 7.126      ;
; 12.514 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 7.128      ;
; 12.514 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.235     ; 7.126      ;
; 12.515 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.270     ; 7.090      ;
; 12.515 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 7.223      ;
; 12.516 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 7.077      ;
; 12.516 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 7.227      ;
; 12.521 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 7.137      ;
; 12.521 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 7.137      ;
; 12.521 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[27]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.217     ; 7.137      ;
; 12.521 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.233      ;
; 12.521 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.233      ;
; 12.522 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.239      ;
; 12.522 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 7.239      ;
; 12.522 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.241      ;
; 12.522 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 7.241      ;
; 12.523 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 7.136      ;
; 12.523 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 7.136      ;
; 12.523 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.216     ; 7.136      ;
; 12.523 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 7.203      ;
; 12.524 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 7.190      ;
; 12.525 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.181      ;
; 12.525 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_bank[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 7.181      ;
; 12.529 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[25]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 7.250      ;
; 12.529 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[26]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 7.250      ;
; 12.529 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.106     ; 7.250      ;
; 12.531 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 7.249      ;
; 12.531 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 7.249      ;
; 12.531 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 7.249      ;
; 12.531 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 7.249      ;
; 12.682 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_18 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 6.999      ;
; 12.687 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_23 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.185     ; 6.984      ;
; 12.703 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_16 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.974      ;
; 12.703 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_22 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.179     ; 6.974      ;
; 12.704 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.190     ; 6.962      ;
; 12.704 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_19 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 6.970      ;
; 12.704 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_20 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 6.970      ;
; 12.708 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_21 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.211     ; 6.937      ;
; 12.723 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_29 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.010      ;
; 12.728 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 6.979      ;
; 12.728 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 6.974      ;
; 12.729 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 6.985      ;
; 12.729 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 6.985      ;
; 12.732 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.968      ;
; 12.732 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.968      ;
; 12.732 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 6.963      ;
; 12.732 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.968      ;
; 12.732 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.968      ;
; 12.736 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 6.947      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 2.445      ;
; 48.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 1.923      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.725 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.192      ;
; 97.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.093      ;
; 97.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.093      ;
; 97.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.093      ;
; 97.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.093      ;
; 97.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.093      ;
; 97.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.093      ;
; 97.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.093      ;
; 97.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.093      ;
; 97.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.085      ;
; 97.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.085      ;
; 97.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.085      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.973      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.973      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.973      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.973      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.973      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 1.973      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 97.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.923      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.915      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.915      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.915      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.915      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.915      ;
; 98.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.915      ;
; 98.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.895      ;
; 98.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.895      ;
; 98.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.895      ;
; 98.023 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.895      ;
; 98.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.890      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.868      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 1.868      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
; 98.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.407      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.001  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.001  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.267      ;
; 1.485  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.753      ;
; 1.485  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.752      ;
; 1.485  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.752      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.763      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.763      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.763      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.763      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.763      ;
; 1.497  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.763      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.764      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.764      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.764      ;
; 1.498  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.764      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.527  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.794      ;
; 1.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.827      ;
; 1.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.827      ;
; 1.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.827      ;
; 1.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.827      ;
; 1.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.827      ;
; 1.574  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.827      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.959      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.959      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.959      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.959      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.959      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.959      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.959      ;
; 1.693  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.959      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.963      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.963      ;
; 1.697  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.963      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 1.794  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.059      ;
; 51.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.327      ; 1.794      ;
; 51.776 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.326      ; 2.308      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.581      ;
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 6.580      ;
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.581      ;
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.581      ;
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.581      ;
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.581      ;
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.571      ;
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.571      ;
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.571      ;
; 6.302 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.571      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 6.581      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 6.581      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 6.581      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.582      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[16]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.582      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[14]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.582      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[15]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.582      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.582      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 6.569      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.582      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.582      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.582      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[0]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 6.574      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[1]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 6.574      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 6.574      ;
; 6.303 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 6.574      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 6.584      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 6.582      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 6.582      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.583      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.583      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.583      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 6.584      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 6.576      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 6.576      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.574      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 6.576      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.574      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.574      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.574      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 6.576      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[26]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.573      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.573      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[27]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 6.576      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.573      ;
; 6.304 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.573      ;
; 6.313 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 6.598      ;
; 6.313 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 6.598      ;
; 6.313 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 6.598      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 6.594      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.593      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 6.600      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 6.599      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 6.601      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 6.599      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 6.594      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.593      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 6.599      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 6.593      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 6.601      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 6.599      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 6.599      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 6.594      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 6.599      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 6.594      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 6.594      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 6.600      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 6.600      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 6.590      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[2]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 6.591      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[3]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 6.591      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 6.590      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.584      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.584      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 6.590      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.583      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 6.590      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.583      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[16]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.583      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[16]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 6.591      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 6.590      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[17]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 6.583      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[18]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 6.591      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[19]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 6.591      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[28]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.584      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.584      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[30]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 6.584      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[31]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 6.590      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 6.574      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 6.574      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 6.574      ;
; 6.314 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 6.574      ;
; 6.315 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 6.582      ;
; 6.315 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 6.568      ;
; 6.315 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 6.568      ;
; 6.315 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 6.568      ;
; 6.315 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 6.568      ;
; 6.315 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 6.568      ;
; 6.315 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 6.568      ;
; 6.315 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 6.568      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[10]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[11]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[12]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[13]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[14]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[15]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[16]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[17]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[18]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[1]                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[24]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[26]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[28]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[29]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[2]                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[30]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[31]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[33]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[34]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[38]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[3]                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[41]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[42]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[43]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[44]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[45]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[46]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[47]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[48]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[49]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[4]                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[50]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[55]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[56]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[58]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[59]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[5]                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[60]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[61]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[62]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[63]                                                          ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[6]                                                           ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[9]                                                           ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[27]                                                          ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[37]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[19]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[35]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[36]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[40]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[51]                                                          ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[8]                                                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[0]                                                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[20]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[21]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[22]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[23]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[25]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[32]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[39]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[52]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[53]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[54]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[57]                                                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[7]                                                           ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                     ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                       ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                         ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[10]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[11]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[12]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[13]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[14]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[15]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[16]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[17]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[18]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[1]|clk                                                                   ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[24]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[26]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[28]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[29]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[2]|clk                                                                   ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[30]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[31]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[33]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[34]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[38]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[3]|clk                                                                   ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[41]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[42]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[43]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[44]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[45]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[46]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[47]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[48]|clk                                                                  ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[49]|clk                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[24]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[25]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[26]                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                         ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[18]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[19]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[20]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[21]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[22]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[23]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[24]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[25]                                                                                                                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[6]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[7]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[8]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[9]                                                                                                                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[24]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[25]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]~_Duplicate_1                                                                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                                             ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[10]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[18]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[20]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[21]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[23]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[24]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[25]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[26]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[8]                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[9]                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[10]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[18]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[21]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[23]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[24]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[25]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[26]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[33]                                                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[8]                                                                                                               ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[9]                                                                                                               ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                 ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                 ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                  ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                                                 ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                  ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                     ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                     ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[28]                                                                                                                                                                     ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                                                                                                                                     ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[30]                                                                                                                                                                     ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                             ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[14]                                                                                                                                                                                    ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[15]                                                                                                                                                                                    ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[16]                                                                                                                                                                                    ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[17]                                                                                                                                                                                    ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]~_Duplicate_1                                                                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]~_Duplicate_1                                                                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[16]~_Duplicate_1                                                                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[17]~_Duplicate_1                                                                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[13]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[14]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[15]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[16]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[29]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[30]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[31]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[13]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[14]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[15]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[16]                                                                                                              ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[29]                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.547 ; 49.767       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ;
; 49.548 ; 49.768       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ;
; 49.600 ; 49.788       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ;
; 49.601 ; 49.789       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.633 ; 2.867 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 7.260 ; 7.428 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378 ; 1.557 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.374 ; 1.553 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.353 ; 1.532 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.387 ; 1.566 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.371 ; 1.550 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.381 ; 1.560 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.408 ; 1.587 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.401 ; 1.580 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.350 ; 1.529 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.366 ; 1.545 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.373 ; 1.552 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.360 ; 1.539 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.341 ; 1.520 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.305 ; 1.484 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.314 ; 1.493 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.318 ; 1.497 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.371 ; 1.550 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.434  ; 0.235  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; -1.549 ; -1.737 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.668 ; -0.847 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.744 ; -0.923 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.739 ; -0.918 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.728 ; -0.907 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.754 ; -0.933 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.718 ; -0.897 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.741 ; -0.920 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.751 ; -0.930 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.736 ; -0.915 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.746 ; -0.925 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.764 ; -0.943 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.767 ; -0.946 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.744 ; -0.923 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.792 ; -0.971 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.774 ; -0.953 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.766 ; -0.945 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.715 ; -0.894 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.726 ; -0.905 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.731 ; -0.910 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.739 ; -0.918 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.729 ; -0.908 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.758 ; -0.937 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.725 ; -0.904 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.712 ; -0.891 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.706 ; -0.885 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.668 ; -0.847 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.698 ; -0.877 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.698 ; -0.877 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.678 ; -0.857 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.682 ; -0.861 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.708 ; -0.887 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.735 ; -0.914 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 11.704 ; 11.528 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 9.856  ; 9.852  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 10.707 ; 10.766 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 9.766  ; 9.856  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 11.704 ; 11.528 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 9.877  ; 9.951  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 11.417 ; 11.236 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 10.170 ; 10.092 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 9.041  ; 9.064  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 10.975 ; 10.749 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 11.044 ; 11.183 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 9.694  ; 9.571  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 9.354  ; 9.344  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 10.093 ; 9.964  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 8.826  ; 8.762  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 10.391 ; 10.255 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 11.154 ; 11.144 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.777 ; 14.257 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.119  ; 3.027  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.275  ; 3.177  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.302  ; 3.204  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.272  ; 3.174  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.285  ; 3.187  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.250  ; 3.152  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.302  ; 3.204  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.219  ; 3.121  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.282  ; 3.184  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.107  ; 3.015  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.280  ; 3.182  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.247  ; 3.149  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.237  ; 3.139  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.241  ; 3.143  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.082  ; 2.990  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.345 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.424 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 8.500  ; 8.433  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 9.491  ; 9.483  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 10.306 ; 10.358 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 9.403  ; 9.484  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 11.263 ; 11.089 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 9.509  ; 9.575  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 10.988 ; 10.809 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 9.792  ; 9.712  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 8.706  ; 8.724  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 10.563 ; 10.341 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 10.684 ; 10.816 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 9.333  ; 9.210  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 9.007  ; 8.993  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 9.718  ; 9.589  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 8.500  ; 8.433  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 10.003 ; 9.868  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 10.788 ; 10.778 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.390 ; 11.874 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.772  ; 2.675  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.706  ; 2.609  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.553  ; 2.462  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.716  ; 2.619  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.588  ; 2.497  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.612  ; 2.521  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.733  ; 2.636  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.728  ; 2.631  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.633  ; 2.542  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.563  ; 2.472  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.563  ; 2.472  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.722  ; 2.625  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.789  ; 2.692  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.738  ; 2.641  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.793  ; 2.696  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.787  ; 2.690  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.783  ; 2.686  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.799  ; 2.702  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.809  ; 2.712  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.765  ; 2.668  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.775  ; 2.678  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.816  ; 2.719  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.736  ; 2.639  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.796  ; 2.699  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.810  ; 2.713  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.623  ; 2.532  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.795  ; 2.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.746  ; 2.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.735  ; 2.638  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.770  ; 2.673  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.763  ; 2.666  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.753  ; 2.656  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.724  ; 2.627  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.756  ; 2.659  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.730  ; 2.633  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.735  ; 2.638  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.771  ; 2.674  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.801  ; 2.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.801  ; 2.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.782  ; 2.685  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.778  ; 2.681  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.812  ; 2.715  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.805  ; 2.708  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.597  ; 2.506  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.795  ; 2.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.732  ; 2.635  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.755  ; 2.658  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.597  ; 2.506  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.737  ; 2.640  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.718  ; 2.621  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.804 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.884 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; LEDR[0]     ; 13.468 ; 13.450 ; 13.998 ; 13.989 ;
; SW[8]      ; LEDR[1]     ; 13.603 ; 13.647 ; 14.139 ; 14.256 ;
; SW[8]      ; LEDR[2]     ; 13.846 ; 13.901 ; 14.385 ; 14.521 ;
; SW[8]      ; LEDR[3]     ; 14.562 ; 14.408 ; 15.133 ; 14.995 ;
; SW[8]      ; LEDR[4]     ; 13.763 ; 13.823 ; 14.323 ; 14.383 ;
; SW[8]      ; LEDR[5]     ; 14.436 ; 14.241 ; 14.976 ; 14.790 ;
; SW[8]      ; LEDR[6]     ; 14.107 ; 14.015 ; 14.614 ; 14.531 ;
; SW[8]      ; LEDR[7]     ; 12.847 ; 12.869 ; 13.401 ; 13.426 ;
; SW[8]      ; LEDR[8]     ; 14.076 ; 13.836 ; 14.619 ; 14.388 ;
; SW[8]      ; LEDR[9]     ; 14.999 ; 15.164 ; 15.550 ; 15.692 ;
; SW[8]      ; LEDR[10]    ; 12.716 ; 12.579 ; 13.295 ; 13.158 ;
; SW[8]      ; LEDR[11]    ; 12.695 ; 12.677 ; 13.237 ; 13.222 ;
; SW[8]      ; LEDR[12]    ; 13.692 ; 13.558 ; 14.283 ; 14.140 ;
; SW[8]      ; LEDR[13]    ; 11.828 ; 11.759 ; 12.433 ; 12.355 ;
; SW[8]      ; LEDR[14]    ; 14.326 ; 14.176 ; 14.833 ; 14.692 ;
; SW[8]      ; LEDR[15]    ; 14.521 ; 14.504 ; 15.046 ; 15.022 ;
; SW[9]      ; LEDR[0]     ; 12.109 ; 12.099 ; 12.677 ; 12.659 ;
; SW[9]      ; LEDR[1]     ; 13.668 ; 13.713 ; 14.233 ; 14.278 ;
; SW[9]      ; LEDR[2]     ; 14.134 ; 14.189 ; 14.600 ; 14.736 ;
; SW[9]      ; LEDR[3]     ; 14.935 ; 14.758 ; 15.497 ; 15.359 ;
; SW[9]      ; LEDR[4]     ; 12.591 ; 12.651 ; 13.168 ; 13.228 ;
; SW[9]      ; LEDR[5]     ; 13.938 ; 13.752 ; 14.510 ; 14.315 ;
; SW[9]      ; LEDR[6]     ; 12.718 ; 12.634 ; 13.289 ; 13.197 ;
; SW[9]      ; LEDR[7]     ; 12.894 ; 12.923 ; 13.361 ; 13.428 ;
; SW[9]      ; LEDR[8]     ; 13.446 ; 13.214 ; 13.982 ; 13.742 ;
; SW[9]      ; LEDR[9]     ; 14.145 ; 14.296 ; 14.692 ; 14.857 ;
; SW[9]      ; LEDR[10]    ; 12.397 ; 12.260 ; 12.997 ; 12.860 ;
; SW[9]      ; LEDR[11]    ; 12.162 ; 12.147 ; 12.722 ; 12.698 ;
; SW[9]      ; LEDR[12]    ; 12.909 ; 12.774 ; 13.459 ; 13.316 ;
; SW[9]      ; LEDR[13]    ; 11.519 ; 11.450 ; 12.134 ; 12.056 ;
; SW[9]      ; LEDR[14]    ; 12.937 ; 12.795 ; 13.509 ; 13.359 ;
; SW[9]      ; LEDR[15]    ; 13.826 ; 13.811 ; 14.408 ; 14.384 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; LEDR[0]     ; 12.866 ; 12.856 ; 13.395 ; 13.377 ;
; SW[8]      ; LEDR[1]     ; 12.934 ; 12.976 ; 13.462 ; 13.512 ;
; SW[8]      ; LEDR[2]     ; 13.219 ; 13.263 ; 13.782 ; 13.826 ;
; SW[8]      ; LEDR[3]     ; 13.503 ; 13.361 ; 14.090 ; 13.867 ;
; SW[8]      ; LEDR[4]     ; 13.186 ; 13.250 ; 13.712 ; 13.768 ;
; SW[8]      ; LEDR[5]     ; 13.492 ; 13.304 ; 13.996 ; 13.872 ;
; SW[8]      ; LEDR[6]     ; 13.480 ; 13.398 ; 13.998 ; 13.908 ;
; SW[8]      ; LEDR[7]     ; 11.278 ; 11.294 ; 11.812 ; 11.820 ;
; SW[8]      ; LEDR[8]     ; 13.449 ; 13.225 ; 13.990 ; 13.758 ;
; SW[8]      ; LEDR[9]     ; 13.793 ; 13.953 ; 14.358 ; 14.453 ;
; SW[8]      ; LEDR[10]    ; 12.173 ; 12.048 ; 12.724 ; 12.591 ;
; SW[8]      ; LEDR[11]    ; 12.139 ; 12.117 ; 12.652 ; 12.701 ;
; SW[8]      ; LEDR[12]    ; 13.138 ; 13.007 ; 13.667 ; 13.528 ;
; SW[8]      ; LEDR[13]    ; 11.044 ; 10.968 ; 11.551 ; 11.539 ;
; SW[8]      ; LEDR[14]    ; 13.689 ; 13.552 ; 14.207 ; 14.062 ;
; SW[8]      ; LEDR[15]    ; 13.835 ; 13.817 ; 14.296 ; 14.349 ;
; SW[9]      ; LEDR[0]     ; 11.463 ; 11.446 ; 11.959 ; 12.006 ;
; SW[9]      ; LEDR[1]     ; 13.095 ; 13.145 ; 13.625 ; 13.667 ;
; SW[9]      ; LEDR[2]     ; 11.721 ; 11.800 ; 12.244 ; 12.315 ;
; SW[9]      ; LEDR[3]     ; 14.269 ; 14.123 ; 14.797 ; 14.621 ;
; SW[9]      ; LEDR[4]     ; 11.755 ; 11.812 ; 12.260 ; 12.381 ;
; SW[9]      ; LEDR[5]     ; 13.427 ; 13.238 ; 13.946 ; 13.765 ;
; SW[9]      ; LEDR[6]     ; 12.039 ; 11.950 ; 12.544 ; 12.519 ;
; SW[9]      ; LEDR[7]     ; 12.368 ; 12.358 ; 12.822 ; 12.845 ;
; SW[9]      ; LEDR[8]     ; 12.741 ; 12.510 ; 13.215 ; 13.048 ;
; SW[9]      ; LEDR[9]     ; 13.624 ; 13.752 ; 14.130 ; 14.293 ;
; SW[9]      ; LEDR[10]    ; 11.576 ; 11.445 ; 12.096 ; 12.036 ;
; SW[9]      ; LEDR[11]    ; 11.721 ; 11.697 ; 12.227 ; 12.211 ;
; SW[9]      ; LEDR[12]    ; 12.307 ; 12.170 ; 12.801 ; 12.735 ;
; SW[9]      ; LEDR[13]    ; 11.045 ; 10.976 ; 11.609 ; 11.540 ;
; SW[9]      ; LEDR[14]    ; 12.251 ; 12.107 ; 12.756 ; 12.676 ;
; SW[9]      ; LEDR[15]    ; 13.315 ; 13.303 ; 13.839 ; 13.819 ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.959 ; 2.821 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.099 ; 2.954 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.124 ; 2.979 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.135 ; 2.990 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.119 ; 2.974 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.135 ; 2.990 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.132 ; 2.987 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.132 ; 2.987 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.117 ; 2.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.117 ; 2.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.129 ; 2.984 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.086 ; 2.941 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.129 ; 2.984 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.111 ; 2.966 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.959 ; 2.821 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.117 ; 2.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.118 ; 2.973 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.107 ; 2.962 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.122 ; 2.977 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.114 ; 2.969 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.114 ; 2.969 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.085 ; 2.940 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.118 ; 2.973 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.111 ; 2.966 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.117 ; 2.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.151 ; 3.006 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.155 ; 3.010 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.138 ; 2.993 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.477 ; 2.339 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.617 ; 2.472 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.641 ; 2.496 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.652 ; 2.507 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.636 ; 2.491 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.652 ; 2.507 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.648 ; 2.503 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.648 ; 2.503 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.634 ; 2.489 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.634 ; 2.489 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.645 ; 2.500 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.605 ; 2.460 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.645 ; 2.500 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.629 ; 2.484 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.477 ; 2.339 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.634 ; 2.489 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.635 ; 2.490 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.624 ; 2.479 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.639 ; 2.494 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.632 ; 2.487 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.632 ; 2.487 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.603 ; 2.458 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.635 ; 2.490 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.629 ; 2.484 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.634 ; 2.489 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.670 ; 2.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.667 ; 2.522 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.671 ; 2.526 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.654 ; 2.509 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.889     ; 3.027     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.022     ; 3.167     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.047     ; 3.192     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.058     ; 3.203     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.042     ; 3.187     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.058     ; 3.203     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.055     ; 3.200     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.055     ; 3.200     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.040     ; 3.185     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.040     ; 3.185     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.052     ; 3.197     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.009     ; 3.154     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.052     ; 3.197     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.034     ; 3.179     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.889     ; 3.027     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.040     ; 3.185     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.041     ; 3.186     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.030     ; 3.175     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.045     ; 3.190     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.037     ; 3.182     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.037     ; 3.182     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.008     ; 3.153     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.041     ; 3.186     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.034     ; 3.179     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.040     ; 3.185     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.074     ; 3.219     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.078     ; 3.223     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.061     ; 3.206     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.405     ; 2.543     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.538     ; 2.683     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.562     ; 2.707     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.573     ; 2.718     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.557     ; 2.702     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.573     ; 2.718     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.569     ; 2.714     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.569     ; 2.714     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.555     ; 2.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.555     ; 2.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.566     ; 2.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.526     ; 2.671     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.566     ; 2.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.405     ; 2.543     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.555     ; 2.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.556     ; 2.701     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.545     ; 2.690     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.560     ; 2.705     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.553     ; 2.698     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.553     ; 2.698     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.524     ; 2.669     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.556     ; 2.701     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.550     ; 2.695     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.555     ; 2.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.591     ; 2.736     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.588     ; 2.733     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.592     ; 2.737     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.575     ; 2.720     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; 105.5 MHz  ; 105.5 MHz       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 174.64 MHz ; 174.64 MHz      ; altera_reserved_tck                                                        ;      ;
+------------+-----------------+----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.521 ; 0.000         ;
; CLOCK_50                                                                   ; 13.111 ; 0.000         ;
; altera_reserved_tck                                                        ; 47.137 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.353 ; 0.000         ;
; altera_reserved_tck                                                        ; 0.354 ; 0.000         ;
; CLOCK_50                                                                   ; 1.923 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 13.110 ; 0.000         ;
; altera_reserved_tck                                                        ; 48.028 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 0.906 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 5.652 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                   ; 9.689  ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.709  ; 0.000         ;
; CLOCK2_50                                                                  ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                  ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.477 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 10.521 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 9.203      ;
; 10.547 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 9.173      ;
; 10.550 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.166      ;
; 10.550 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.166      ;
; 10.550 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.166      ;
; 10.550 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 9.166      ;
; 10.749 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.973      ;
; 10.775 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.943      ;
; 10.778 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 8.948      ;
; 10.778 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.936      ;
; 10.778 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.936      ;
; 10.778 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.936      ;
; 10.778 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.936      ;
; 10.798 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.924      ;
; 10.804 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.918      ;
; 10.807 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.911      ;
; 10.807 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.911      ;
; 10.807 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.911      ;
; 10.807 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.911      ;
; 10.824 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.894      ;
; 10.827 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.887      ;
; 10.827 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.887      ;
; 10.827 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.887      ;
; 10.827 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.887      ;
; 10.862 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 8.837      ;
; 10.866 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 8.845      ;
; 10.925 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 8.774      ;
; 10.935 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 8.789      ;
; 10.961 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 8.759      ;
; 10.964 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.752      ;
; 10.964 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.752      ;
; 10.964 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.752      ;
; 10.964 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.752      ;
; 10.970 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.135     ; 8.754      ;
; 10.996 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 8.724      ;
; 10.999 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.717      ;
; 10.999 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.717      ;
; 10.999 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.717      ;
; 10.999 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 8.717      ;
; 11.014 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.172     ; 8.673      ;
; 11.021 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.701      ;
; 11.047 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.671      ;
; 11.050 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.664      ;
; 11.050 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.664      ;
; 11.050 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.664      ;
; 11.050 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.664      ;
; 11.067 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.655      ;
; 11.090 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 8.607      ;
; 11.093 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.625      ;
; 11.094 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 8.615      ;
; 11.096 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.618      ;
; 11.096 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.618      ;
; 11.096 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.618      ;
; 11.096 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.618      ;
; 11.119 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 8.582      ;
; 11.123 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.590      ;
; 11.139 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 8.558      ;
; 11.143 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 8.566      ;
; 11.153 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 8.544      ;
; 11.156 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.173     ; 8.530      ;
; 11.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.158     ; 8.519      ;
; 11.202 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 8.495      ;
; 11.215 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 8.508      ;
; 11.241 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 8.480      ;
; 11.241 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 8.478      ;
; 11.242 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.174     ; 8.443      ;
; 11.242 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 8.481      ;
; 11.244 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.471      ;
; 11.244 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.471      ;
; 11.244 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.471      ;
; 11.244 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.471      ;
; 11.251 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 8.470      ;
; 11.258 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 8.465      ;
; 11.260 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.462      ;
; 11.267 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.450      ;
; 11.268 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 8.451      ;
; 11.270 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.443      ;
; 11.270 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.443      ;
; 11.270 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.443      ;
; 11.270 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.443      ;
; 11.271 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.170     ; 8.418      ;
; 11.271 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.444      ;
; 11.271 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.444      ;
; 11.271 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.444      ;
; 11.271 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.444      ;
; 11.276 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.160     ; 8.423      ;
; 11.277 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 8.440      ;
; 11.280 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.433      ;
; 11.280 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.433      ;
; 11.280 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.433      ;
; 11.280 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.433      ;
; 11.280 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 8.431      ;
; 11.283 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 8.439      ;
; 11.284 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 8.435      ;
; 11.285 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                           ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 8.436      ;
; 11.286 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.141     ; 8.432      ;
; 11.287 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.428      ;
; 11.287 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.428      ;
; 11.287 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.428      ;
; 11.287 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.144     ; 8.428      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 13.111 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.325      ; 9.133      ;
; 13.244 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.325      ; 9.000      ;
; 13.375 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.320      ; 8.864      ;
; 13.398 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.835      ;
; 13.518 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.324      ; 8.725      ;
; 13.531 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.702      ;
; 13.548 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.315      ; 8.686      ;
; 13.551 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.320      ; 8.688      ;
; 13.636 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 8.604      ;
; 13.636 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.324      ; 8.607      ;
; 13.655 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.586      ;
; 13.662 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.320      ; 8.577      ;
; 13.662 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.309      ; 8.566      ;
; 13.671 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.315      ; 8.563      ;
; 13.732 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.313      ; 8.500      ;
; 13.768 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.473      ;
; 13.769 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 8.471      ;
; 13.787 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.460      ;
; 13.787 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.460      ;
; 13.787 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.460      ;
; 13.787 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.460      ;
; 13.788 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.453      ;
; 13.789 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.319      ; 8.449      ;
; 13.795 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 8.445      ;
; 13.809 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.432      ;
; 13.812 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.310      ; 8.417      ;
; 13.838 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.309      ; 8.390      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.407      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.407      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.405      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[57] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.405      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.407      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.407      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.407      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.405      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.405      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.407      ;
; 13.840 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.405      ;
; 13.844 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.389      ;
; 13.865 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.313      ; 8.367      ;
; 13.900 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.316      ; 8.335      ;
; 13.901 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.340      ;
; 13.905 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.342      ;
; 13.905 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.342      ;
; 13.905 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.342      ;
; 13.905 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.342      ;
; 13.919 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.317      ; 8.317      ;
; 13.921 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                  ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.318      ; 8.316      ;
; 13.925 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.308      ;
; 13.925 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[62] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.308      ;
; 13.925 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.308      ;
; 13.925 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.308      ;
; 13.925 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[59] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.308      ;
; 13.928 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 8.312      ;
; 13.942 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.299      ;
; 13.944 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.297      ;
; 13.949 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.309      ; 8.279      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.289      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.289      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.287      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[57] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.287      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.289      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.289      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.289      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.287      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.287      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 8.289      ;
; 13.958 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.326      ; 8.287      ;
; 13.963 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 8.283      ;
; 13.965 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.319      ; 8.273      ;
; 13.977 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.256      ;
; 13.988 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.310      ; 8.241      ;
; 13.996 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.308      ; 8.231      ;
; 14.024 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[41] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 8.216      ;
; 14.024 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.321      ; 8.216      ;
; 14.027 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.214      ;
; 14.027 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.214      ;
; 14.032 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.317      ; 8.204      ;
; 14.043 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.190      ;
; 14.043 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[62] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.190      ;
; 14.043 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.190      ;
; 14.043 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.190      ;
; 14.043 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[59] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.314      ; 8.190      ;
; 14.058 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.323      ; 8.184      ;
; 14.058 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.323      ; 8.184      ;
; 14.058 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.323      ; 8.184      ;
; 14.058 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.323      ; 8.184      ;
; 14.059 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.316      ; 8.176      ;
; 14.071 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.323      ; 8.171      ;
; 14.071 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.323      ; 8.171      ;
; 14.071 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.323      ; 8.171      ;
; 14.071 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.323      ; 8.171      ;
; 14.073 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.317      ; 8.163      ;
; 14.076 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.319      ; 8.162      ;
; 14.076 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.316      ; 8.159      ;
; 14.077 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.322      ; 8.164      ;
; 14.092 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 8.154      ;
; 14.095 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.317      ; 8.141      ;
; 14.096 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.327      ; 8.150      ;
; 14.099 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.310      ; 8.130      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.137 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.105      ;
; 47.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.246      ; 2.989      ;
; 47.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.780      ;
; 47.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.595      ;
; 47.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.479      ;
; 47.815 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.428      ;
; 47.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.379      ;
; 47.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.352      ;
; 47.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.334      ;
; 48.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.853      ;
; 49.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 0.993      ;
; 49.509 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0] ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 0.733      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.649      ;
; 96.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.624      ;
; 96.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.624      ;
; 96.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.624      ;
; 96.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.624      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.589      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.589      ;
; 96.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.589      ;
; 96.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.423      ;
; 96.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.423      ;
; 96.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.375      ;
; 96.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.370      ;
; 96.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.370      ;
; 96.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.370      ;
; 96.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.370      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.256      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.256      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.256      ;
; 96.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.256      ;
; 96.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.231      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.223      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.223      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.223      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.223      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.223      ;
; 96.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.208      ;
; 96.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.208      ;
; 96.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.171      ;
; 96.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.171      ;
; 96.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.171      ;
; 96.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.163      ;
; 96.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.113      ;
; 96.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.108      ;
; 96.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.108      ;
; 96.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.108      ;
; 96.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.108      ;
; 96.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.006      ;
; 96.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.006      ;
; 96.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.006      ;
; 96.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.006      ;
; 96.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.003      ;
; 96.947 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.980      ;
; 96.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.978      ;
; 96.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.978      ;
; 96.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.978      ;
; 96.949 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.978      ;
; 96.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.971      ;
; 96.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.971      ;
; 96.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.971      ;
; 96.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.971      ;
; 96.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.948      ;
; 96.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.943      ;
; 96.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.943      ;
; 96.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.943      ;
; 96.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.938      ;
; 96.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.938      ;
; 96.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.938      ;
; 96.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.938      ;
; 96.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.938      ;
; 97.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.915      ;
; 97.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.917      ;
; 97.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.917      ;
; 97.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.917      ;
; 97.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.917      ;
; 97.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.895      ;
; 97.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.895      ;
; 97.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.895      ;
; 97.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.895      ;
; 97.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.893      ;
; 97.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.893      ;
; 97.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.893      ;
; 97.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.893      ;
; 97.033 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.893      ;
; 97.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.887      ;
; 97.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.880      ;
; 97.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.880      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.876      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.876      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.876      ;
; 97.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.876      ;
; 97.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.870      ;
; 97.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.870      ;
; 97.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.870      ;
; 97.058 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.870      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.855      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.855      ;
; 97.073 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.855      ;
; 97.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.823      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.382 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.626      ;
; 0.385 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.628      ;
; 0.394 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[32]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[0]                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[1]                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[33]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[1]                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.397 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.399 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.406 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.650      ;
; 0.420 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.663      ;
; 0.422 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.666      ;
; 0.423 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.667      ;
; 0.425 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.668      ;
; 0.428 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.672      ;
; 0.430 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.674      ;
; 0.430 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.673      ;
; 0.432 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.675      ;
; 0.434 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.677      ;
; 0.436 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.679      ;
; 0.436 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.679      ;
; 0.453 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.696      ;
; 0.494 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.505 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[41]                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.749      ;
; 0.506 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[47]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[34]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[2]                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.608      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.628      ;
; 0.388 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.629      ;
; 0.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.630      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.643      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.645      ;
; 0.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.649      ;
; 0.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.650      ;
; 0.408 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.650      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.662      ;
; 0.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.664      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.690      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.695      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.712      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.750      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.757      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.759      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.768      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.770      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.798      ;
; 0.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.800      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.808      ;
; 0.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.813      ;
; 0.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.813      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.814      ;
; 0.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.815      ;
; 0.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.827      ;
; 0.583 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.825      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.831      ;
; 0.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.830      ;
; 0.592 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.836      ;
; 0.600 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.843      ;
; 0.602 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.845      ;
; 0.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.848      ;
; 0.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.850      ;
; 0.609 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.851      ;
; 0.610 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.852      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.854      ;
; 0.611 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.853      ;
; 0.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.856      ;
; 0.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.862      ;
; 0.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.870      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 1.923 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.019      ;
; 1.934 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.030      ;
; 1.975 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]                                                              ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.992      ; 5.208      ;
; 1.986 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.011      ; 5.238      ;
; 2.016 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.112      ;
; 2.022 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.041      ; 5.304      ;
; 2.023 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                      ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.859      ; 5.123      ;
; 2.030 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]                                                             ; VarRegister:dataLatch|b[56] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.022      ; 5.293      ;
; 2.050 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]                                                              ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.047      ; 5.338      ;
; 2.057 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.853      ; 5.151      ;
; 2.068 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.854      ; 5.163      ;
; 2.068 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.853      ; 5.162      ;
; 2.102 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]                                                             ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.057      ; 5.400      ;
; 2.113 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                      ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.215      ;
; 2.114 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.210      ;
; 2.117 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                      ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.849      ; 5.207      ;
; 2.122 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                      ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.224      ;
; 2.130 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]                                                              ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.009      ; 5.380      ;
; 2.136 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]                                                              ; VarRegister:dataLatch|b[33] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.007      ; 5.384      ;
; 2.136 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]                                                             ; VarRegister:dataLatch|b[49] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.023      ; 5.400      ;
; 2.138 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                      ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.240      ;
; 2.144 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]                                                              ; VarRegister:dataLatch|b[34] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.997      ; 5.382      ;
; 2.148 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                       ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.851      ; 5.240      ;
; 2.149 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.848      ; 5.238      ;
; 2.150 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.853      ; 5.244      ;
; 2.161 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                      ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.851      ; 5.253      ;
; 2.161 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]                                                             ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.978      ; 5.380      ;
; 2.168 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                             ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.016      ; 5.425      ;
; 2.172 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.252      ;
; 2.176 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                      ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.859      ; 5.276      ;
; 2.190 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                       ; VarRegister:dataLatch|b[2]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.292      ;
; 2.193 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.850      ; 5.284      ;
; 2.197 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                      ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.862      ; 5.300      ;
; 2.202 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.295      ;
; 2.206 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.302      ;
; 2.213 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                      ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.854      ; 5.308      ;
; 2.213 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                              ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.022      ; 5.476      ;
; 2.220 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                              ; VarRegister:dataLatch|b[41] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.023      ; 5.484      ;
; 2.221 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]                                                             ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.029      ; 5.491      ;
; 2.222 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]                                                             ; VarRegister:dataLatch|b[58] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.979      ; 5.442      ;
; 2.223 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.854      ; 5.318      ;
; 2.224 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]                                                             ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.981      ; 5.446      ;
; 2.227 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                              ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.025      ; 5.493      ;
; 2.232 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                      ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.862      ; 5.335      ;
; 2.235 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                       ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.862      ; 5.338      ;
; 2.238 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.848      ; 5.327      ;
; 2.238 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.331      ;
; 2.242 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.338      ;
; 2.248 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.853      ; 5.342      ;
; 2.253 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.029      ; 5.523      ;
; 2.254 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.334      ;
; 2.255 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]                                                             ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.053      ; 5.549      ;
; 2.256 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                      ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.853      ; 5.350      ;
; 2.256 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[56] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.846      ; 5.343      ;
; 2.257 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                       ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.851      ; 5.349      ;
; 2.261 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[33] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.341      ;
; 2.263 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.854      ; 5.358      ;
; 2.265 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]                                                             ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.030      ; 5.536      ;
; 2.272 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]                                                             ; VarRegister:dataLatch|b[50] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.008      ; 5.521      ;
; 2.278 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                      ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.371      ;
; 2.281 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                       ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.862      ; 5.384      ;
; 2.282 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                      ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.851      ; 5.374      ;
; 2.291 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[62] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.371      ;
; 2.297 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.850      ; 5.388      ;
; 2.301 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                             ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.029      ; 5.571      ;
; 2.302 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.856      ; 5.399      ;
; 2.312 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.408      ;
; 2.314 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[44] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.846      ; 5.401      ;
; 2.320 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                      ; VarRegister:dataLatch|b[18] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.422      ;
; 2.320 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.841      ; 5.402      ;
; 2.321 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.417      ;
; 2.321 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.417      ;
; 2.324 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.841      ; 5.406      ;
; 2.327 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.848      ; 5.416      ;
; 2.335 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                      ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.851      ; 5.427      ;
; 2.350 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                       ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.862      ; 5.453      ;
; 2.354 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.853      ; 5.448      ;
; 2.356 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.841      ; 5.438      ;
; 2.357 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                      ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.459      ;
; 2.357 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.453      ;
; 2.357 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.450      ;
; 2.362 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                       ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.868      ; 5.471      ;
; 2.364 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]                                                             ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.012      ; 5.617      ;
; 2.365 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[37] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.841      ; 5.447      ;
; 2.368 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[59] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.448      ;
; 2.368 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.850      ; 5.459      ;
; 2.372 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.850      ; 5.463      ;
; 2.374 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]                                                              ; VarRegister:dataLatch|b[37] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.002      ; 5.617      ;
; 2.378 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.854      ; 5.473      ;
; 2.386 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.850      ; 5.477      ;
; 2.390 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.854      ; 5.485      ;
; 2.391 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                      ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.493      ;
; 2.391 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[49] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.839      ; 5.471      ;
; 2.392 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[50] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.840      ; 5.473      ;
; 2.401 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.840      ; 5.482      ;
; 2.402 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.841      ; 5.484      ;
; 2.404 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[56] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.848      ; 5.493      ;
; 2.406 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.855      ; 5.502      ;
; 2.408 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.850      ; 5.499      ;
; 2.409 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[33] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.841      ; 5.491      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 13.110 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.254     ; 6.516      ;
; 13.113 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.266     ; 6.501      ;
; 13.126 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.260     ; 6.494      ;
; 13.126 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.260     ; 6.494      ;
; 13.127 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 6.490      ;
; 13.127 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 6.490      ;
; 13.129 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.270     ; 6.481      ;
; 13.134 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.291     ; 6.455      ;
; 13.143 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 6.599      ;
; 13.146 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.584      ;
; 13.149 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.207     ; 6.524      ;
; 13.150 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.237     ; 6.493      ;
; 13.150 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.226     ; 6.504      ;
; 13.150 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.226     ; 6.504      ;
; 13.151 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.233     ; 6.496      ;
; 13.152 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.246     ; 6.482      ;
; 13.152 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 6.487      ;
; 13.152 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 6.487      ;
; 13.152 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 6.487      ;
; 13.152 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.241     ; 6.487      ;
; 13.155 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.258     ; 6.467      ;
; 13.157 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.587      ;
; 13.157 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.587      ;
; 13.159 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[16]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 6.577      ;
; 13.159 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 6.577      ;
; 13.160 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.573      ;
; 13.160 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 6.573      ;
; 13.162 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[17]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 6.564      ;
; 13.162 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 6.564      ;
; 13.165 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.221     ; 6.494      ;
; 13.166 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 6.491      ;
; 13.166 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 6.485      ;
; 13.166 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.229     ; 6.485      ;
; 13.166 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.223     ; 6.491      ;
; 13.167 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.184     ; 6.538      ;
; 13.167 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.258     ; 6.455      ;
; 13.169 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.271     ; 6.440      ;
; 13.176 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 6.500      ;
; 13.176 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 6.500      ;
; 13.176 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[27]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 6.500      ;
; 13.177 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 6.499      ;
; 13.177 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 6.499      ;
; 13.177 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.204     ; 6.499      ;
; 13.182 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 6.607      ;
; 13.182 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 6.607      ;
; 13.183 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 6.576      ;
; 13.183 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 6.587      ;
; 13.183 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 6.587      ;
; 13.184 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 6.579      ;
; 13.185 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.570      ;
; 13.185 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.570      ;
; 13.185 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 6.565      ;
; 13.185 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.570      ;
; 13.185 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[24]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.570      ;
; 13.187 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 6.538      ;
; 13.187 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 6.538      ;
; 13.188 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.550      ;
; 13.188 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.550      ;
; 13.188 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 6.544      ;
; 13.189 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.555      ;
; 13.189 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 6.555      ;
; 13.190 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.139     ; 6.560      ;
; 13.191 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 6.568      ;
; 13.191 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 6.564      ;
; 13.198 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.577      ;
; 13.198 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.114     ; 6.577      ;
; 13.199 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.574      ;
; 13.199 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 6.574      ;
; 13.199 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.568      ;
; 13.199 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 6.568      ;
; 13.200 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.538      ;
; 13.201 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 6.517      ;
; 13.201 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_bank[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 6.517      ;
; 13.202 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.164     ; 6.523      ;
; 13.209 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[25]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.583      ;
; 13.209 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[26]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.583      ;
; 13.209 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.583      ;
; 13.210 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.582      ;
; 13.210 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.582      ;
; 13.210 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.582      ;
; 13.210 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 6.582      ;
; 13.308 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_18 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.392      ;
; 13.311 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_23 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 6.377      ;
; 13.324 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_16 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 6.370      ;
; 13.324 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_22 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.165     ; 6.370      ;
; 13.325 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_19 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.366      ;
; 13.325 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_20 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.168     ; 6.366      ;
; 13.327 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 6.357      ;
; 13.332 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_21 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.196     ; 6.331      ;
; 13.347 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_29 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 6.400      ;
; 13.348 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.142     ; 6.369      ;
; 13.348 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.380      ;
; 13.348 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 6.380      ;
; 13.349 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.138     ; 6.372      ;
; 13.350 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.363      ;
; 13.350 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.363      ;
; 13.350 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.151     ; 6.358      ;
; 13.350 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.363      ;
; 13.350 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 6.363      ;
; 13.353 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.163     ; 6.343      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.215      ;
; 48.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.735      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.973      ;
; 98.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.883      ;
; 98.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.883      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.878      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.878      ;
; 98.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.878      ;
; 98.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.798      ;
; 98.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.798      ;
; 98.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.798      ;
; 98.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.798      ;
; 98.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.798      ;
; 98.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.798      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.735      ;
; 98.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.725      ;
; 98.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.725      ;
; 98.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.725      ;
; 98.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.725      ;
; 98.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.725      ;
; 98.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.725      ;
; 98.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.721      ;
; 98.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.720      ;
; 98.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.720      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
; 98.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.271      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 0.906  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.148      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.569      ;
; 1.325  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.569      ;
; 1.350  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.594      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.595      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.595      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.595      ;
; 1.353  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.595      ;
; 1.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.617      ;
; 1.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.617      ;
; 1.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.617      ;
; 1.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.617      ;
; 1.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.617      ;
; 1.375  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.617      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.399  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.642      ;
; 1.440  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.668      ;
; 1.440  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.668      ;
; 1.440  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.668      ;
; 1.440  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.668      ;
; 1.440  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.668      ;
; 1.440  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.668      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.796      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.796      ;
; 1.555  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.796      ;
; 1.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.801      ;
; 1.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.801      ;
; 1.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.801      ;
; 1.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.801      ;
; 1.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.801      ;
; 1.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.801      ;
; 1.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.801      ;
; 1.559  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.801      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 1.650  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.891      ;
; 51.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.394      ; 1.642      ;
; 51.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.393      ; 2.098      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 5.907      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 5.907      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[16]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[14]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[15]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.905      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[0]~_Duplicate_1                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.897      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[1]~_Duplicate_1                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.897      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.899      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.899      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.899      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.899      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[27]                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 5.899      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.897      ;
; 5.652 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.897      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.906      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 5.906      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.907      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.907      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 5.907      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.905      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000100                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 5.893      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 5.904      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.905      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.905      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.905      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.905      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]~_Duplicate_1                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.895      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]~_Duplicate_1                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.895      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.895      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]~_Duplicate_1                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 5.895      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.898      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.898      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.898      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.898      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[26]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.897      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.897      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.897      ;
; 5.653 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.897      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|f_pop                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.905      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000010                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.905      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000010000                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.899      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[0]                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.899      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.899      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.899      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000001000                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.899      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.905      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.000000001                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.899      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.905      ;
; 5.661 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 5.905      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[0]                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 5.898      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[1]                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 5.898      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[2]                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 5.898      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_counter[4]                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 5.898      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 5.900      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 5.903      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 5.911      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 5.911      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 5.911      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 5.911      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 5.911      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 5.911      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 5.911      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 5.913      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 5.913      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.914      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.914      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 5.913      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 5.913      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.914      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.914      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 5.913      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 5.913      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.914      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.907      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.907      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.907      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 5.907      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.914      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 5.914      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 5.913      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 5.913      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
; 5.662 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 5.912      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[11]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[12]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[14]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[16]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[17]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[1]                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[24]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[28]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[29]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[2]                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[30]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[33]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[34]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[38]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[3]                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[41]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[43]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[44]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[46]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[48]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[49]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[4]                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[55]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[56]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[59]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[5]                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[60]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[61]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[62]                                                          ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[6]                                                           ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[9]                                                           ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[0]                                                           ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[10]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[13]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[15]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[18]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[22]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[26]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[27]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[31]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[32]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[37]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[42]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[45]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[47]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[50]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[54]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[58]                                                          ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[63]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[19]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[20]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[21]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[23]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[25]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[35]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[36]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[39]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[40]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[51]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[52]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[53]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[57]                                                          ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[7]                                                           ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[8]                                                           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                     ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                       ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                         ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[10]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[11]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[12]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[13]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[14]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[15]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[16]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[17]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[18]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[1]|clk                                                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[24]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[26]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[28]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[29]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[2]|clk                                                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[30]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[33]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[34]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[38]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[3]|clk                                                                   ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[41]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[42]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[43]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[44]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[45]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[46]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[47]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[48]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[49]|clk                                                                  ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[4]|clk                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                               ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                               ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                         ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[18]                                                                                                                                                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[19]                                                                                                                                                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[20]                                                                                                                                                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[21]                                                                                                                                                                                    ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[6]                                                                                                                                                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[7]                                                                                                                                                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[8]                                                                                                                                                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[9]                                                                                                                                                                                     ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                                                            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                                                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]~_Duplicate_1                                                                                                                                                                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                                             ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                                             ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[24]                                                                                                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[25]                                                                                                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[26]                                                                                                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[22]                                                                                                                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[23]                                                                                                                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[24]                                                                                                                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[25]                                                                                                                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]~_Duplicate_1                                                                                                                                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]~_Duplicate_1                                                                                                                                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[24]~_Duplicate_1                                                                                                                                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[25]~_Duplicate_1                                                                                                                                                                            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[10]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[18]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[20]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[21]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[23]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[24]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[25]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[26]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[8]                                                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[9]                                                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[10]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[18]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[21]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[23]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[24]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[25]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[26]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[33]                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[8]                                                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[9]                                                                                                               ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][71]                                                                                                                             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][98]                                                                                                                             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                                             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][71]                                                                                                                             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][98]                                                                                                                             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                                             ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                                                 ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[12]                                                                                                                                                                     ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                                                     ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[28]                                                                                                                                                                     ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[29]                                                                                                                                                                     ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[30]                                                                                                                                                                     ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                                                ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[0]~_Duplicate_1                                                                                                                                                                              ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[1]~_Duplicate_1                                                                                                                                                                              ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.477 ; 49.695       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ;
; 49.477 ; 49.695       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ;
; 49.520 ; 49.706       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ;
; 49.521 ; 49.707       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ;
; 49.522 ; 49.708       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.643 ; 2.929 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 7.135 ; 7.331 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.246 ; 1.417 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.198 ; 1.369 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.193 ; 1.364 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.183 ; 1.354 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.207 ; 1.378 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.173 ; 1.344 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.196 ; 1.367 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.206 ; 1.377 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.164 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.191 ; 1.362 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.201 ; 1.372 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.219 ; 1.390 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.221 ; 1.392 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.199 ; 1.370 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.246 ; 1.417 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.228 ; 1.399 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.221 ; 1.392 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.169 ; 1.340 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.179 ; 1.350 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.183 ; 1.354 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.192 ; 1.363 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.182 ; 1.353 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.210 ; 1.381 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.179 ; 1.350 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.165 ; 1.336 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.161 ; 1.332 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.124 ; 1.295 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.154 ; 1.325 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.154 ; 1.325 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.134 ; 1.305 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.137 ; 1.308 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.164 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.191 ; 1.362 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.272  ; -0.003 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; -1.696 ; -1.958 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.554 ; -0.725 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.631 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.624 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.615 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.638 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.605 ; -0.776 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.628 ; -0.799 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.638 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.623 ; -0.794 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.633 ; -0.804 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.651 ; -0.822 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.654 ; -0.825 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.631 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.678 ; -0.849 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.661 ; -0.832 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.653 ; -0.824 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.601 ; -0.772 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.611 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.615 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.624 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.614 ; -0.785 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.644 ; -0.815 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.611 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.598 ; -0.769 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.593 ; -0.764 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.554 ; -0.725 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.584 ; -0.755 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.584 ; -0.755 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.565 ; -0.736 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.567 ; -0.738 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.595 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.622 ; -0.793 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 10.687 ; 10.351 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 8.955  ; 8.832  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 9.750  ; 9.672  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 8.872  ; 8.839  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 10.687 ; 10.351 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 8.973  ; 8.931  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 10.411 ; 10.094 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 9.253  ; 9.065  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 8.191  ; 8.136  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 10.008 ; 9.656  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 9.987  ; 9.968  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 8.809  ; 8.601  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 8.477  ; 8.381  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 9.176  ; 8.961  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 7.984  ; 7.853  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 9.464  ; 9.221  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 10.089 ; 9.952  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.839 ; 13.155 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.973  ; 2.864  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.961  ; 2.852  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.892  ; 2.783  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.792  ; 2.714  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.973  ; 2.864  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.902  ; 2.793  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.829  ; 2.751  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.855  ; 2.777  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.915  ; 2.806  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.876  ; 2.798  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.943  ; 2.834  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.802  ; 2.724  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.802  ; 2.724  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.909  ; 2.800  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.980  ; 2.871  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.005  ; 2.896  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.925  ; 2.816  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.972  ; 2.863  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.981  ; 2.872  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.978  ; 2.869  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.971  ; 2.862  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.988  ; 2.879  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.998  ; 2.889  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.953  ; 2.844  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.963  ; 2.854  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.005  ; 2.896  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.922  ; 2.813  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.985  ; 2.876  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.998  ; 2.889  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.862  ; 2.784  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.983  ; 2.874  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.935  ; 2.826  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.925  ; 2.816  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.961  ; 2.852  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.952  ; 2.843  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.942  ; 2.833  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.912  ; 2.803  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.945  ; 2.836  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.918  ; 2.809  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.923  ; 2.814  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.962  ; 2.853  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.992  ; 2.883  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.992  ; 2.883  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.971  ; 2.862  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.969  ; 2.860  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.001  ; 2.892  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.994  ; 2.885  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.984  ; 2.875  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.919  ; 2.810  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.945  ; 2.836  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.840  ; 2.762  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.928  ; 2.819  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.905  ; 2.796  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.277 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.352 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 7.674  ; 7.545  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 8.608  ; 8.487  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 9.369  ; 9.291  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 8.527  ; 8.491  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 10.268 ; 9.942  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 8.622  ; 8.579  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 10.003 ; 9.696  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 8.893  ; 8.709  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 7.873  ; 7.817  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 9.617  ; 9.275  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 9.644  ; 9.625  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 8.466  ; 8.263  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 8.147  ; 8.051  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 8.820  ; 8.610  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 7.674  ; 7.545  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 9.094  ; 8.858  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 9.742  ; 9.610  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 10.490 ; 10.811 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.531  ; 2.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.464  ; 2.354  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.364  ; 2.285  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.544  ; 2.434  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.474  ; 2.364  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.489  ; 2.379  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.400  ; 2.321  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.425  ; 2.346  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.493  ; 2.383  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.487  ; 2.377  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.445  ; 2.366  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.514  ; 2.404  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.374  ; 2.295  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.481  ; 2.371  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.550  ; 2.440  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.434  ; 2.355  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.497  ; 2.387  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.542  ; 2.432  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.552  ; 2.442  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.548  ; 2.438  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.542  ; 2.432  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.559  ; 2.449  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.524  ; 2.414  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.534  ; 2.424  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.576  ; 2.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.494  ; 2.384  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.556  ; 2.446  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.569  ; 2.459  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.434  ; 2.355  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.554  ; 2.444  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.506  ; 2.396  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.496  ; 2.386  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.532  ; 2.422  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.523  ; 2.413  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.513  ; 2.403  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.485  ; 2.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.516  ; 2.406  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.490  ; 2.380  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.494  ; 2.384  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.531  ; 2.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.561  ; 2.451  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.561  ; 2.451  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.541  ; 2.431  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.538  ; 2.428  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.571  ; 2.461  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.564  ; 2.454  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.411  ; 2.332  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.554  ; 2.444  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.491  ; 2.381  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.516  ; 2.406  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.411  ; 2.332  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.498  ; 2.388  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.477  ; 2.367  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.702 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.778 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; LEDR[0]     ; 12.240 ; 12.109 ; 12.559 ; 12.433 ;
; SW[8]      ; LEDR[1]     ; 12.375 ; 12.288 ; 12.707 ; 12.688 ;
; SW[8]      ; LEDR[2]     ; 12.594 ; 12.530 ; 12.951 ; 12.906 ;
; SW[8]      ; LEDR[3]     ; 13.273 ; 12.944 ; 13.648 ; 13.354 ;
; SW[8]      ; LEDR[4]     ; 12.520 ; 12.470 ; 12.842 ; 12.792 ;
; SW[8]      ; LEDR[5]     ; 13.142 ; 12.817 ; 13.493 ; 13.173 ;
; SW[8]      ; LEDR[6]     ; 12.839 ; 12.643 ; 13.128 ; 12.937 ;
; SW[8]      ; LEDR[7]     ; 11.661 ; 11.575 ; 12.007 ; 11.927 ;
; SW[8]      ; LEDR[8]     ; 12.806 ; 12.446 ; 13.166 ; 12.811 ;
; SW[8]      ; LEDR[9]     ; 13.566 ; 13.581 ; 13.928 ; 13.906 ;
; SW[8]      ; LEDR[10]    ; 11.549 ; 11.333 ; 11.926 ; 11.710 ;
; SW[8]      ; LEDR[11]    ; 11.517 ; 11.418 ; 11.860 ; 11.761 ;
; SW[8]      ; LEDR[12]    ; 12.455 ; 12.237 ; 12.825 ; 12.602 ;
; SW[8]      ; LEDR[13]    ; 10.708 ; 10.574 ; 11.106 ; 10.967 ;
; SW[8]      ; LEDR[14]    ; 13.048 ; 12.797 ; 13.338 ; 13.092 ;
; SW[8]      ; LEDR[15]    ; 13.157 ; 13.017 ; 13.467 ; 13.322 ;
; SW[9]      ; LEDR[0]     ; 10.984 ; 10.858 ; 11.376 ; 11.245 ;
; SW[9]      ; LEDR[1]     ; 12.441 ; 12.355 ; 12.797 ; 12.711 ;
; SW[9]      ; LEDR[2]     ; 12.865 ; 12.801 ; 13.147 ; 13.101 ;
; SW[9]      ; LEDR[3]     ; 13.626 ; 13.279 ; 13.969 ; 13.675 ;
; SW[9]      ; LEDR[4]     ; 11.415 ; 11.365 ; 11.807 ; 11.757 ;
; SW[9]      ; LEDR[5]     ; 12.692 ; 12.372 ; 13.080 ; 12.755 ;
; SW[9]      ; LEDR[6]     ; 11.550 ; 11.359 ; 11.940 ; 11.744 ;
; SW[9]      ; LEDR[7]     ; 11.718 ; 11.632 ; 11.984 ; 11.933 ;
; SW[9]      ; LEDR[8]     ; 12.241 ; 11.886 ; 12.594 ; 12.234 ;
; SW[9]      ; LEDR[9]     ; 12.800 ; 12.781 ; 13.142 ; 13.157 ;
; SW[9]      ; LEDR[10]    ; 11.250 ; 11.034 ; 11.661 ; 11.445 ;
; SW[9]      ; LEDR[11]    ; 11.023 ; 10.924 ; 11.385 ; 11.281 ;
; SW[9]      ; LEDR[12]    ; 11.730 ; 11.512 ; 12.088 ; 11.865 ;
; SW[9]      ; LEDR[13]    ; 10.421 ; 10.287 ; 10.840 ; 10.701 ;
; SW[9]      ; LEDR[14]    ; 11.760 ; 11.514 ; 12.149 ; 11.898 ;
; SW[9]      ; LEDR[15]    ; 12.510 ; 12.370 ; 12.893 ; 12.748 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; LEDR[0]     ; 11.688 ; 11.566 ; 11.996 ; 11.869 ;
; SW[8]      ; LEDR[1]     ; 11.745 ; 11.661 ; 12.096 ; 12.017 ;
; SW[8]      ; LEDR[2]     ; 11.949 ; 11.885 ; 12.332 ; 12.268 ;
; SW[8]      ; LEDR[3]     ; 12.287 ; 11.990 ; 12.688 ; 12.326 ;
; SW[8]      ; LEDR[4]     ; 11.980 ; 11.936 ; 12.275 ; 12.226 ;
; SW[8]      ; LEDR[5]     ; 12.270 ; 11.962 ; 12.586 ; 12.335 ;
; SW[8]      ; LEDR[6]     ; 12.261 ; 12.076 ; 12.550 ; 12.360 ;
; SW[8]      ; LEDR[7]     ; 10.199 ; 10.142 ; 10.542 ; 10.480 ;
; SW[8]      ; LEDR[8]     ; 12.228 ; 11.885 ; 12.576 ; 12.228 ;
; SW[8]      ; LEDR[9]     ; 12.470 ; 12.475 ; 12.828 ; 12.781 ;
; SW[8]      ; LEDR[10]    ; 11.044 ; 10.840 ; 11.395 ; 11.186 ;
; SW[8]      ; LEDR[11]    ; 10.991 ; 10.896 ; 11.305 ; 11.272 ;
; SW[8]      ; LEDR[12]    ; 11.932 ; 11.721 ; 12.256 ; 12.040 ;
; SW[8]      ; LEDR[13]    ; 9.975  ; 9.845  ; 10.298 ; 10.225 ;
; SW[8]      ; LEDR[14]    ; 12.460 ; 12.223 ; 12.750 ; 12.508 ;
; SW[8]      ; LEDR[15]    ; 12.511 ; 12.380 ; 12.773 ; 12.704 ;
; SW[9]      ; LEDR[0]     ; 10.372 ; 10.250 ; 10.708 ; 10.643 ;
; SW[9]      ; LEDR[1]     ; 11.905 ; 11.826 ; 12.234 ; 12.150 ;
; SW[9]      ; LEDR[2]     ; 10.625 ; 10.588 ; 10.965 ; 10.923 ;
; SW[9]      ; LEDR[3]     ; 12.999 ; 12.697 ; 13.338 ; 12.999 ;
; SW[9]      ; LEDR[4]     ; 10.637 ; 10.593 ; 10.973 ; 10.986 ;
; SW[9]      ; LEDR[5]     ; 12.200 ; 11.887 ; 12.565 ; 12.257 ;
; SW[9]      ; LEDR[6]     ; 10.909 ; 10.724 ; 11.245 ; 11.117 ;
; SW[9]      ; LEDR[7]     ; 11.191 ; 11.107 ; 11.480 ; 11.396 ;
; SW[9]      ; LEDR[8]     ; 11.576 ; 11.233 ; 11.880 ; 11.594 ;
; SW[9]      ; LEDR[9]     ; 12.310 ; 12.277 ; 12.640 ; 12.637 ;
; SW[9]      ; LEDR[10]    ; 10.484 ; 10.282 ; 10.833 ; 10.693 ;
; SW[9]      ; LEDR[11]    ; 10.598 ; 10.496 ; 10.939 ; 10.842 ;
; SW[9]      ; LEDR[12]    ; 11.164 ; 10.955 ; 11.471 ; 11.324 ;
; SW[9]      ; LEDR[13]    ; 9.973  ; 9.843  ; 10.362 ; 10.232 ;
; SW[9]      ; LEDR[14]    ; 11.111 ; 10.874 ; 11.447 ; 11.267 ;
; SW[9]      ; LEDR[15]    ; 12.026 ; 11.893 ; 12.367 ; 12.229 ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.726 ; 2.596 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.818 ; 2.653 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.845 ; 2.680 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.854 ; 2.689 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.841 ; 2.676 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.854 ; 2.689 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.851 ; 2.686 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.851 ; 2.686 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.836 ; 2.671 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.836 ; 2.671 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.848 ; 2.683 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.805 ; 2.640 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.848 ; 2.683 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.831 ; 2.666 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.726 ; 2.596 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.836 ; 2.671 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.838 ; 2.673 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.828 ; 2.663 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.844 ; 2.679 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.835 ; 2.670 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.835 ; 2.670 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.805 ; 2.640 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.838 ; 2.673 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.831 ; 2.666 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.836 ; 2.671 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.875 ; 2.710 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.875 ; 2.710 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.875 ; 2.710 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.872 ; 2.707 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.874 ; 2.709 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.857 ; 2.692 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.301 ; 2.171 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.393 ; 2.228 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.418 ; 2.253 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.428 ; 2.263 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.414 ; 2.249 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.428 ; 2.263 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.425 ; 2.260 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.425 ; 2.260 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.410 ; 2.245 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.410 ; 2.245 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.422 ; 2.257 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.380 ; 2.215 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.422 ; 2.257 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.405 ; 2.240 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.301 ; 2.171 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.410 ; 2.245 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.412 ; 2.247 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.402 ; 2.237 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.418 ; 2.253 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.409 ; 2.244 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.409 ; 2.244 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.381 ; 2.216 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.412 ; 2.247 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.406 ; 2.241 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.410 ; 2.245 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.444 ; 2.279 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.447 ; 2.282 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.430 ; 2.265 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.663     ; 2.793     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.720     ; 2.885     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.747     ; 2.912     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.756     ; 2.921     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.743     ; 2.908     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.756     ; 2.921     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.753     ; 2.918     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.753     ; 2.918     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.738     ; 2.903     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.738     ; 2.903     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.750     ; 2.915     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.750     ; 2.915     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.733     ; 2.898     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.663     ; 2.793     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.738     ; 2.903     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.740     ; 2.905     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.730     ; 2.895     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.746     ; 2.911     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.737     ; 2.902     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.737     ; 2.902     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.707     ; 2.872     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.740     ; 2.905     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.733     ; 2.898     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.738     ; 2.903     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.777     ; 2.942     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.774     ; 2.939     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.776     ; 2.941     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.759     ; 2.924     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.235     ; 2.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.292     ; 2.457     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.317     ; 2.482     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.327     ; 2.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.313     ; 2.478     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.327     ; 2.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.324     ; 2.489     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.324     ; 2.489     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.309     ; 2.474     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.309     ; 2.474     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.321     ; 2.486     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.279     ; 2.444     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.321     ; 2.486     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.304     ; 2.469     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.235     ; 2.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.309     ; 2.474     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.311     ; 2.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.301     ; 2.466     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.317     ; 2.482     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.308     ; 2.473     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.308     ; 2.473     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.280     ; 2.445     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.311     ; 2.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.305     ; 2.470     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.309     ; 2.474     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.343     ; 2.508     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.346     ; 2.511     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.329     ; 2.494     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 14.681 ; 0.000         ;
; CLOCK_50                                                                   ; 16.253 ; 0.000         ;
; altera_reserved_tck                                                        ; 48.715 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
; altera_reserved_tck                                                        ; 0.182 ; 0.000         ;
; CLOCK_50                                                                   ; 0.738 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 15.874 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.185 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                        ; 0.488 ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 3.220 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                   ; 9.266  ; 0.000         ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.753  ; 0.000         ;
; CLOCK2_50                                                                  ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                  ; 16.000 ; 0.000         ;
; altera_reserved_tck                                                        ; 49.301 ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 14.681 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 5.163      ;
; 14.696 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 5.144      ;
; 14.698 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 5.136      ;
; 14.698 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 5.136      ;
; 14.698 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 5.136      ;
; 14.698 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 5.136      ;
; 14.755 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.081     ; 5.092      ;
; 14.770 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 5.073      ;
; 14.772 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.065      ;
; 14.772 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.065      ;
; 14.772 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.065      ;
; 14.772 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 5.065      ;
; 14.802 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 5.040      ;
; 14.817 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 5.021      ;
; 14.819 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.013      ;
; 14.819 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.013      ;
; 14.819 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.013      ;
; 14.819 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 5.013      ;
; 14.854 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.988      ;
; 14.869 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.969      ;
; 14.871 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.961      ;
; 14.871 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.961      ;
; 14.871 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.961      ;
; 14.871 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.961      ;
; 14.891 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.929      ;
; 14.892 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 4.938      ;
; 14.912 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 4.932      ;
; 14.916 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 4.928      ;
; 14.927 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.913      ;
; 14.929 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.905      ;
; 14.929 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.905      ;
; 14.929 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.905      ;
; 14.929 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[12]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.905      ;
; 14.931 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 4.909      ;
; 14.933 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.901      ;
; 14.933 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.901      ;
; 14.933 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.901      ;
; 14.933 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[13]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.094     ; 4.901      ;
; 14.934 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 4.886      ;
; 14.953 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.889      ;
; 14.965 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 4.858      ;
; 14.966 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.867      ;
; 14.968 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.874      ;
; 14.968 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.870      ;
; 14.970 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.862      ;
; 14.970 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.862      ;
; 14.970 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.862      ;
; 14.970 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[48] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.862      ;
; 14.974 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.113     ; 4.841      ;
; 14.983 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.855      ;
; 14.985 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.847      ;
; 14.985 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.847      ;
; 14.985 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.847      ;
; 14.985 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[47] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.847      ;
; 15.008 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.105     ; 4.815      ;
; 15.012 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.806      ;
; 15.013 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.815      ;
; 15.048 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[10]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.770      ;
; 15.055 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.763      ;
; 15.061 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.782      ;
; 15.064 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_14 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.754      ;
; 15.064 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.779      ;
; 15.065 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.100     ; 4.763      ;
; 15.076 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.763      ;
; 15.078 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.764      ;
; 15.078 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.755      ;
; 15.078 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.755      ;
; 15.078 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.755      ;
; 15.078 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[14]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.755      ;
; 15.079 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.760      ;
; 15.081 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_11 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 4.725      ;
; 15.081 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.752      ;
; 15.081 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.752      ;
; 15.081 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.752      ;
; 15.081 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.752      ;
; 15.091 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.748      ;
; 15.093 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.745      ;
; 15.095 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[49] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.115     ; 4.718      ;
; 15.095 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.737      ;
; 15.095 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.737      ;
; 15.095 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.737      ;
; 15.095 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.737      ;
; 15.100 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 4.742      ;
; 15.102 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 4.741      ;
; 15.106 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 4.729      ;
; 15.107 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 4.711      ;
; 15.108 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.721      ;
; 15.108 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.721      ;
; 15.108 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.721      ;
; 15.108 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 4.721      ;
; 15.112 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[58] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.727      ;
; 15.115 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 4.723      ;
; 15.117 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.715      ;
; 15.117 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.715      ;
; 15.117 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.715      ;
; 15.117 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[45] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 4.715      ;
; 15.117 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 4.722      ;
; 15.119 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.714      ;
; 15.119 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.714      ;
; 15.119 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[50] ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.095     ; 4.714      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 16.253 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.479      ; 5.133      ;
; 16.311 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.479      ; 5.075      ;
; 16.360 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 5.023      ;
; 16.477 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 4.906      ;
; 16.527 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.854      ;
; 16.528 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 4.855      ;
; 16.583 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.802      ;
; 16.595 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.786      ;
; 16.601 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.780      ;
; 16.631 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]                                                                                                                              ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.578      ; 4.854      ;
; 16.633 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.752      ;
; 16.646 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.739      ;
; 16.651 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.734      ;
; 16.653 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.732      ;
; 16.661 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.471      ; 4.717      ;
; 16.669 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.712      ;
; 16.670 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.714      ;
; 16.674 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                  ; VarRegister:dataLatch|b[1]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.476      ; 4.709      ;
; 16.682 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.706      ;
; 16.682 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.706      ;
; 16.682 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.706      ;
; 16.682 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.706      ;
; 16.682 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.706      ;
; 16.682 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.706      ;
; 16.691 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.694      ;
; 16.701 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.687      ;
; 16.701 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[57] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.687      ;
; 16.701 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.687      ;
; 16.701 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.687      ;
; 16.701 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.687      ;
; 16.703 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.686      ;
; 16.703 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.686      ;
; 16.703 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.686      ;
; 16.703 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.686      ;
; 16.711 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.674      ;
; 16.714 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.671      ;
; 16.727 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.658      ;
; 16.729 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.471      ; 4.649      ;
; 16.733 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.655      ;
; 16.734 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.647      ;
; 16.734 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[62] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.647      ;
; 16.734 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.647      ;
; 16.734 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.647      ;
; 16.734 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.647      ;
; 16.734 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[59] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.647      ;
; 16.738 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.646      ;
; 16.740 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.475      ; 4.642      ;
; 16.741 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.471      ; 4.637      ;
; 16.750 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.638      ;
; 16.750 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.638      ;
; 16.750 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.638      ;
; 16.750 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.638      ;
; 16.750 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.638      ;
; 16.750 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.638      ;
; 16.760 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.475      ; 4.622      ;
; 16.764 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.620      ;
; 16.769 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.619      ;
; 16.769 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[57] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.619      ;
; 16.769 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.619      ;
; 16.769 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.619      ;
; 16.769 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.619      ;
; 16.771 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.618      ;
; 16.771 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.618      ;
; 16.771 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.618      ;
; 16.771 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 4.618      ;
; 16.773 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.475      ; 4.609      ;
; 16.778 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.471      ; 4.600      ;
; 16.785 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.475      ; 4.597      ;
; 16.787 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.471      ; 4.591      ;
; 16.789 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.599      ;
; 16.789 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.475      ; 4.593      ;
; 16.791 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.597      ;
; 16.793 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.588      ;
; 16.795 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.590      ;
; 16.802 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.579      ;
; 16.802 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[62] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.579      ;
; 16.802 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.579      ;
; 16.802 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[28] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.579      ;
; 16.802 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.579      ;
; 16.802 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[59] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.474      ; 4.579      ;
; 16.810 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.475      ; 4.572      ;
; 16.821 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.564      ;
; 16.821 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.564      ;
; 16.821 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.564      ;
; 16.821 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.564      ;
; 16.829 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[29] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.471      ; 4.549      ;
; 16.832 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.552      ;
; 16.836 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.468      ; 4.539      ;
; 16.840 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                 ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.545      ;
; 16.843 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.475      ; 4.539      ;
; 16.845 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.479      ; 4.541      ;
; 16.847 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.538      ;
; 16.847 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.478      ; 4.538      ;
; 16.847 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2] ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.541      ;
; 16.848 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[24] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.536      ;
; 16.848 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[41] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.536      ;
; 16.848 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.477      ; 4.536      ;
; 16.852 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]   ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.481      ; 4.536      ;
; 16.857 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.475      ; 4.525      ;
; 16.858 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                  ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.471      ; 4.520      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.715      ;
; 48.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.564      ;
; 48.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.451      ;
; 49.065 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.365      ;
; 49.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.325      ;
; 49.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.311      ;
; 49.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.290      ;
; 49.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.289      ;
; 49.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.256      ;
; 49.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.035      ;
; 49.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.521      ;
; 50.044 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0] ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.387      ;
; 97.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.017      ;
; 97.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.995      ;
; 97.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.995      ;
; 97.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.995      ;
; 97.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.995      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.961      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.961      ;
; 97.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.961      ;
; 98.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.878      ;
; 98.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.845      ;
; 98.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.845      ;
; 98.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.829      ;
; 98.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.829      ;
; 98.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.829      ;
; 98.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.829      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.761      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.761      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.761      ;
; 98.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.761      ;
; 98.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.746      ;
; 98.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.738      ;
; 98.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.738      ;
; 98.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.738      ;
; 98.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.738      ;
; 98.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.738      ;
; 98.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.721      ;
; 98.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.704      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.691      ;
; 98.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.691      ;
; 98.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.690      ;
; 98.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.690      ;
; 98.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.690      ;
; 98.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.655      ;
; 98.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.655      ;
; 98.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.655      ;
; 98.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.655      ;
; 98.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.650      ;
; 98.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.650      ;
; 98.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.650      ;
; 98.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.650      ;
; 98.301 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.640      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.614      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.614      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.614      ;
; 98.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.614      ;
; 98.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.596      ;
; 98.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.596      ;
; 98.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.596      ;
; 98.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.596      ;
; 98.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.591      ;
; 98.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.591      ;
; 98.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.591      ;
; 98.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.591      ;
; 98.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.591      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.575      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.576      ;
; 98.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.576      ;
; 98.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.576      ;
; 98.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.576      ;
; 98.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.576      ;
; 98.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.576      ;
; 98.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.572      ;
; 98.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.568      ;
; 98.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.568      ;
; 98.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.568      ;
; 98.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.568      ;
; 98.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.568      ;
; 98.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.567      ;
; 98.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.564      ;
; 98.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.564      ;
; 98.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.564      ;
; 98.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.564      ;
; 98.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.557      ;
; 98.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.557      ;
; 98.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.557      ;
; 98.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.557      ;
; 98.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.557      ;
; 98.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.553      ;
; 98.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.553      ;
; 98.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.553      ;
; 98.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.553      ;
; 98.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.541      ;
; 98.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.541      ;
; 98.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.541      ;
; 98.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.534      ;
; 98.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.534      ;
; 98.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.534      ;
; 98.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.520      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.180 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|rd_address                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[2]                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][78]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|endofpacket_reg                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000100000                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|ack_refresh_request                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|refresh_request                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[0]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000001                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entries[1]                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2]                                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.000                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[0]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_count[1]                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_next.010000000                                                                                                                                                       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[1]                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[2]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[32]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[0]                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][99]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][99]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[33]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[1]                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_cmd[2]~_Duplicate_1                                                                                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|rd_valid[0]                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.204 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[2]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.010                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
; 0.207 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.011                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.332      ;
; 0.207 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.333      ;
; 0.208 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.208 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                             ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                              ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.334      ;
; 0.217 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_count[1]                                                                                                                                                             ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.111                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.342      ;
; 0.220 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[3]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.345      ;
; 0.223 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[1]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.348      ;
; 0.224 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.101                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.349      ;
; 0.225 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[0]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.350      ;
; 0.227 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_next.000                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.352      ;
; 0.227 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_state.101                                                                                                                                                            ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_cmd[2]                                                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.352      ;
; 0.247 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[47]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_addr[11]                                                                                                                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[41]                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[34]                                                                                  ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_dqm[2]                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                                                                                                 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][98]                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.376      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.330      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.332      ;
; 0.208 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.334      ;
; 0.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.341      ;
; 0.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.345      ;
; 0.223 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.348      ;
; 0.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.358      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.373      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.378      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.382      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.392      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.394      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.402      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.400      ;
; 0.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.402      ;
; 0.279 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.403      ;
; 0.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.409      ;
; 0.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.409      ;
; 0.286 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.412      ;
; 0.290 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.415      ;
; 0.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
; 0.293 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.418      ;
; 0.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.422      ;
; 0.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.427      ;
; 0.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.432      ;
; 0.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.431      ;
; 0.309 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.434      ;
; 0.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.439      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                     ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.738 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.692      ;
; 0.768 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.723      ;
; 0.776 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.730      ;
; 0.791 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.887      ; 2.832      ;
; 0.793 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]                                                             ; VarRegister:dataLatch|b[46] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.916      ; 2.863      ;
; 0.806 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.759      ;
; 0.811 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]                                                              ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.872      ; 2.837      ;
; 0.814 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                      ; VarRegister:dataLatch|b[17] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.768      ;
; 0.824 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.779      ;
; 0.824 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]                                                             ; VarRegister:dataLatch|b[56] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.901      ; 2.879      ;
; 0.826 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]                                                              ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.920      ; 2.900      ;
; 0.836 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.790      ;
; 0.841 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                      ; VarRegister:dataLatch|b[12] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.798      ;
; 0.844 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.797      ;
; 0.853 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                      ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.810      ;
; 0.857 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                       ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.809      ;
; 0.858 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]                                                             ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.929      ; 2.941      ;
; 0.858 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                      ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.815      ;
; 0.861 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                      ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.812      ;
; 0.871 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                      ; VarRegister:dataLatch|b[11] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.828      ;
; 0.873 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.827      ;
; 0.875 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                       ; VarRegister:dataLatch|b[2]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.832      ;
; 0.876 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]                                                              ; VarRegister:dataLatch|b[38] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.885      ; 2.915      ;
; 0.877 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]                                                             ; VarRegister:dataLatch|b[49] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.900      ; 2.931      ;
; 0.880 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]                                                              ; VarRegister:dataLatch|b[33] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.886      ; 2.920      ;
; 0.882 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]                                                             ; VarRegister:dataLatch|b[47] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.898      ; 2.934      ;
; 0.885 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]                                                              ; VarRegister:dataLatch|b[34] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.877      ; 2.916      ;
; 0.885 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                      ; VarRegister:dataLatch|b[16] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.839      ;
; 0.887 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                      ; VarRegister:dataLatch|b[31] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.838      ;
; 0.888 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.842      ;
; 0.891 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                      ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.843      ;
; 0.892 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.846      ;
; 0.892 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.846      ;
; 0.896 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.849      ;
; 0.898 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]                                                              ; VarRegister:dataLatch|b[41] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.901      ; 2.953      ;
; 0.898 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.849      ;
; 0.902 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                       ; VarRegister:dataLatch|b[9]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.859      ;
; 0.906 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.860      ;
; 0.909 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]                                                             ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.864      ; 2.927      ;
; 0.914 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                      ; VarRegister:dataLatch|b[14] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.871      ;
; 0.914 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]                                                             ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.866      ; 2.934      ;
; 0.918 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                       ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.875      ;
; 0.921 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                              ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.900      ; 2.975      ;
; 0.921 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                       ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.873      ;
; 0.925 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.880      ;
; 0.932 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]                                                              ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.906      ; 2.992      ;
; 0.933 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.888      ;
; 0.933 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                       ; VarRegister:dataLatch|b[5]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.806      ; 2.893      ;
; 0.935 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]                                                              ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.896      ; 2.985      ;
; 0.936 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.891      ;
; 0.937 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]                                                             ; VarRegister:dataLatch|b[43] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.929      ; 3.020      ;
; 0.939 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.796      ; 2.889      ;
; 0.939 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]                                                             ; VarRegister:dataLatch|b[58] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.865      ; 2.958      ;
; 0.940 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]                                                             ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.900      ; 2.994      ;
; 0.940 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                      ; VarRegister:dataLatch|b[30] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.893      ;
; 0.941 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.799      ; 2.894      ;
; 0.942 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                       ; VarRegister:dataLatch|b[6]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.899      ;
; 0.943 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]                                                             ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.901      ; 2.998      ;
; 0.944 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.898      ;
; 0.947 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.902      ;
; 0.953 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.907      ;
; 0.955 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.909      ;
; 0.956 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[32] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.911      ;
; 0.957 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                      ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.909      ;
; 0.959 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]                                                             ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.906      ; 3.019      ;
; 0.959 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.913      ;
; 0.962 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                      ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.914      ;
; 0.963 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]                                                             ; VarRegister:dataLatch|b[50] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.885      ; 3.002      ;
; 0.964 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[23] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.918      ;
; 0.964 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[20] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.916      ;
; 0.966 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                      ; VarRegister:dataLatch|b[26] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.923      ;
; 0.966 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]  ; VarRegister:dataLatch|b[10] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.796      ; 2.916      ;
; 0.971 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[60] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.791      ; 2.916      ;
; 0.973 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[21] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.927      ;
; 0.974 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                      ; VarRegister:dataLatch|b[15] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.931      ;
; 0.975 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                      ; VarRegister:dataLatch|b[18] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.932      ;
; 0.975 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[35] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.930      ;
; 0.984 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                       ; VarRegister:dataLatch|b[3]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.794      ; 2.932      ;
; 0.985 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[40] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.940      ;
; 0.987 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[56] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 2.936      ;
; 0.989 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[53] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.943      ;
; 0.992 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[36] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.947      ;
; 0.992 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]  ; VarRegister:dataLatch|b[8]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.947      ;
; 0.993 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[39] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.947      ;
; 0.994 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[19] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.949      ;
; 0.995 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[45] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.796      ; 2.945      ;
; 0.998 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                      ; VarRegister:dataLatch|b[27] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.803      ; 2.955      ;
; 1.000 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[54] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.955      ;
; 1.001 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                      ; VarRegister:dataLatch|b[25] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.953      ;
; 1.002 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[7]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.956      ;
; 1.005 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]                                                             ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.889      ; 3.048      ;
; 1.007 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]                                                              ; VarRegister:dataLatch|b[37] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.882      ; 3.043      ;
; 1.007 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[13] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.958      ;
; 1.014 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]                                                              ; VarRegister:dataLatch|b[4]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.883      ; 3.051      ;
; 1.014 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[51] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.801      ; 2.969      ;
; 1.015 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[0]  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.969      ;
; 1.017 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]  ; VarRegister:dataLatch|b[61] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.791      ; 2.962      ;
; 1.020 ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                ; VarRegister:dataLatch|b[42] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.797      ; 2.971      ;
; 1.020 ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0] ; VarRegister:dataLatch|b[52] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.800      ; 2.974      ;
; 1.021 ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                      ; VarRegister:dataLatch|b[22] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.798      ; 2.973      ;
+-------+-------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                    ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 15.874 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.975      ;
; 15.876 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[18]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 3.917      ;
; 15.879 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 3.958      ;
; 15.881 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[23]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 3.900      ;
; 15.881 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.970      ;
; 15.881 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[3]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.970      ;
; 15.883 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[16]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 3.961      ;
; 15.883 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.096     ; 3.961      ;
; 15.884 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 3.957      ;
; 15.884 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 3.957      ;
; 15.885 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[16]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 3.903      ;
; 15.885 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[22]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 3.903      ;
; 15.886 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[19]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 3.899      ;
; 15.886 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[20]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 3.899      ;
; 15.887 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[17]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 3.945      ;
; 15.887 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[2]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.108     ; 3.945      ;
; 15.889 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[17]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.162     ; 3.887      ;
; 15.891 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 3.921      ;
; 15.893 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[21]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.182     ; 3.863      ;
; 15.898 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 3.925      ;
; 15.898 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 3.925      ;
; 15.898 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.984      ;
; 15.898 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 3.984      ;
; 15.899 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.948      ;
; 15.899 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 3.943      ;
; 15.899 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 3.943      ;
; 15.899 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.952      ;
; 15.899 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[1]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.931      ;
; 15.900 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[29]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.112     ; 3.926      ;
; 15.900 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 3.937      ;
; 15.900 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.951      ;
; 15.900 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.951      ;
; 15.900 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[15]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.951      ;
; 15.900 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[24]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.089     ; 3.951      ;
; 15.900 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[9]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 3.937      ;
; 15.901 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.967      ;
; 15.901 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.967      ;
; 15.902 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[0]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 3.879      ;
; 15.902 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[15]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 3.893      ;
; 15.902 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[8]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 3.893      ;
; 15.902 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[24]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 3.893      ;
; 15.902 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[9]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.143     ; 3.893      ;
; 15.902 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.955      ;
; 15.902 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[1]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 3.959      ;
; 15.902 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 3.955      ;
; 15.902 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.093     ; 3.945      ;
; 15.903 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[5]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 3.909      ;
; 15.903 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[6]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 3.909      ;
; 15.904 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[1]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 3.901      ;
; 15.904 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[13]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 3.887      ;
; 15.904 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[3]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 3.897      ;
; 15.908 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.964      ;
; 15.908 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_dqm[0]         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.068     ; 3.964      ;
; 15.909 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.961      ;
; 15.909 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.961      ;
; 15.909 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.955      ;
; 15.909 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.955      ;
; 15.910 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[31]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.122     ; 3.906      ;
; 15.911 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[2]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 3.903      ;
; 15.911 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[10]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 3.897      ;
; 15.911 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[12]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 3.897      ;
; 15.911 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[4]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 3.903      ;
; 15.912 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[2]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 3.904      ;
; 15.912 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 3.911      ;
; 15.912 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[14]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.103     ; 3.925      ;
; 15.912 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_bank[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 3.904      ;
; 15.914 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[14]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.157     ; 3.867      ;
; 15.914 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[11]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.171     ; 3.853      ;
; 15.914 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_addr[0]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.970      ;
; 15.914 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.970      ;
; 15.914 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[25]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.970      ;
; 15.914 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[26]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.970      ;
; 15.914 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.970      ;
; 15.914 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.970      ;
; 15.914 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.056     ; 3.970      ;
; 15.916 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[30]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.912      ;
; 15.916 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[7]       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.912      ;
; 15.916 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[26]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.912      ;
; 15.916 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[28]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.912      ;
; 15.916 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[25]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.912      ;
; 15.916 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_data[27]      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.110     ; 3.912      ;
; 15.975 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_18 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 3.854      ;
; 15.980 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_23 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 3.837      ;
; 15.984 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_16 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.840      ;
; 15.984 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_22 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.104     ; 3.840      ;
; 15.985 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_19 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 3.836      ;
; 15.985 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_20 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.107     ; 3.836      ;
; 15.988 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_17 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.116     ; 3.824      ;
; 15.992 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_21 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 3.800      ;
; 15.999 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_29 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 3.863      ;
; 16.001 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.111     ; 3.816      ;
; 16.001 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_8  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 3.830      ;
; 16.001 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_9  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 3.830      ;
; 16.001 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_15 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 3.830      ;
; 16.001 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_24 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 3.830      ;
; 16.002 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_5  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.846      ;
; 16.002 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_6  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 3.846      ;
; 16.003 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_1  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 3.838      ;
; 16.003 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_3  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.091     ; 3.834      ;
; 16.003 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|oe~_Duplicate_13 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.101     ; 3.824      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.185 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.246      ;
; 49.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.974      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.118      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.060      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.060      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.060      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.060      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.060      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.060      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.060      ;
; 98.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.060      ;
; 98.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.052      ;
; 98.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.052      ;
; 98.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.052      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.008      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.008      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.008      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.008      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.008      ;
; 98.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.008      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.974      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.970      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.970      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.970      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.970      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.970      ;
; 98.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.970      ;
; 98.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.954      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.947      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.947      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.947      ;
; 98.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.947      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.936      ;
; 99.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.936      ;
; 99.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
; 99.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 0.686      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.488  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.613      ;
; 0.685  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.812      ;
; 0.685  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.812      ;
; 0.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.819      ;
; 0.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.817      ;
; 0.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.817      ;
; 0.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.817      ;
; 0.692  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.817      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.846      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.846      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.846      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.846      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.846      ;
; 0.721  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.846      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.731  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.857      ;
; 0.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.866      ;
; 0.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.866      ;
; 0.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.866      ;
; 0.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.866      ;
; 0.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.866      ;
; 0.754  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.866      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.932      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.932      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.932      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.932      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.932      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.932      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.932      ;
; 0.806  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.932      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.933      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.933      ;
; 0.808  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.933      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 0.855  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.979      ;
; 50.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.534      ; 0.857      ;
; 50.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.533      ; 1.080      ;
+--------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                                                                                                                      ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 3.220 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.354      ;
; 3.220 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[25]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.353      ;
; 3.220 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[21]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.353      ;
; 3.220 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[22]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 3.354      ;
; 3.220 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[20]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.353      ;
; 3.220 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[10]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.352      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[23]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.354      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.354      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.354      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[19]                                                                                                                                                                 ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.354      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 3.354      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[13]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[16]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[14]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[15]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[12]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[11]                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000000100                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 3.342      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[3]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[4]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[5]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[6]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[7]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[8]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|address_reg[9]                                                                                                                                                                   ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 3.353      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[0]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.348      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[1]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.348      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[2]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.345      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[3]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.345      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[4]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.345      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[5]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.345      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.351      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[9]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.351      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[10]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.349      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[11]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.351      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[11]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.349      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[12]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.349      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[13]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 3.349      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[22]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.351      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[26]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.348      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[27]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.348      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[27]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.351      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[28]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.348      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[29]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.348      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[30]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.348      ;
; 3.221 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[31]~_Duplicate_1                                                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.348      ;
; 3.226 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.353      ;
; 3.226 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.353      ;
; 3.226 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.353      ;
; 3.226 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.353      ;
; 3.226 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 3.353      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|wr_address                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|init_done                                                                                                                                                                                          ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 3.346      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.357      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.357      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][98]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.357      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.357      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.357      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.357      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.357      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 3.357      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000010000                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 3.346      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_state.000001000                                                                                                                                                                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 3.346      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|za_valid                                                                                                                                                                                           ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|read_accepted                                                                                                                                            ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[2]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[3]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                    ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 3.338      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                               ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 3.338      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                         ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 3.339      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 3.358      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.349      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.349      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                                                      ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.351      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.349      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                                             ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 3.349      ;
; 3.227 ; qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                     ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 3.351      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[10]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[11]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[12]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[13]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[15]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[16]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[17]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[18]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[1]                                                           ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[24]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[26]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[28]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[29]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[2]                                                           ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[30]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[31]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[33]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[34]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[3]                                                           ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[41]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[42]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[43]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[44]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[45]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[47]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[48]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[49]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[50]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[55]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[56]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[58]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[59]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[5]                                                           ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[60]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[61]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[62]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[63]                                                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[9]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[14]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[27]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[37]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[38]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[46]                                                          ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[4]                                                           ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[6]                                                           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[0]                                                           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[19]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[20]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[21]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[22]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[23]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[25]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[32]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[35]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[36]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[39]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[40]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[51]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[52]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[53]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[54]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[57]                                                          ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[7]                                                           ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; VarRegister:dataLatch|b[8]                                                           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.445 ; 9.445        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[3]|clk                                                                   ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[10]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[11]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[12]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[13]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[14]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[15]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[16]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[17]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[18]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[1]|clk                                                                   ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[24]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[26]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[27]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[28]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[29]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[2]|clk                                                                   ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[30]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[31]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[33]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[34]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[37]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[38]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[41]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[42]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[43]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[44]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[45]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[46]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[47]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[48]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[49]|clk                                                                  ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; dataLatch|b[4]|clk                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.753 ; 9.983        ; 0.230          ; Low Pulse Width  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.755 ; 9.985        ; 0.230          ; Low Pulse Width  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.756 ; 9.986        ; 0.230          ; Low Pulse Width  ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                        ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0]                ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1]                ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2]                ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3]                ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4]                ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5]                ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                     ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[10]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[18]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[20]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[24]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[25]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[26]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[8]                                                                                                                              ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[9]                                                                                                                              ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[10]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[18]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[20]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[24]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[25]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[26]                                                                                                                             ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[8]                                                                                                                              ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[9]                                                                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[10]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[14]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[17]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[20]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[21]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[23]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[24]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[25]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[26]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[31]                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[5]                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[7]                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                                                                     ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                              ;
; 9.780 ; 10.010       ; 0.230          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[18]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[19]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[20]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[21]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[22]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[23]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[24]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[25]                                                                                                                                                                                                   ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[6]                                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[7]                                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[8]                                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_data[9]                                                                                                                                                                                                    ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[18]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[19]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[20]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[21]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[22]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[23]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[24]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[25]~_Duplicate_1                                                                                                                                                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[6]~_Duplicate_1                                                                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[7]~_Duplicate_1                                                                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[8]~_Duplicate_1                                                                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|m_data[9]~_Duplicate_1                                                                                                                                                                                            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[21]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_0[23]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[21]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[23]                                                                                                                             ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module|entry_1[33]                                                                                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[16]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[17]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[18]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                 ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[24]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[26]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[27]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[28]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[29]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                 ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[30]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[31]                                                                                                                                                                                ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                 ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                 ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 49.301 ; 49.517       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ;
; 49.302 ; 49.518       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                         ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[1]        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|state           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_stalled   ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|write_valid     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                        ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                             ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                             ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                             ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                 ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                              ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                            ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                               ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                         ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                         ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                         ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                         ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                         ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                         ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[0]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[2]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[3]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[4]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[5]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[6]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[7]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[8]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|count[9]        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                               ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                              ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                        ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.986 ; 1.389 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 2.858 ; 3.387 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.769 ; 1.320 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.719 ; 1.270 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.715 ; 1.266 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.706 ; 1.257 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.729 ; 1.280 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.696 ; 1.247 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.718 ; 1.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.728 ; 1.279 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.692 ; 1.243 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.715 ; 1.266 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.725 ; 1.276 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.742 ; 1.293 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.743 ; 1.294 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.722 ; 1.273 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.769 ; 1.320 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.749 ; 1.300 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.745 ; 1.296 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.687 ; 1.238 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.699 ; 1.250 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.702 ; 1.253 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.710 ; 1.261 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.700 ; 1.251 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.729 ; 1.280 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.697 ; 1.248 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.684 ; 1.235 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.685 ; 1.236 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.652 ; 1.203 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.682 ; 1.233 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.682 ; 1.233 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.662 ; 1.213 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.664 ; 1.215 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.692 ; 1.243 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.714 ; 1.265 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.457  ; 0.065  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; -0.339 ; -0.743 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.950 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.384 ; -0.935 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.408 ; -0.959 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.374 ; -0.925 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.947 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.406 ; -0.957 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.394 ; -0.945 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.404 ; -0.955 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.421 ; -0.972 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.974 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.401 ; -0.952 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.448 ; -0.999 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.429 ; -0.980 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.424 ; -0.975 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.366 ; -0.917 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.378 ; -0.929 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.380 ; -0.931 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.389 ; -0.940 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.379 ; -0.930 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.960 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.376 ; -0.927 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.363 ; -0.914 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.364 ; -0.915 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.329 ; -0.880 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.359 ; -0.910 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.340 ; -0.891 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.342 ; -0.893 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.392 ; -0.943 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 5.975  ; 6.263  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 5.071  ; 5.310  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 5.527  ; 5.851  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 5.057  ; 5.320  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 5.961  ; 6.263  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 5.119  ; 5.396  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 5.830  ; 6.124  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 5.244  ; 5.476  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 4.689  ; 4.887  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 5.575  ; 5.838  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 5.926  ; 6.226  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 4.988  ; 5.185  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 4.823  ; 5.037  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 5.212  ; 5.424  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 4.540  ; 4.694  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 5.337  ; 5.578  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 5.975  ; 6.232  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.349  ; 7.791  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.691  ; 1.619  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.603  ; 1.552  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.701  ; 1.629  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.641  ; 1.590  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.666  ; 1.615  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.682  ; 1.631  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.740  ; 1.668  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.613  ; 1.562  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.613  ; 1.562  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.708  ; 1.636  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.773  ; 1.701  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.803  ; 1.731  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.725  ; 1.653  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.770  ; 1.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.780  ; 1.708  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.776  ; 1.704  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.770  ; 1.698  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.788  ; 1.716  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.798  ; 1.726  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.750  ; 1.678  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.760  ; 1.688  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.803  ; 1.731  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.783  ; 1.711  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.796  ; 1.724  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.675  ; 1.624  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.780  ; 1.708  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.738  ; 1.666  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.745  ; 1.673  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.715  ; 1.643  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.748  ; 1.676  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.720  ; 1.648  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.785  ; 1.713  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.785  ; 1.713  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.764  ; 1.692  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.792  ; 1.720  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.782  ; 1.710  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.718  ; 1.646  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.746  ; 1.674  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.656  ; 1.605  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.703  ; 1.631  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.647 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.700 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 4.370  ; 4.516  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 4.883  ; 5.110  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 5.318  ; 5.627  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 4.867  ; 5.117  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 5.734  ; 6.022  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 4.926  ; 5.190  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 5.609  ; 5.889  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 5.047  ; 5.268  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 4.513  ; 4.703  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 5.363  ; 5.613  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 5.738  ; 6.026  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 4.800  ; 4.987  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 4.642  ; 4.846  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 5.016  ; 5.218  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 4.370  ; 4.516  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 5.135  ; 5.366  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 5.784  ; 6.032  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.129  ; 6.571  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.425  ; 1.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.541  ; 1.470  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.494  ; 1.423  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.504  ; 1.433  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.547  ; 1.476  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.482  ; 1.411  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.464  ; 1.393  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.535  ; 1.464  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.490  ; 1.419  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[8]      ; LEDR[0]     ; 6.842 ; 7.067 ; 7.800 ; 8.032 ;
; SW[8]      ; LEDR[1]     ; 6.948 ; 7.254 ; 7.898 ; 8.235 ;
; SW[8]      ; LEDR[2]     ; 7.059 ; 7.335 ; 8.026 ; 8.302 ;
; SW[8]      ; LEDR[3]     ; 7.366 ; 7.670 ; 8.287 ; 8.591 ;
; SW[8]      ; LEDR[4]     ; 6.986 ; 7.249 ; 7.999 ; 8.262 ;
; SW[8]      ; LEDR[5]     ; 7.304 ; 7.584 ; 8.224 ; 8.511 ;
; SW[8]      ; LEDR[6]     ; 7.143 ; 7.361 ; 8.123 ; 8.346 ;
; SW[8]      ; LEDR[7]     ; 6.512 ; 6.723 ; 7.476 ; 7.687 ;
; SW[8]      ; LEDR[8]     ; 7.080 ; 7.329 ; 8.013 ; 8.269 ;
; SW[8]      ; LEDR[9]     ; 7.854 ; 8.150 ; 8.825 ; 9.121 ;
; SW[8]      ; LEDR[10]    ; 6.455 ; 6.638 ; 7.412 ; 7.595 ;
; SW[8]      ; LEDR[11]    ; 6.451 ; 6.651 ; 7.419 ; 7.619 ;
; SW[8]      ; LEDR[12]    ; 6.950 ; 7.155 ; 7.968 ; 8.166 ;
; SW[8]      ; LEDR[13]    ; 5.991 ; 6.138 ; 6.969 ; 7.109 ;
; SW[8]      ; LEDR[14]    ; 7.235 ; 7.462 ; 8.214 ; 8.446 ;
; SW[8]      ; LEDR[15]    ; 7.607 ; 7.850 ; 8.564 ; 8.807 ;
; SW[9]      ; LEDR[0]     ; 6.176 ; 6.401 ; 7.076 ; 7.301 ;
; SW[9]      ; LEDR[1]     ; 6.973 ; 7.283 ; 7.917 ; 8.227 ;
; SW[9]      ; LEDR[2]     ; 7.193 ; 7.469 ; 8.161 ; 8.437 ;
; SW[9]      ; LEDR[3]     ; 7.525 ; 7.828 ; 8.487 ; 8.791 ;
; SW[9]      ; LEDR[4]     ; 6.446 ; 6.709 ; 7.376 ; 7.639 ;
; SW[9]      ; LEDR[5]     ; 7.076 ; 7.356 ; 7.993 ; 8.273 ;
; SW[9]      ; LEDR[6]     ; 6.502 ; 6.720 ; 7.418 ; 7.636 ;
; SW[9]      ; LEDR[7]     ; 6.543 ; 6.754 ; 7.501 ; 7.712 ;
; SW[9]      ; LEDR[8]     ; 6.773 ; 7.022 ; 7.675 ; 7.924 ;
; SW[9]      ; LEDR[9]     ; 7.444 ; 7.740 ; 8.372 ; 8.668 ;
; SW[9]      ; LEDR[10]    ; 6.308 ; 6.491 ; 7.248 ; 7.431 ;
; SW[9]      ; LEDR[11]    ; 6.197 ; 6.397 ; 7.126 ; 7.326 ;
; SW[9]      ; LEDR[12]    ; 6.595 ; 6.793 ; 7.522 ; 7.720 ;
; SW[9]      ; LEDR[13]    ; 5.846 ; 5.993 ; 6.804 ; 6.944 ;
; SW[9]      ; LEDR[14]    ; 6.593 ; 6.820 ; 7.509 ; 7.736 ;
; SW[9]      ; LEDR[15]    ; 7.262 ; 7.512 ; 8.201 ; 8.444 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[8]      ; LEDR[0]     ; 6.525 ; 6.748 ; 7.497 ; 7.713 ;
; SW[8]      ; LEDR[1]     ; 6.597 ; 6.902 ; 7.493 ; 7.798 ;
; SW[8]      ; LEDR[2]     ; 6.693 ; 6.948 ; 7.618 ; 7.873 ;
; SW[8]      ; LEDR[3]     ; 6.840 ; 7.135 ; 7.772 ; 8.022 ;
; SW[8]      ; LEDR[4]     ; 6.683 ; 6.943 ; 7.682 ; 7.935 ;
; SW[8]      ; LEDR[5]     ; 6.837 ; 7.100 ; 7.741 ; 8.043 ;
; SW[8]      ; LEDR[6]     ; 6.813 ; 7.030 ; 7.811 ; 8.021 ;
; SW[8]      ; LEDR[7]     ; 5.756 ; 5.942 ; 6.699 ; 6.878 ;
; SW[8]      ; LEDR[8]     ; 6.752 ; 6.998 ; 7.698 ; 7.937 ;
; SW[8]      ; LEDR[9]     ; 7.251 ; 7.545 ; 8.240 ; 8.497 ;
; SW[8]      ; LEDR[10]    ; 6.171 ; 6.354 ; 7.115 ; 7.291 ;
; SW[8]      ; LEDR[11]    ; 6.169 ; 6.355 ; 7.127 ; 7.351 ;
; SW[8]      ; LEDR[12]    ; 6.668 ; 6.866 ; 7.637 ; 7.835 ;
; SW[8]      ; LEDR[13]    ; 5.615 ; 5.744 ; 6.525 ; 6.693 ;
; SW[8]      ; LEDR[14]    ; 6.899 ; 7.126 ; 7.897 ; 8.117 ;
; SW[8]      ; LEDR[15]    ; 7.266 ; 7.496 ; 8.191 ; 8.459 ;
; SW[9]      ; LEDR[0]     ; 5.850 ; 6.060 ; 6.719 ; 6.968 ;
; SW[9]      ; LEDR[1]     ; 6.671 ; 6.976 ; 7.604 ; 7.902 ;
; SW[9]      ; LEDR[2]     ; 6.003 ; 6.249 ; 6.926 ; 7.165 ;
; SW[9]      ; LEDR[3]     ; 7.190 ; 7.484 ; 8.111 ; 8.405 ;
; SW[9]      ; LEDR[4]     ; 6.034 ; 6.281 ; 6.919 ; 7.205 ;
; SW[9]      ; LEDR[5]     ; 6.801 ; 7.077 ; 7.686 ; 7.962 ;
; SW[9]      ; LEDR[6]     ; 6.156 ; 6.360 ; 7.041 ; 7.284 ;
; SW[9]      ; LEDR[7]     ; 6.254 ; 6.449 ; 7.179 ; 7.374 ;
; SW[9]      ; LEDR[8]     ; 6.422 ; 6.655 ; 7.297 ; 7.569 ;
; SW[9]      ; LEDR[9]     ; 7.161 ; 7.456 ; 8.057 ; 8.352 ;
; SW[9]      ; LEDR[10]    ; 5.905 ; 6.074 ; 6.801 ; 7.008 ;
; SW[9]      ; LEDR[11]    ; 5.957 ; 6.157 ; 6.853 ; 7.053 ;
; SW[9]      ; LEDR[12]    ; 6.283 ; 6.467 ; 7.196 ; 7.418 ;
; SW[9]      ; LEDR[13]    ; 5.605 ; 5.747 ; 6.523 ; 6.665 ;
; SW[9]      ; LEDR[14]    ; 6.245 ; 6.459 ; 7.130 ; 7.383 ;
; SW[9]      ; LEDR[15]    ; 7.002 ; 7.246 ; 7.901 ; 8.145 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                 ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.588 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.668 ; 1.575 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.693 ; 1.600 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.689 ; 1.596 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.701 ; 1.608 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.701 ; 1.608 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.683 ; 1.590 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.683 ; 1.590 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.696 ; 1.603 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.654 ; 1.561 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.696 ; 1.603 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.679 ; 1.586 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.588 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.683 ; 1.590 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.679 ; 1.586 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.697 ; 1.604 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.688 ; 1.595 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.688 ; 1.595 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.658 ; 1.565 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.684 ; 1.591 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.683 ; 1.590 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.715 ; 1.622 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.717 ; 1.624 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.705 ; 1.612 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                         ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.334 ; 1.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.414 ; 1.321 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.438 ; 1.345 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.434 ; 1.341 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.447 ; 1.354 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.445 ; 1.352 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.445 ; 1.352 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.428 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.428 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.400 ; 1.307 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.424 ; 1.331 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.334 ; 1.269 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.428 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.424 ; 1.331 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.441 ; 1.348 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.433 ; 1.340 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.433 ; 1.340 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.429 ; 1.336 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.428 ; 1.335 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.459 ; 1.366 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.461 ; 1.368 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.449 ; 1.356 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                        ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.555     ; 1.620     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.607     ; 1.700     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.632     ; 1.725     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.628     ; 1.721     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.640     ; 1.733     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.640     ; 1.733     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.622     ; 1.715     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.622     ; 1.715     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.635     ; 1.728     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.593     ; 1.686     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.635     ; 1.728     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.618     ; 1.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.555     ; 1.620     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.622     ; 1.715     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.618     ; 1.711     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.636     ; 1.729     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.627     ; 1.720     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.627     ; 1.720     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.597     ; 1.690     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.623     ; 1.716     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.622     ; 1.715     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.654     ; 1.747     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.656     ; 1.749     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.644     ; 1.737     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                            ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.300     ; 1.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.352     ; 1.445     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.376     ; 1.469     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.372     ; 1.465     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.385     ; 1.478     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.383     ; 1.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.383     ; 1.476     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.366     ; 1.459     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.366     ; 1.459     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.338     ; 1.431     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.362     ; 1.455     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.300     ; 1.365     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.366     ; 1.459     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.362     ; 1.455     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.379     ; 1.472     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.371     ; 1.464     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.371     ; 1.464     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.367     ; 1.460     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.366     ; 1.459     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.397     ; 1.490     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.399     ; 1.492     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.387     ; 1.480     ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+-----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                       ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                            ; 9.889  ; 0.180 ; 12.452   ; 0.488   ; 9.266               ;
;  CLOCK2_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                   ; 12.722 ; 0.738 ; N/A      ; N/A     ; 9.266               ;
;  altera_reserved_tck                                                        ; 46.697 ; 0.182 ; 47.717   ; 0.488   ; 49.301              ;
;  bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.889  ; 0.180 ; 12.452   ; 3.220   ; 9.709               ;
; Design-wide TNS                                                             ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                   ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                         ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.643 ; 2.929 ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; 7.260 ; 7.428 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.378 ; 1.557 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.374 ; 1.553 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.389 ; 1.568 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.353 ; 1.532 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.377 ; 1.556 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.387 ; 1.566 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.371 ; 1.550 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.381 ; 1.560 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.400 ; 1.579 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.380 ; 1.559 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.426 ; 1.605 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.408 ; 1.587 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.401 ; 1.580 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.350 ; 1.529 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.361 ; 1.540 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.366 ; 1.545 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.373 ; 1.552 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.363 ; 1.542 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.392 ; 1.571 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.360 ; 1.539 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.346 ; 1.525 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.341 ; 1.520 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.305 ; 1.484 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.335 ; 1.514 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.314 ; 1.493 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.318 ; 1.497 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.344 ; 1.523 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.371 ; 1.550 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.457  ; 0.235  ; Rise       ; altera_reserved_tck                                                        ;
; altera_reserved_tms ; altera_reserved_tck ; -0.339 ; -0.743 ; Rise       ; altera_reserved_tck                                                        ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.399 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.394 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.384 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.408 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.374 ; -0.776 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.799 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.406 ; -0.809 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.394 ; -0.794 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.404 ; -0.804 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.421 ; -0.822 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.423 ; -0.825 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.401 ; -0.802 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.448 ; -0.849 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.429 ; -0.832 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.424 ; -0.824 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.366 ; -0.772 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.378 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.380 ; -0.786 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.389 ; -0.795 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.379 ; -0.785 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.409 ; -0.815 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.376 ; -0.782 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.363 ; -0.769 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.364 ; -0.764 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.329 ; -0.725 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.359 ; -0.755 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.340 ; -0.736 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.342 ; -0.738 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.370 ; -0.766 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.392 ; -0.793 ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 11.704 ; 11.528 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 9.856  ; 9.852  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 10.707 ; 10.766 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 9.766  ; 9.856  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 11.704 ; 11.528 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 9.877  ; 9.951  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 11.417 ; 11.236 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 10.170 ; 10.092 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 9.041  ; 9.064  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 10.975 ; 10.749 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 11.044 ; 11.183 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 9.694  ; 9.571  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 9.354  ; 9.344  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 10.093 ; 9.964  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 8.826  ; 8.762  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 10.391 ; 10.255 ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 11.154 ; 11.144 ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.777 ; 14.257 ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.189  ; 3.091  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.036  ; 2.944  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.199  ; 3.101  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.072  ; 2.980  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.097  ; 3.005  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.217  ; 3.119  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.212  ; 3.114  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.119  ; 3.027  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.046  ; 2.954  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.205  ; 3.107  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.275  ; 3.177  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.302  ; 3.204  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.267  ; 3.169  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.278  ; 3.180  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.272  ; 3.174  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.285  ; 3.187  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.295  ; 3.197  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.250  ; 3.152  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.260  ; 3.162  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.302  ; 3.204  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.219  ; 3.121  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.282  ; 3.184  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.294  ; 3.196  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.107  ; 3.015  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.280  ; 3.182  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.231  ; 3.133  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.255  ; 3.157  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.247  ; 3.149  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.237  ; 3.139  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.208  ; 3.110  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.241  ; 3.143  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.214  ; 3.116  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.220  ; 3.122  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.258  ; 3.160  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.288  ; 3.190  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.268  ; 3.170  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.264  ; 3.166  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.298  ; 3.200  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.291  ; 3.193  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.281  ; 3.183  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.215  ; 3.117  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.240  ; 3.142  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.082  ; 2.990  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.222  ; 3.124  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.201  ; 3.103  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.277 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.352 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                         ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+
; LEDR[*]             ; CLOCK_50            ; 4.370  ; 4.516  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[0]            ; CLOCK_50            ; 4.883  ; 5.110  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[1]            ; CLOCK_50            ; 5.318  ; 5.627  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[2]            ; CLOCK_50            ; 4.867  ; 5.117  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[3]            ; CLOCK_50            ; 5.734  ; 6.022  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[4]            ; CLOCK_50            ; 4.926  ; 5.190  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[5]            ; CLOCK_50            ; 5.609  ; 5.889  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[6]            ; CLOCK_50            ; 5.047  ; 5.268  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[7]            ; CLOCK_50            ; 4.513  ; 4.703  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[8]            ; CLOCK_50            ; 5.363  ; 5.613  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[9]            ; CLOCK_50            ; 5.738  ; 6.026  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[10]           ; CLOCK_50            ; 4.800  ; 4.987  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[11]           ; CLOCK_50            ; 4.642  ; 4.846  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[12]           ; CLOCK_50            ; 5.016  ; 5.218  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[13]           ; CLOCK_50            ; 4.370  ; 4.516  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[14]           ; CLOCK_50            ; 5.135  ; 5.366  ; Rise       ; CLOCK_50                                                                   ;
;  LEDR[15]           ; CLOCK_50            ; 5.784  ; 6.032  ; Rise       ; CLOCK_50                                                                   ;
; altera_reserved_tdo ; altera_reserved_tck ; 6.129  ; 6.571  ; Fall       ; altera_reserved_tck                                                        ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.436  ; 1.365  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.349  ; 1.299  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.446  ; 1.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.385  ; 1.335  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.410  ; 1.360  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.425  ; 1.375  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.484  ; 1.413  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.359  ; 1.309  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.453  ; 1.382  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.541  ; 1.470  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.494  ; 1.423  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.504  ; 1.433  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.547  ; 1.476  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.540  ; 1.469  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.420  ; 1.370  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.482  ; 1.411  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.460  ; 1.389  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.492  ; 1.421  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.464  ; 1.393  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.507  ; 1.436  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.535  ; 1.464  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.463  ; 1.392  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.490  ; 1.419  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.399  ; 1.349  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.470  ; 1.399  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.378  ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[8]      ; LEDR[0]     ; 13.468 ; 13.450 ; 13.998 ; 13.989 ;
; SW[8]      ; LEDR[1]     ; 13.603 ; 13.647 ; 14.139 ; 14.256 ;
; SW[8]      ; LEDR[2]     ; 13.846 ; 13.901 ; 14.385 ; 14.521 ;
; SW[8]      ; LEDR[3]     ; 14.562 ; 14.408 ; 15.133 ; 14.995 ;
; SW[8]      ; LEDR[4]     ; 13.763 ; 13.823 ; 14.323 ; 14.383 ;
; SW[8]      ; LEDR[5]     ; 14.436 ; 14.241 ; 14.976 ; 14.790 ;
; SW[8]      ; LEDR[6]     ; 14.107 ; 14.015 ; 14.614 ; 14.531 ;
; SW[8]      ; LEDR[7]     ; 12.847 ; 12.869 ; 13.401 ; 13.426 ;
; SW[8]      ; LEDR[8]     ; 14.076 ; 13.836 ; 14.619 ; 14.388 ;
; SW[8]      ; LEDR[9]     ; 14.999 ; 15.164 ; 15.550 ; 15.692 ;
; SW[8]      ; LEDR[10]    ; 12.716 ; 12.579 ; 13.295 ; 13.158 ;
; SW[8]      ; LEDR[11]    ; 12.695 ; 12.677 ; 13.237 ; 13.222 ;
; SW[8]      ; LEDR[12]    ; 13.692 ; 13.558 ; 14.283 ; 14.140 ;
; SW[8]      ; LEDR[13]    ; 11.828 ; 11.759 ; 12.433 ; 12.355 ;
; SW[8]      ; LEDR[14]    ; 14.326 ; 14.176 ; 14.833 ; 14.692 ;
; SW[8]      ; LEDR[15]    ; 14.521 ; 14.504 ; 15.046 ; 15.022 ;
; SW[9]      ; LEDR[0]     ; 12.109 ; 12.099 ; 12.677 ; 12.659 ;
; SW[9]      ; LEDR[1]     ; 13.668 ; 13.713 ; 14.233 ; 14.278 ;
; SW[9]      ; LEDR[2]     ; 14.134 ; 14.189 ; 14.600 ; 14.736 ;
; SW[9]      ; LEDR[3]     ; 14.935 ; 14.758 ; 15.497 ; 15.359 ;
; SW[9]      ; LEDR[4]     ; 12.591 ; 12.651 ; 13.168 ; 13.228 ;
; SW[9]      ; LEDR[5]     ; 13.938 ; 13.752 ; 14.510 ; 14.315 ;
; SW[9]      ; LEDR[6]     ; 12.718 ; 12.634 ; 13.289 ; 13.197 ;
; SW[9]      ; LEDR[7]     ; 12.894 ; 12.923 ; 13.361 ; 13.428 ;
; SW[9]      ; LEDR[8]     ; 13.446 ; 13.214 ; 13.982 ; 13.742 ;
; SW[9]      ; LEDR[9]     ; 14.145 ; 14.296 ; 14.692 ; 14.857 ;
; SW[9]      ; LEDR[10]    ; 12.397 ; 12.260 ; 12.997 ; 12.860 ;
; SW[9]      ; LEDR[11]    ; 12.162 ; 12.147 ; 12.722 ; 12.698 ;
; SW[9]      ; LEDR[12]    ; 12.909 ; 12.774 ; 13.459 ; 13.316 ;
; SW[9]      ; LEDR[13]    ; 11.519 ; 11.450 ; 12.134 ; 12.056 ;
; SW[9]      ; LEDR[14]    ; 12.937 ; 12.795 ; 13.509 ; 13.359 ;
; SW[9]      ; LEDR[15]    ; 13.826 ; 13.811 ; 14.408 ; 14.384 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[8]      ; LEDR[0]     ; 6.525 ; 6.748 ; 7.497 ; 7.713 ;
; SW[8]      ; LEDR[1]     ; 6.597 ; 6.902 ; 7.493 ; 7.798 ;
; SW[8]      ; LEDR[2]     ; 6.693 ; 6.948 ; 7.618 ; 7.873 ;
; SW[8]      ; LEDR[3]     ; 6.840 ; 7.135 ; 7.772 ; 8.022 ;
; SW[8]      ; LEDR[4]     ; 6.683 ; 6.943 ; 7.682 ; 7.935 ;
; SW[8]      ; LEDR[5]     ; 6.837 ; 7.100 ; 7.741 ; 8.043 ;
; SW[8]      ; LEDR[6]     ; 6.813 ; 7.030 ; 7.811 ; 8.021 ;
; SW[8]      ; LEDR[7]     ; 5.756 ; 5.942 ; 6.699 ; 6.878 ;
; SW[8]      ; LEDR[8]     ; 6.752 ; 6.998 ; 7.698 ; 7.937 ;
; SW[8]      ; LEDR[9]     ; 7.251 ; 7.545 ; 8.240 ; 8.497 ;
; SW[8]      ; LEDR[10]    ; 6.171 ; 6.354 ; 7.115 ; 7.291 ;
; SW[8]      ; LEDR[11]    ; 6.169 ; 6.355 ; 7.127 ; 7.351 ;
; SW[8]      ; LEDR[12]    ; 6.668 ; 6.866 ; 7.637 ; 7.835 ;
; SW[8]      ; LEDR[13]    ; 5.615 ; 5.744 ; 6.525 ; 6.693 ;
; SW[8]      ; LEDR[14]    ; 6.899 ; 7.126 ; 7.897 ; 8.117 ;
; SW[8]      ; LEDR[15]    ; 7.266 ; 7.496 ; 8.191 ; 8.459 ;
; SW[9]      ; LEDR[0]     ; 5.850 ; 6.060 ; 6.719 ; 6.968 ;
; SW[9]      ; LEDR[1]     ; 6.671 ; 6.976 ; 7.604 ; 7.902 ;
; SW[9]      ; LEDR[2]     ; 6.003 ; 6.249 ; 6.926 ; 7.165 ;
; SW[9]      ; LEDR[3]     ; 7.190 ; 7.484 ; 8.111 ; 8.405 ;
; SW[9]      ; LEDR[4]     ; 6.034 ; 6.281 ; 6.919 ; 7.205 ;
; SW[9]      ; LEDR[5]     ; 6.801 ; 7.077 ; 7.686 ; 7.962 ;
; SW[9]      ; LEDR[6]     ; 6.156 ; 6.360 ; 7.041 ; 7.284 ;
; SW[9]      ; LEDR[7]     ; 6.254 ; 6.449 ; 7.179 ; 7.374 ;
; SW[9]      ; LEDR[8]     ; 6.422 ; 6.655 ; 7.297 ; 7.569 ;
; SW[9]      ; LEDR[9]     ; 7.161 ; 7.456 ; 8.057 ; 8.352 ;
; SW[9]      ; LEDR[10]    ; 5.905 ; 6.074 ; 6.801 ; 7.008 ;
; SW[9]      ; LEDR[11]    ; 5.957 ; 6.157 ; 6.853 ; 7.053 ;
; SW[9]      ; LEDR[12]    ; 6.283 ; 6.467 ; 7.196 ; 7.418 ;
; SW[9]      ; LEDR[13]    ; 5.605 ; 5.747 ; 6.523 ; 6.665 ;
; SW[9]      ; LEDR[14]    ; 6.245 ; 6.459 ; 7.130 ; 7.383 ;
; SW[9]      ; LEDR[15]    ; 7.002 ; 7.246 ; 7.901 ; 8.145 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 834        ; 0        ; 23       ; 2        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                        ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 14519      ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                   ; 2400       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 834        ; 0        ; 23       ; 2        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                        ; false path ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                        ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 14519      ; 0        ; 0        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; CLOCK_50                                                                   ; 2400       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 56       ; 0        ; 2        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 356      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                   ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                        ; altera_reserved_tck                                                        ; 56       ; 0        ; 2        ; 0        ;
; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 356      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 8     ; 8    ;
; Unconstrained Input Ports       ; 37    ; 37   ;
; Unconstrained Input Port Paths  ; 113   ; 113  ;
; Unconstrained Output Ports      ; 80    ; 80   ;
; Unconstrained Output Port Paths ; 825   ; 825  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue Apr 23 00:17:12 2013
Info: Command: quartus_sta bitTest -c bitTest
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): TimeQuest Timing Analyzer is analyzing 110 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|jupdate could not be matched with a register
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|jupdate1* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|read could not be matched with a register
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|read1* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|read_req could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|rvalid0* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|wdata[*] could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection
    Info (332050): read_sdc
Warning (332174): Ignored filter at qsta_default_script.tcl(1028): *|alt_jtag_atlantic:*|t_pause* could not be matched with a register
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection
    Info (332050): read_sdc
Info (332104): Reading SDC File: 'qsysOUt/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'bitTest.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]} {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]} {bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SW[17] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_idle was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_dw was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 9.889
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.889         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    12.722         0.000 CLOCK_50 
    Info (332119):    46.697         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.403         0.000 altera_reserved_tck 
    Info (332119):     1.963         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 12.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    12.452         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.717         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.001
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.001         0.000 altera_reserved_tck 
    Info (332119):     6.302         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.681         0.000 CLOCK_50 
    Info (332119):     9.709         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.547         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SW[17] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_idle was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_dw was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.521
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.521         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    13.111         0.000 CLOCK_50 
    Info (332119):    47.137         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.353         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.354         0.000 altera_reserved_tck 
    Info (332119):     1.923         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 13.110
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    13.110         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.028         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.906
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.906         0.000 altera_reserved_tck 
    Info (332119):     5.652         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.689
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.689         0.000 CLOCK_50 
    Info (332119):     9.709         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.477         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SW[17] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_idle was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ArbiterStateMachineNew:arb|current_state.state_dw was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.681         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.253         0.000 CLOCK_50 
    Info (332119):    48.715         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.180         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.182         0.000 altera_reserved_tck 
    Info (332119):     0.738         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.874
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.874         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.185         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.488         0.000 altera_reserved_tck 
    Info (332119):     3.220         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.266
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.266         0.000 CLOCK_50 
    Info (332119):     9.753         0.000 bridgeLOL|up_clocks_0|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.301         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Tue Apr 23 00:17:21 2013
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:09


