#ifndef _SCR_HW_H
#define _SCR_HW_H


// =============== SCR_SAFETY =============== //
#define SCR_SAFETY__RO__rstgen_saf_boot_mode_scr_3_0		0x0000000101000004ull
#define SCR_SAFETY__RO__efusec_manu_cfg_87_64		0x0000000101040018ull
#define SCR_SAFETY__RO__efusec_misc_cfg_7		0x0000000101041801ull
#define SCR_SAFETY__RO__efusec_manu_cfg_88		0x0000000101041901ull
#define SCR_SAFETY__RO__efusec_fa_cfg_0		0x0000000101041a01ull
#define SCR_SAFETY__RO__noc_saf_m_0_i_mainnopendingtrans		0x0000000101080001ull
#define SCR_SAFETY__RO__noc_saf_m_1_i_mainnopendingtrans		0x0000000101080101ull
#define SCR_SAFETY__RO__noc_saf_m_2_i_mainnopendingtrans		0x0000000101080201ull
#define SCR_SAFETY__RO__noc_saf_m_3_i_mainnopendingtrans		0x0000000101080301ull
#define SCR_SAFETY__RO__noc_saf_m_4_i_mainnopendingtrans		0x0000000101080401ull
#define SCR_SAFETY__RO__noc_saf_m_5_i_mainnopendingtrans		0x0000000101080501ull
#define SCR_SAFETY__RO__noc_saf_m_6_i_mainnopendingtrans		0x0000000101080601ull
#define SCR_SAFETY__RO__noc_saf_s_0_t_mainnopendingtrans		0x0000000101080701ull
#define SCR_SAFETY__RO__noc_saf_s_10_t_mainnopendingtrans		0x0000000101080801ull
#define SCR_SAFETY__RO__noc_saf_s_11_t_mainnopendingtrans		0x0000000101080901ull
#define SCR_SAFETY__RO__noc_saf_s_1_t_mainnopendingtrans		0x0000000101080a01ull
#define SCR_SAFETY__RO__noc_saf_s_2_t_mainnopendingtrans		0x0000000101080b01ull
#define SCR_SAFETY__RO__noc_saf_s_3_t_mainnopendingtrans		0x0000000101080c01ull
#define SCR_SAFETY__RO__noc_saf_s_4_t_mainnopendingtrans		0x0000000101080d01ull
#define SCR_SAFETY__RO__noc_saf_s_5_t_mainnopendingtrans		0x0000000101080e01ull
#define SCR_SAFETY__RO__noc_saf_s_6_t_mainnopendingtrans		0x0000000101080f01ull
#define SCR_SAFETY__RO__noc_saf_s_7_t_mainnopendingtrans		0x0000000101081001ull
#define SCR_SAFETY__RO__noc_saf_s_8_t_mainnopendingtrans		0x0000000101081101ull
#define SCR_SAFETY__RO__noc_saf_s_9_t_mainnopendingtrans		0x0000000101081201ull
#define SCR_SAFETY__RO__noc_saf_svreg_t_mainnopendingtrans		0x0000000101081301ull
#define SCR_SAFETY__RO__noc_saf_svreg_mainnopendingtrans		0x0000000101081401ull
#define SCR_SAFETY__RO__noc_mainb_m_0_i_mainnopendingtrans		0x0000000101081501ull
#define SCR_SAFETY__RO__noc_mainb_m_1_i_mainnopendingtrans		0x0000000101081601ull
#define SCR_SAFETY__RO__noc_mainb_m_2_i_mainnopendingtrans		0x0000000101081701ull
#define SCR_SAFETY__RO__noc_mainb_noc_reg_t_mainnopendingtrans		0x0000000101081801ull
#define SCR_SAFETY__RO__noc_mainb_noc_reg_mainnopendingtrans		0x0000000101081901ull
#define SCR_SAFETY__RO__noc_mainb_s_0_t_mainnopendingtrans		0x0000000101081a01ull
#define SCR_SAFETY__RO__noc_mainb_s_1_t_mainnopendingtrans		0x0000000101081b01ull
#define SCR_SAFETY__RO__noc_mainb_s_2_t_mainnopendingtrans		0x0000000101081c01ull
#define SCR_SAFETY__RO__noc_mainb_s_3_t_mainnopendingtrans		0x0000000101081d01ull
#define SCR_SAFETY__RO__noc_mainb_s_4_t_mainnopendingtrans		0x0000000101081e01ull
#define SCR_SAFETY__RO__noc_mainb_s_5_t_mainnopendingtrans		0x0000000101081f01ull
#define SCR_SAFETY__L16__apbmux2_sem1_select		0x0000000202000001ull
#define SCR_SAFETY__L16__apbmux2_ce1_select		0x0000000202000101ull
#define SCR_SAFETY__L16__apbmux2_pwrctrl_select		0x0000000202000201ull
#define SCR_SAFETY__L16__apbmux2_ospi1_select		0x0000000202000301ull
#define SCR_SAFETY__L16__apbmux2_canfd1_select		0x0000000202000401ull
#define SCR_SAFETY__L16__apbmux2_canfd2_select		0x0000000202000501ull
#define SCR_SAFETY__L16__apbmux2_canfd3_select		0x0000000202000601ull
#define SCR_SAFETY__L16__apbmux2_canfd4_select		0x0000000202000701ull
#define SCR_SAFETY__L16__apbmux2_i2c1_select		0x0000000202000801ull
#define SCR_SAFETY__L16__apbmux2_i2c2_select		0x0000000202000901ull
#define SCR_SAFETY__L16__apbmux2_i2c3_select		0x0000000202000a01ull
#define SCR_SAFETY__L16__apbmux2_i2c4_select		0x0000000202000b01ull
#define SCR_SAFETY__L16__apbmux2_timer1_select		0x0000000202000c01ull
#define SCR_SAFETY__L16__apbmux2_timer2_select		0x0000000202000d01ull
#define SCR_SAFETY__L16__apbmux2_uart1_select		0x0000000202040001ull
#define SCR_SAFETY__L16__apbmux2_uart2_select		0x0000000202040101ull
#define SCR_SAFETY__L16__apbmux2_uart3_select		0x0000000202040201ull
#define SCR_SAFETY__L16__apbmux2_uart4_select		0x0000000202040301ull
#define SCR_SAFETY__L16__apbmux2_uart5_select		0x0000000202040401ull
#define SCR_SAFETY__L16__apbmux2_uart6_select		0x0000000202040501ull
#define SCR_SAFETY__L16__apbmux2_uart7_select		0x0000000202040601ull
#define SCR_SAFETY__L16__apbmux2_uart8_select		0x0000000202040701ull
#define SCR_SAFETY__L16__apbmux2_enet1_select		0x0000000202040801ull
#define SCR_SAFETY__L16__apbmux2_pwm1_select		0x0000000202040901ull
#define SCR_SAFETY__L16__apbmux2_pwm2_select		0x0000000202040a01ull
#define SCR_SAFETY__L16__apbmux2_wdt1_select		0x0000000202040b01ull
#define SCR_SAFETY__L16__apbmux2_dma1_select		0x0000000202040c01ull
#define SCR_SAFETY__L16__apbmux2_rc_24m_select		0x0000000202040d01ull
#define SCR_SAFETY__L16__apbmux2_iram1_select		0x0000000202040e01ull
#define SCR_SAFETY__L16__apbmux2_pll1_select		0x0000000202080001ull
#define SCR_SAFETY__L16__apbmux2_pll2_select		0x0000000202080101ull
#define SCR_SAFETY__L16__apbmux2_pvt_sns_saf_select		0x0000000202080201ull
#define SCR_SAFETY__L16__apbmux2_bipc_enet1_select		0x0000000202080301ull
#define SCR_SAFETY__L16__apbmux2_i2s_sc1_select		0x0000000202080401ull
#define SCR_SAFETY__L16__apbmux2_i2s_sc2_select		0x0000000202080501ull
#define SCR_SAFETY__L16__apbmux2_spi1_select		0x0000000202080601ull
#define SCR_SAFETY__L16__apbmux2_spi2_select		0x0000000202080701ull
#define SCR_SAFETY__L16__apbmux2_spi3_select		0x0000000202080801ull
#define SCR_SAFETY__L16__apbmux2_spi4_select		0x0000000202080901ull
#define SCR_SAFETY__L16__apbmux2_xtal_saf_select		0x0000000202080b01ull
#define SCR_SAFETY__L16__axislvmux_iram1_select		0x0000000202080c01ull
#define SCR_SAFETY__L16__axislvmux_ospi1_select		0x0000000202080d01ull
#define SCR_SAFETY__L16__axislvmux_dma1_select		0x0000000202080e01ull
#define SCR_SAFETY__L16__axislvmux_ce1_select		0x0000000202080f01ull
#define SCR_SAFETY__L16__apbmux2_tm_select		0x00000002020c0001ull
#define SCR_SAFETY__L16__apbmux2_rc_rtc_select		0x00000002020c0101ull
#define SCR_SAFETY__L16__apbmux2_iomux_ctrl_rtc_select		0x00000002020c0201ull
#define SCR_SAFETY__L16__apbmux2_xtal_rtc_select		0x00000002020c0301ull
#define SCR_SAFETY__L16__apbmux2_rtc1_select		0x00000002020c0401ull
#define SCR_SAFETY__L16__apbmux2_rtc2_select		0x00000002020c0501ull
#define SCR_SAFETY__L16__apbmux2_pmu_select		0x00000002020c0601ull
#define SCR_SAFETY__L16__apbmux2_rstgen_rtc_select		0x00000002020c0701ull
#define SCR_SAFETY__L16__apbmux2_sec_storage1_select		0x00000002020c0801ull
#define SCR_SAFETY__L16__apbmux2_sec_storage2_select		0x00000002020c0901ull
#define SCR_SAFETY__L16__apbmux2_eic_safe_select		0x00000002020c0a01ull
#define SCR_SAFETY__L16__apbmux2_gpv_hpib_select		0x00000002020c0b01ull
#define SCR_SAFETY__L16__ce1_key_perctrl_scr_key_enable_15_0		0x0000000202100010ull
#define SCR_SAFETY__L16__mpc_dma1_resp_err_dis		0x0000000202141001ull
#define SCR_SAFETY__L16__mpc_ce1_resp_err_dis		0x0000000202141101ull
#define SCR_SAFETY__L16__mpc_iram1_resp_err_dis		0x0000000202141201ull
#define SCR_SAFETY__L16__mpc_ospi1_resp_err_dis		0x0000000202141301ull
#define SCR_SAFETY__L16__ppc_apbdecmux1b_resp_err_dis		0x0000000202141401ull
#define SCR_SAFETY__L16__rpc_saf_resp_err_dis		0x0000000202141501ull
#define SCR_SAFETY__L16__gpio_mux1_gpio_sel_15_0		0x0000000202300010ull
#define SCR_SAFETY__L16__gpio_mux1_gpio_sel_31_16		0x0000000202340010ull
#define SCR_SAFETY__L16__gpio_mux1_gpio_sel_47_32		0x0000000202380010ull
#define SCR_SAFETY__L16__gpio_mux_saf_gpio_sel_15_0		0x00000002023c0010ull
#define SCR_SAFETY__L16__gpio_mux_saf_gpio_sel_31_16		0x0000000202400010ull
#define SCR_SAFETY__L16__gpio_mux_saf_gpio_sel_47_32		0x0000000202440010ull
#define SCR_SAFETY__L16__gpio_mux_saf_gpio_sel_63_48		0x0000000202480010ull
#define SCR_SAFETY__L16__gpio_mux_saf_gpio_sel_79_64		0x00000002024c0010ull
#define SCR_SAFETY__L16__gpio_mux_saf_gpio_sel_95_80		0x0000000202500010ull
#define SCR_SAFETY__L16__tbu11_byp_mux_bypass		0x0000000202540001ull
#define SCR_SAFETY__L16__tbu12_byp_mux_bypass		0x0000000202540101ull
#define SCR_SAFETY__L16__tbu13_byp_mux_bypass		0x0000000202540201ull
#define SCR_SAFETY__L16__fsrefclk_saf_src_sel_1_0		0x0000000202580002ull
#define SCR_SAFETY__L16__fsrefclk_saf_xtal_cg_en		0x0000000202580201ull
#define SCR_SAFETY__L16__fsrefclk_saf_fs_rc_en		0x0000000202580301ull
#define SCR_SAFETY__L16__fsrefclk_saf_fs_xtal_en		0x0000000202580401ull
#define SCR_SAFETY__L16__cr5_saf_dccminp_0		0x00000002025c0001ull
#define SCR_SAFETY__L16__cr5_saf_dccminp2_0		0x00000002025c0101ull
#define SCR_SAFETY__L31__remap_cr5_saf_aw_addr_offset_19_0		0x0000000304000014ull
#define SCR_SAFETY__L31__remap_cr5_saf_aw_remap_ovrd_en		0x0000000304001401ull
#define SCR_SAFETY__L31__remap_cr5_saf_ar_addr_offset_19_0		0x0000000304000014ull
#define SCR_SAFETY__L31__remap_cr5_saf_ar_remap_ovrd_en		0x0000000304001401ull
#define SCR_SAFETY__L31__noc_saf_firewall_mainfw_enable		0x0000000304040001ull
#define SCR_SAFETY__L31__cr5_saf_dbgen		0x0000000304080001ull
#define SCR_SAFETY__L31__cr5_saf_niden		0x0000000304080101ull
#define SCR_SAFETY__L31__remap_ospi1_imagd_2nd_offset_19_0		0x00000003040c0014ull
#define SCR_SAFETY__L31__remap_ospi1_remap_en		0x00000003040c1401ull
#define SCR_SAFETY__L31__remap_ospi1_imagd_2nd_low_limit_19_0		0x0000000304100014ull
#define SCR_SAFETY__L31__remap_ospi1_imagd_2nd_up_limit_19_0		0x0000000304140014ull
#define SCR_SAFETY__L31__pvt_sns_saf_fuse_pvt_11_0		0x000000030418000cull
#define SCR_SAFETY__L31__por_rtc_hyst0_1_0		0x00000003041c0002ull
#define SCR_SAFETY__L31__por_rtc_hyst1_1_0		0x00000003041c0202ull
#define SCR_SAFETY__L31__por_saf_hyst0_1_0		0x0000000304200002ull
#define SCR_SAFETY__L31__por_saf_hyst1_1_0		0x0000000304200202ull
#define SCR_SAFETY__L31__por_saf_por_pd		0x0000000304200401ull
#define SCR_SAFETY__L31__por_saf_vddio_val_on_2_0		0x0000000304200503ull
#define SCR_SAFETY__L31__por_saf_vddio_val_off_2_0		0x0000000304200803ull
#define SCR_SAFETY__L31__por_saf_vdd_val_on_2_0		0x0000000304200b03ull
#define SCR_SAFETY__L31__por_saf_vdd_val_off_2_0		0x0000000304200e03ull
#define SCR_SAFETY__L31__por_saf_wait_time_2_0		0x0000000304201103ull
#define SCR_SAFETY__RW__remap_cr5_saf_aw_irq_en		0x0000000000000001ull
#define SCR_SAFETY__RW__remap_cr5_saf_aw_irq_w1c		0x0000000000000101ull
#define SCR_SAFETY__RW__remap_cr5_saf_ar_irq_en		0x0000000000000201ull
#define SCR_SAFETY__RW__remap_cr5_saf_ar_irq_w1c		0x0000000000000301ull
#define SCR_SAFETY__RW__ce1_security_violation_6		0x0000000000040001ull
#define SCR_SAFETY__RW__ce2_security_violation_6		0x0000000000040001ull
#define SCR_SAFETY__RW__sec_storage1_secure_violation_6		0x0000000000040001ull
#define SCR_SAFETY__RW__sec_storage2_secure_violation_6		0x0000000000040001ull
#define SCR_SAFETY__RW__spi1_i_opmode		0x0000000000080001ull
#define SCR_SAFETY__RW__spi2_i_opmode		0x00000000000c0001ull
#define SCR_SAFETY__RW__spi3_i_opmode		0x0000000000100001ull
#define SCR_SAFETY__RW__spi4_i_opmode		0x0000000000140001ull
#define SCR_SAFETY__RW__timer1_lp_mode		0x0000000000180001ull
#define SCR_SAFETY__RW__timer2_lp_mode		0x00000000001c0001ull
#define SCR_SAFETY__RW__pio_i2s_sc12_oectrl_1_0		0x0000000000240002ull
#define SCR_SAFETY__RW__saf_debug_mode		0x0000000000280001ull
#define SCR_SAFETY__RW__enet1_pps_stretch_cfg_i_31_0		0x00000000002c0020ull
#define SCR_SAFETY__RW__io_safe_prefgen_vddio_jtag_lpm		0x0000000000300001ull
#define SCR_SAFETY__RW__io_safe_prefgen_vddio_qspi1_lpm		0x0000000000300101ull
#define SCR_SAFETY__RW__io_safe_prefgen_vddio_rgmii1_lpm		0x0000000000300201ull
#define SCR_SAFETY__RW__io_safe_prefgen_vddio_gpio_a_lpm		0x0000000000300301ull
#define SCR_SAFETY__RW__io_safe_prefgen_vddio_gpio_b_lpm		0x0000000000300401ull
#define SCR_SAFETY__RW__ddr_ss_pwrokin_aon		0x0000000000340001ull
#define SCR_SAFETY__R16W16__canfd1_canfd_debounce_time_3_0		0x0000000406000004ull
#define SCR_SAFETY__R16W16__canfd1_ipg_stop		0x0000000406000401ull
#define SCR_SAFETY__R16W16__canfd1_ipg_doze		0x0000000406000501ull
#define SCR_SAFETY__R16W16__canfd2_canfd_debounce_time_3_0		0x0000000406040004ull
#define SCR_SAFETY__R16W16__canfd2_ipg_stop		0x0000000406040401ull
#define SCR_SAFETY__R16W16__canfd2_ipg_doze		0x0000000406040501ull
#define SCR_SAFETY__R16W16__canfd3_canfd_debounce_time_3_0		0x0000000406080004ull
#define SCR_SAFETY__R16W16__canfd3_ipg_stop		0x0000000406080401ull
#define SCR_SAFETY__R16W16__canfd3_ipg_doze		0x0000000406080501ull
#define SCR_SAFETY__R16W16__canfd4_canfd_debounce_time_3_0		0x00000004060c0004ull
#define SCR_SAFETY__R16W16__canfd4_ipg_stop		0x00000004060c0401ull
#define SCR_SAFETY__R16W16__canfd4_ipg_doze		0x00000004060c0501ull
#define SCR_SAFETY__R16W16__enet1_csysreq_i		0x0000000406100001ull
#define SCR_SAFETY__R16W16__enet1_cmp_sel		0x0000000406100101ull
#define SCR_SAFETY__R16W16__enet1_cpt_sel		0x0000000406100201ull
#define SCR_SAFETY__R16W16__enet1_phy_intf_sel_i_2_0		0x0000000406100303ull
#define SCR_SAFETY__R16W16__enet1_sbd_flowctrl_i_4_0		0x0000000406100605ull
#define SCR_SAFETY__R16W16__enet1_rmii_clk_oe		0x0000000406100b01ull
#define SCR_SAFETY__R16W16__enet1_cap_comp_0_oe		0x0000000406100c01ull
#define SCR_SAFETY__R16W16__enet1_cap_comp_1_oe		0x0000000406100d01ull
#define SCR_SAFETY__R16W16__enet1_cap_comp_2_oe		0x0000000406100e01ull
#define SCR_SAFETY__R16W16__enet1_cap_comp_3_oe		0x0000000406100f01ull
#define SCR_SAFETY__R16W16__tbu11_pmusnapshot_req		0x0000000406140001ull
#define SCR_SAFETY__R16W16__tbu11_qreqn_cg		0x0000000406140101ull
#define SCR_SAFETY__R16W16__tbu12_pmusnapshot_req		0x0000000406180001ull
#define SCR_SAFETY__R16W16__tbu12_qreqn_cg		0x0000000406180101ull
#define SCR_SAFETY__R16W16__tbu13_pmusnapshot_req		0x00000004061c0001ull
#define SCR_SAFETY__R16W16__tbu13_qreqn_cg		0x00000004061c0101ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_rtc_power_lat_clr		0x0000000406200001ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_saf_power_lat_clr		0x0000000406200101ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_ap_power_lat_clr		0x0000000406200201ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_rtc_power_lat_clr		0x0000000406240001ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_saf_power_lat_clr		0x0000000406240101ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_ap_power_lat_clr		0x0000000406240201ull
#define SCR_SAFETY__R16W16__noc_saf_m_0_maindupl_sgleccerr_siglat_scr_clr		0x0000000406280001ull
#define SCR_SAFETY__R16W16__noc_saf_m_0_mainmain_sgleccerr_siglat_scr_clr		0x0000000406280101ull
#define SCR_SAFETY__R16W16__noc_saf_m_1_maindupl_sgleccerr_siglat_scr_clr		0x0000000406280201ull
#define SCR_SAFETY__R16W16__noc_saf_m_1_mainmain_sgleccerr_siglat_scr_clr		0x0000000406280301ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_mainmain_sglaraddreccerr_siglat_scr_clr		0x0000000406280401ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_mainmain_sglawaddreccerr_siglat_scr_clr		0x0000000406280501ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_mainmain_sgldataeccerr_siglat_scr_clr		0x0000000406280601ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_maindupl_sglaraddreccerr_siglat_scr_clr		0x0000000406280701ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_maindupl_sglawaddreccerr_siglat_scr_clr		0x0000000406280801ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_maindupl_sgldataeccerr_siglat_scr_clr		0x0000000406280901ull
#define SCR_SAFETY__R16W16__noc_mainb_m_0_mainsglaraddreccerr_siglat_scr_clr		0x0000000406280a01ull
#define SCR_SAFETY__R16W16__noc_mainb_m_0_mainsglawaddreccerr_siglat_scr_clr		0x0000000406280b01ull
#define SCR_SAFETY__R16W16__noc_mainb_m_0_mainsgldataeccerr_siglat_scr_clr		0x0000000406280c01ull
#define SCR_SAFETY__R16W16__noc_saf_s_0_maindupl_sgleccerr_siglat_scr_clr		0x00000004062c0001ull
#define SCR_SAFETY__R16W16__noc_saf_s_0_mainmain_sgleccerr_siglat_scr_clr		0x00000004062c0101ull
#define SCR_SAFETY__R16W16__noc_saf_s_1_maindupl_sgldataeccerr_siglat_scr_clr		0x00000004062c0201ull
#define SCR_SAFETY__R16W16__noc_saf_s_1_mainmain_sgldataeccerr_siglat_scr_clr		0x00000004062c0301ull
#define SCR_SAFETY__R16W16__noc_saf_s_2_maindupl_sgldataeccerr_siglat_scr_clr		0x00000004062c0401ull
#define SCR_SAFETY__R16W16__noc_saf_s_2_mainmain_sgldataeccerr_siglat_scr_clr		0x00000004062c0501ull
#define SCR_SAFETY__R16W16__noc_saf_s_4_maindupl_sgldataeccerr_siglat_scr_clr		0x00000004062c0601ull
#define SCR_SAFETY__R16W16__noc_saf_s_4_mainmain_sgldataeccerr_siglat_scr_clr		0x00000004062c0701ull
#define SCR_SAFETY__R16W16__cr5_saf_aximcorr0_siglat_scr_clr		0x0000000406300001ull
#define SCR_SAFETY__R16W16__cr5_saf_axiscorr0_siglat_scr_clr		0x0000000406300101ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxcorr0_siglat_scr_clr		0x0000000406300201ull
#define SCR_SAFETY__R16W16__cr5_saf_pphcorr0_siglat_scr_clr		0x0000000406300301ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_0_siglat_scr_clr		0x0000000406300401ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_1_siglat_scr_clr		0x0000000406300501ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_2_siglat_scr_clr		0x0000000406300601ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_3_siglat_scr_clr		0x0000000406300701ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_4_siglat_scr_clr		0x0000000406300801ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_0_siglat_scr_clr		0x0000000406300901ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_1_siglat_scr_clr		0x0000000406300a01ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_2_siglat_scr_clr		0x0000000406300b01ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_3_siglat_scr_clr		0x0000000406300c01ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_4_siglat_scr_clr		0x0000000406300d01ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_0_siglat_scr_clr		0x0000000406300e01ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_1_siglat_scr_clr		0x0000000406300f01ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_2_siglat_scr_clr		0x0000000406340001ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_3_siglat_scr_clr		0x0000000406340101ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_4_siglat_scr_clr		0x0000000406340201ull
#define SCR_SAFETY__R16W16__cr5_saf_dccmout_0_siglat_scr_clr		0x0000000406340301ull
#define SCR_SAFETY__R16W16__cr5_saf_dccmout2_0_siglat_scr_clr		0x0000000406340401ull
#define SCR_SAFETY__R16W16__canfd1_ipg_stop_ack		0x0000000406001001ull
#define SCR_SAFETY__R16W16__canfd1_can_lpm_ack		0x0000000406001101ull
#define SCR_SAFETY__R16W16__canfd2_ipg_stop_ack		0x0000000406041001ull
#define SCR_SAFETY__R16W16__canfd2_can_lpm_ack		0x0000000406041101ull
#define SCR_SAFETY__R16W16__canfd3_ipg_stop_ack		0x0000000406081001ull
#define SCR_SAFETY__R16W16__canfd3_can_lpm_ack		0x0000000406081101ull
#define SCR_SAFETY__R16W16__canfd4_ipg_stop_ack		0x00000004060c1001ull
#define SCR_SAFETY__R16W16__canfd4_can_lpm_ack		0x00000004060c1101ull
#define SCR_SAFETY__R16W16__enet1_csysack_o		0x0000000406101001ull
#define SCR_SAFETY__R16W16__enet1_cactive_o		0x0000000406101101ull
#define SCR_SAFETY__R16W16__tbu11_pmusnapshot_ack		0x0000000406141001ull
#define SCR_SAFETY__R16W16__tbu11_qacceptn_cg		0x0000000406141101ull
#define SCR_SAFETY__R16W16__tbu11_qactive_cg		0x0000000406141201ull
#define SCR_SAFETY__R16W16__tbu11_qdeny_cg		0x0000000406141301ull
#define SCR_SAFETY__R16W16__tbu12_pmusnapshot_ack		0x0000000406181001ull
#define SCR_SAFETY__R16W16__tbu12_qacceptn_cg		0x0000000406181101ull
#define SCR_SAFETY__R16W16__tbu12_qactive_cg		0x0000000406181201ull
#define SCR_SAFETY__R16W16__tbu12_qdeny_cg		0x0000000406181301ull
#define SCR_SAFETY__R16W16__tbu13_pmusnapshot_ack		0x00000004061c1001ull
#define SCR_SAFETY__R16W16__tbu13_qacceptn_cg		0x00000004061c1101ull
#define SCR_SAFETY__R16W16__tbu13_qactive_cg		0x00000004061c1201ull
#define SCR_SAFETY__R16W16__tbu13_qdeny_cg		0x00000004061c1301ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_rtc_power_loss		0x0000000406201001ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_saf_power_loss		0x0000000406201101ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_ap_power_loss		0x0000000406201201ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_rtc_power_lat		0x0000000406201301ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_saf_power_lat		0x0000000406201401ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_ap_power_lat		0x0000000406201501ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_rtc_power_lat_clr_ack		0x0000000406201601ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_saf_power_lat_clr_ack		0x0000000406201701ull
#define SCR_SAFETY__R16W16__pwr_lat_rtc_ap_power_lat_clr_ack		0x0000000406201801ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_rtc_power_loss		0x0000000406241001ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_saf_power_loss		0x0000000406241101ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_ap_power_loss		0x0000000406241201ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_rtc_power_lat		0x0000000406241301ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_saf_power_lat		0x0000000406241401ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_ap_power_lat		0x0000000406241501ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_rtc_power_lat_clr_ack		0x0000000406241601ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_saf_power_lat_clr_ack		0x0000000406241701ull
#define SCR_SAFETY__R16W16__pwr_lat_saf_ap_power_lat_clr_ack		0x0000000406241801ull
#define SCR_SAFETY__R16W16__noc_saf_m_0_maindupl_sgleccerr_siglat_scr_clr_ack		0x0000000406281001ull
#define SCR_SAFETY__R16W16__noc_saf_m_0_mainmain_sgleccerr_siglat_scr_clr_ack		0x0000000406281101ull
#define SCR_SAFETY__R16W16__noc_saf_m_1_maindupl_sgleccerr_siglat_scr_clr_ack		0x0000000406281201ull
#define SCR_SAFETY__R16W16__noc_saf_m_1_mainmain_sgleccerr_siglat_scr_clr_ack		0x0000000406281301ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_mainmain_sglaraddreccerr_siglat_scr_clr_ack		0x0000000406281401ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_mainmain_sglawaddreccerr_siglat_scr_clr_ack		0x0000000406281501ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_mainmain_sgldataeccerr_siglat_scr_clr_ack		0x0000000406281601ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_maindupl_sglaraddreccerr_siglat_scr_clr_ack		0x0000000406281701ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_maindupl_sglawaddreccerr_siglat_scr_clr_ack		0x0000000406281801ull
#define SCR_SAFETY__R16W16__noc_saf_m_4_maindupl_sgldataeccerr_siglat_scr_clr_ack		0x0000000406281901ull
#define SCR_SAFETY__R16W16__noc_mainb_m_0_mainsglaraddreccerr_siglat_scr_clr_ack		0x0000000406281a01ull
#define SCR_SAFETY__R16W16__noc_mainb_m_0_mainsglawaddreccerr_siglat_scr_clr_ack		0x0000000406281b01ull
#define SCR_SAFETY__R16W16__noc_mainb_m_0_mainsgldataeccerr_siglat_scr_clr_ack		0x0000000406281c01ull
#define SCR_SAFETY__R16W16__noc_saf_s_0_maindupl_sgleccerr_siglat_scr_clr_ack		0x00000004062c1001ull
#define SCR_SAFETY__R16W16__noc_saf_s_0_mainmain_sgleccerr_siglat_scr_clr_ack		0x00000004062c1101ull
#define SCR_SAFETY__R16W16__noc_saf_s_1_maindupl_sgldataeccerr_siglat_scr_clr_ack		0x00000004062c1201ull
#define SCR_SAFETY__R16W16__noc_saf_s_1_mainmain_sgldataeccerr_siglat_scr_clr_ack		0x00000004062c1301ull
#define SCR_SAFETY__R16W16__noc_saf_s_2_maindupl_sgldataeccerr_siglat_scr_clr_ack		0x00000004062c1401ull
#define SCR_SAFETY__R16W16__noc_saf_s_2_mainmain_sgldataeccerr_siglat_scr_clr_ack		0x00000004062c1501ull
#define SCR_SAFETY__R16W16__noc_saf_s_4_maindupl_sgldataeccerr_siglat_scr_clr_ack		0x00000004062c1601ull
#define SCR_SAFETY__R16W16__noc_saf_s_4_mainmain_sgldataeccerr_siglat_scr_clr_ack		0x00000004062c1701ull
#define SCR_SAFETY__R16W16__cr5_saf_aximcorr0_siglat_scr_clr_ack		0x0000000406301001ull
#define SCR_SAFETY__R16W16__cr5_saf_axiscorr0_siglat_scr_clr_ack		0x0000000406301101ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxcorr0_siglat_scr_clr_ack		0x0000000406301201ull
#define SCR_SAFETY__R16W16__cr5_saf_pphcorr0_siglat_scr_clr_ack		0x0000000406301301ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_0_siglat_scr_clr_ack		0x0000000406301401ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_1_siglat_scr_clr_ack		0x0000000406301501ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_2_siglat_scr_clr_ack		0x0000000406301601ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_3_siglat_scr_clr_ack		0x0000000406301701ull
#define SCR_SAFETY__R16W16__cr5_saf_aximfatal0_4_siglat_scr_clr_ack		0x0000000406301801ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_0_siglat_scr_clr_ack		0x0000000406301901ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_1_siglat_scr_clr_ack		0x0000000406301a01ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_2_siglat_scr_clr_ack		0x0000000406301b01ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_3_siglat_scr_clr_ack		0x0000000406301c01ull
#define SCR_SAFETY__R16W16__cr5_saf_axisfatal0_4_siglat_scr_clr_ack		0x0000000406301d01ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_0_siglat_scr_clr_ack		0x0000000406301e01ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_1_siglat_scr_clr_ack		0x0000000406301f01ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_2_siglat_scr_clr_ack		0x0000000406341001ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_3_siglat_scr_clr_ack		0x0000000406341101ull
#define SCR_SAFETY__R16W16__cr5_saf_ppxfatal0_4_siglat_scr_clr_ack		0x0000000406341201ull
#define SCR_SAFETY__R16W16__cr5_saf_dccmout_0_siglat_scr_clr_ack		0x0000000406341301ull
#define SCR_SAFETY__R16W16__cr5_saf_dccmout2_0_siglat_scr_clr_ack		0x0000000406341401ull

// =============== SCR_SEC =============== //
#define SCR_SEC__L16__ce2_key_perctrl_scr_key_enable_15_0		0x0000010202000010ull
#define SCR_SEC__L16__ce2_key_perctrl_scr_key_enable_31_16		0x0000010202040010ull
#define SCR_SEC__L16__ce2_key_perctrl_scr_key_enable_47_32		0x0000010202080010ull
#define SCR_SEC__L16__ce2_key_perctrl_scr_key_enable_63_48		0x00000102020c0010ull
#define SCR_SEC__L16__ce2_key_perctrl_scr_key_enable_79_64		0x0000010202100010ull
#define SCR_SEC__L16__ce2_key_perctrl_scr_key_enable_95_80		0x0000010202140010ull
#define SCR_SEC__L16__ce2_key_perctrl_scr_key_enable_111_96		0x0000010202180010ull
#define SCR_SEC__L16__ce2_key_perctrl_scr_key_enable_127_112		0x00000102021c0010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_15_0		0x0000010202200010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_31_16		0x0000010202240010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_47_32		0x0000010202280010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_63_48		0x00000102022c0010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_79_64		0x0000010202300010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_95_80		0x0000010202340010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_111_96		0x0000010202380010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_127_112		0x00000102023c0010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_143_128		0x0000010202400010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_159_144		0x0000010202440010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_175_160		0x0000010202480010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_191_176		0x00000102024c0010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_207_192		0x0000010202500010ull
#define SCR_SEC__L16__gpio_mux_sec_gpio_sel_215_208		0x0000010202540008ull
#define SCR_SEC__L16__gpio_mux2_gpio_sel_15_0		0x0000010202580010ull
#define SCR_SEC__L16__gpio_mux2_gpio_sel_31_16		0x00000102025c0010ull
#define SCR_SEC__L16__gpio_mux2_gpio_sel_47_32		0x0000010202600010ull
#define SCR_SEC__L16__gpio_mux2_gpio_sel_63_48		0x0000010202640010ull
#define SCR_SEC__L16__gpio_mux2_gpio_sel_79_64		0x0000010202680010ull
#define SCR_SEC__L16__gpio_mux2_gpio_sel_95_80		0x00000102026c0010ull
#define SCR_SEC__L16__gpio_mux2_gpio_sel_107_96		0x000001020270000cull
#define SCR_SEC__L16__tbu0_byp_mux_bypass		0x0000010202740001ull
#define SCR_SEC__L16__tbu1_byp_mux_bypass		0x0000010202740101ull
#define SCR_SEC__L16__tbu2_byp_mux_bypass		0x0000010202740201ull
#define SCR_SEC__L16__tbu3_byp_mux_bypass		0x0000010202740301ull
#define SCR_SEC__L16__tbu4_byp_mux_bypass		0x0000010202740401ull
#define SCR_SEC__L16__tbu5_byp_mux_bypass		0x0000010202740501ull
#define SCR_SEC__L16__tbu6_byp_mux_bypass		0x0000010202740601ull
#define SCR_SEC__L16__tbu8_byp_mux_bypass		0x0000010202740801ull
#define SCR_SEC__L16__tbu9_byp_mux_bypass		0x0000010202740901ull
#define SCR_SEC__L16__tbu10_byp_mux_bypass		0x0000010202740a01ull
#define SCR_SEC__L16__tbu14_byp_mux_bypass		0x0000010202740b01ull
#define SCR_SEC__L16__tbu15_byp_mux_bypass		0x0000010202740c01ull
#define SCR_SEC__L16__fsrefclk_sec_src_sel_1_0		0x0000010202780002ull
#define SCR_SEC__L16__fsrefclk_sec_xtal_cg_en		0x0000010202780201ull
#define SCR_SEC__L16__fsrefclk_sec_fs_rc_en		0x0000010202780301ull
#define SCR_SEC__L16__fsrefclk_sec_fs_xtal_en		0x0000010202780401ull
#define SCR_SEC__L16__fsrefclk_hpi_src_sel_1_0		0x00000102027c0002ull
#define SCR_SEC__L16__fsrefclk_hpi_xtal_cg_en		0x00000102027c0201ull
#define SCR_SEC__L16__fsrefclk_hpi_fs_rc_en		0x00000102027c0301ull
#define SCR_SEC__L16__fsrefclk_hpi_fs_xtal_en		0x00000102027c0401ull
#define SCR_SEC__L16__fsrefclk_cpu1_src_sel_1_0		0x0000010202800002ull
#define SCR_SEC__L16__fsrefclk_cpu1_xtal_cg_en		0x0000010202800201ull
#define SCR_SEC__L16__fsrefclk_cpu1_fs_rc_en		0x0000010202800301ull
#define SCR_SEC__L16__fsrefclk_cpu1_fs_xtal_en		0x0000010202800401ull
#define SCR_SEC__L16__fsrefclk_cpu2_src_sel_1_0		0x0000010202840002ull
#define SCR_SEC__L16__fsrefclk_cpu2_xtal_cg_en		0x0000010202840201ull
#define SCR_SEC__L16__fsrefclk_cpu2_fs_rc_en		0x0000010202840301ull
#define SCR_SEC__L16__fsrefclk_cpu2_fs_xtal_en		0x0000010202840401ull
#define SCR_SEC__L16__fsrefclk_gpu1_src_sel_1_0		0x0000010202880002ull
#define SCR_SEC__L16__fsrefclk_gpu1_xtal_cg_en		0x0000010202880201ull
#define SCR_SEC__L16__fsrefclk_gpu1_fs_rc_en		0x0000010202880301ull
#define SCR_SEC__L16__fsrefclk_gpu1_fs_xtal_en		0x0000010202880401ull
#define SCR_SEC__L16__fsrefclk_gpu2_src_sel_1_0		0x00000102028c0002ull
#define SCR_SEC__L16__fsrefclk_gpu2_xtal_cg_en		0x00000102028c0201ull
#define SCR_SEC__L16__fsrefclk_gpu2_fs_rc_en		0x00000102028c0301ull
#define SCR_SEC__L16__fsrefclk_gpu2_fs_xtal_en		0x00000102028c0401ull
#define SCR_SEC__L16__fsrefclk_his_src_sel_1_0		0x0000010202900002ull
#define SCR_SEC__L16__fsrefclk_his_xtal_cg_en		0x0000010202900201ull
#define SCR_SEC__L16__fsrefclk_his_fs_rc_en		0x0000010202900301ull
#define SCR_SEC__L16__fsrefclk_his_fs_xtal_en		0x0000010202900401ull
#define SCR_SEC__L16__fsrefclk_vpu_src_sel_1_0		0x0000010202940002ull
#define SCR_SEC__L16__fsrefclk_vpu_xtal_cg_en		0x0000010202940201ull
#define SCR_SEC__L16__fsrefclk_vpu_fs_rc_en		0x0000010202940301ull
#define SCR_SEC__L16__fsrefclk_vpu_fs_xtal_en		0x0000010202940401ull
#define SCR_SEC__L16__fsrefclk_vsn_src_sel_1_0		0x00000102029c0002ull
#define SCR_SEC__L16__fsrefclk_vsn_xtal_cg_en		0x00000102029c0201ull
#define SCR_SEC__L16__fsrefclk_vsn_fs_rc_en		0x00000102029c0301ull
#define SCR_SEC__L16__fsrefclk_vsn_fs_xtal_en		0x00000102029c0401ull
#define SCR_SEC__L16__fsrefclk_disp_src_sel_1_0		0x0000010202a00002ull
#define SCR_SEC__L16__fsrefclk_disp_xtal_cg_en		0x0000010202a00201ull
#define SCR_SEC__L16__fsrefclk_disp_fs_rc_en		0x0000010202a00301ull
#define SCR_SEC__L16__fsrefclk_disp_fs_xtal_en		0x0000010202a00401ull
#define SCR_SEC__L16__ddr_ss_fsrefclk_src_sel_1_0		0x0000010202a40002ull
#define SCR_SEC__L16__ddr_ss_fsrefclk_xtal_cg_en		0x0000010202a40201ull
#define SCR_SEC__L16__ddr_ss_fsrefclk_fs_rc_en		0x0000010202a40301ull
#define SCR_SEC__L16__ddr_ss_fsrefclk_fs_xtal_en		0x0000010202a40401ull
#define SCR_SEC__L16__mac_resp_err_dis		0x0000010202a81001ull
#define SCR_SEC__L16__mpc_ce2_resp_err_dis		0x0000010202a81201ull
#define SCR_SEC__L16__mpc_iram2_resp_err_dis		0x0000010202a81301ull
#define SCR_SEC__L16__mpc_iram3_resp_err_dis		0x0000010202a81401ull
#define SCR_SEC__L16__mpc_iram4_resp_err_dis		0x0000010202a81501ull
#define SCR_SEC__L16__mpc_sec_platform_resp_err_dis		0x0000010202a81601ull
#define SCR_SEC__L16__mpc_mp_platform_resp_err_dis		0x0000010202a81701ull
#define SCR_SEC__L16__mpc_romc2_resp_err_dis		0x0000010202a81801ull
#define SCR_SEC__L16__mpc_ospi2_resp_err_dis		0x0000010202a81901ull
#define SCR_SEC__L16__mpc_gic2_resp_err_dis		0x0000010202a81a01ull
#define SCR_SEC__L16__mpc_gic3_resp_err_dis		0x0000010202a81b01ull
#define SCR_SEC__L16__mpc_mu_resp_err_dis		0x0000010202a81c01ull
#define SCR_SEC__L16__ppc_apbdecmux2_resp_err_dis		0x0000010202a81d01ull
#define SCR_SEC__L16__ppc_apbdecmux3_resp_err_dis		0x0000010202a81e01ull
#define SCR_SEC__L16__ppc_ce2_resp_err_dis		0x0000010202a81f01ull
#define SCR_SEC__L16__ppc_apbdecmux4_resp_err_dis		0x0000010202ac1001ull
#define SCR_SEC__L16__ppc_apbdecmux5_resp_err_dis		0x0000010202ac1101ull
#define SCR_SEC__L16__ppc_apbdecmux6_resp_err_dis		0x0000010202ac1201ull
#define SCR_SEC__L16__ppc_apbdecmux7b_resp_err_dis		0x0000010202ac1301ull
#define SCR_SEC__L16__ppc_apbdecmux8_resp_err_dis		0x0000010202ac1401ull
#define SCR_SEC__L16__ppc_ddr_cfg_resp_err_dis		0x0000010202ac1501ull
#define SCR_SEC__L16__ppc_tcu_resp_err_dis		0x0000010202ac1601ull
#define SCR_SEC__L16__ppc_cssys_resp_err_dis		0x0000010202ac1701ull
#define SCR_SEC__L16__ppc_scr4k_sid_resp_err_dis		0x0000010202ac1801ull
#define SCR_SEC__L16__ppc_scr4k_ssid_resp_err_dis		0x0000010202ac1901ull
#define SCR_SEC__L16__mpc_pciex1_resp_err_dis		0x0000010202b01001ull
#define SCR_SEC__L16__mpc_pciex2_resp_err_dis		0x0000010202b01101ull
#define SCR_SEC__L16__mpc_ddr_resp_err_dis		0x0000010202b01201ull
#define SCR_SEC__L16__mpc_vdsp_resp_err_dis		0x0000010202b01301ull
#define SCR_SEC__L16__mpc_gic4_resp_err_dis		0x0000010202b01401ull
#define SCR_SEC__L16__mpc_gic5_resp_err_dis		0x0000010202b01501ull
#define SCR_SEC__L16__mpc_gpu1_resp_err_dis		0x0000010202b01601ull
#define SCR_SEC__L16__mpc_gpu2_resp_err_dis		0x0000010202b01701ull
#define SCR_SEC__L16__rpc_sec_resp_err_dis		0x0000010202b01801ull
#define SCR_SEC__L16__rpc_soc_resp_err_dis		0x0000010202b01901ull
#define SCR_SEC__L16__mpc_iram5_resp_err_dis		0x0000010202b01a01ull
#define SCR_SEC__L16__cr5_sec_dccminp_0		0x0000010202b40001ull
#define SCR_SEC__L16__cr5_sec_dccminp2_0		0x0000010202b40101ull
#define SCR_SEC__L16__cr5_mp_dccminp_0		0x0000010202b80001ull
#define SCR_SEC__L16__cr5_mp_dccminp2_0		0x0000010202b80101ull
#define SCR_SEC__L31__cpu1_dbgen		0x0000010304000001ull
#define SCR_SEC__L31__cpu1_niden		0x0000010304000101ull
#define SCR_SEC__L31__cpu1_spiden		0x0000010304000201ull
#define SCR_SEC__L31__cpu1_spniden		0x0000010304000301ull
#define SCR_SEC__L31__cpu2_rvbaraddr0_29_2		0x000001030404001cull
#define SCR_SEC__L31__cpu2_rvbaraddr0_39_30		0x000001030408000aull
#define SCR_SEC__L31__cpu1_rvbaraddr0_29_2		0x00000103040c001cull
#define SCR_SEC__L31__cpu1_rvbaraddr0_39_30		0x000001030410000aull
#define SCR_SEC__L31__cpu1_rvbaraddr1_29_2		0x000001030414001cull
#define SCR_SEC__L31__cpu1_rvbaraddr1_39_30		0x000001030418000aull
#define SCR_SEC__L31__cpu1_rvbaraddr2_29_2		0x00000103041c001cull
#define SCR_SEC__L31__cpu1_rvbaraddr2_39_30		0x000001030420000aull
#define SCR_SEC__L31__cpu1_rvbaraddr3_29_2		0x000001030424001cull
#define SCR_SEC__L31__cpu1_rvbaraddr3_39_30		0x000001030428000aull
#define SCR_SEC__L31__pvt_sns_sec_fuse_pvt_11_0		0x00000103042c000cull
#define SCR_SEC__L31__remap_cr5_sec_aw_addr_offset_19_0		0x0000010304300014ull
#define SCR_SEC__L31__remap_cr5_sec_aw_remap_ovrd_en		0x0000010304301401ull
#define SCR_SEC__L31__remap_cr5_sec_ar_addr_offset_19_0		0x0000010304300014ull
#define SCR_SEC__L31__remap_cr5_sec_ar_remap_ovrd_en		0x0000010304301401ull
#define SCR_SEC__L31__cr5_sec_dbgen		0x0000010304380001ull
#define SCR_SEC__L31__cr5_sec_niden		0x0000010304380101ull
#define SCR_SEC__L31__remap_cr5_mp_aw_addr_offset_19_0		0x00000103043c0014ull
#define SCR_SEC__L31__remap_cr5_mp_aw_remap_en		0x00000103043c1401ull
#define SCR_SEC__L31__remap_cr5_mp_ar_addr_offset_19_0		0x00000103043c0014ull
#define SCR_SEC__L31__remap_cr5_mp_ar_remap_en		0x00000103043c1401ull
#define SCR_SEC__L31__cr5_mp_dbgen		0x0000010304440001ull
#define SCR_SEC__L31__cr5_mp_niden		0x0000010304440101ull
#define SCR_SEC__L31__cssys_dbgen		0x0000010304480001ull
#define SCR_SEC__L31__cssys_niden		0x0000010304480101ull
#define SCR_SEC__L31__cssys_spiden		0x0000010304480201ull
#define SCR_SEC__L31__cssys_spniden		0x0000010304480301ull
#define SCR_SEC__L31__remap_ospi2_imagd_2nd_offset_19_0		0x00000103044c0014ull
#define SCR_SEC__L31__remap_ospi2_remap_en		0x00000103044c1401ull
#define SCR_SEC__L31__remap_ospi2_imagd_2nd_low_limit_19_0		0x0000010304500014ull
#define SCR_SEC__L31__remap_ospi2_imagd_2nd_up_limit_19_0		0x0000010304540014ull
#define SCR_SEC__L31__vdsp_altresetvec_31_4		0x000001030458001cull
#define SCR_SEC__L31__cmdtag_i_nocsheduler_bypss		0x00000103045c0001ull
#define SCR_SEC__L31__noc2ddr_fifo_wrap_bypass		0x00000103045c0201ull
#define SCR_SEC__L31__cpu1_rvbaraddr4_29_2		0x000001030460001cull
#define SCR_SEC__L31__cpu1_rvbaraddr4_39_30		0x000001030464000aull
#define SCR_SEC__L31__cpu1_rvbaraddr5_29_2		0x000001030468001cull
#define SCR_SEC__L31__cpu1_rvbaraddr5_39_30		0x00000103046c000aull
#define SCR_SEC__L31__cssys_tp_maxdatasize_3_0		0x0000010304700004ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data1__oe		0x0000010304740001ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data3__oe		0x0000010304740101ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data5__oe		0x0000010304740201ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data7__oe		0x0000010304740301ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data9__oe		0x0000010304740401ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data11__oe		0x0000010304740501ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data13__oe		0x0000010304740601ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data15__oe		0x0000010304740701ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data17__oe		0x0000010304740801ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data19__oe		0x0000010304740901ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data21__oe		0x0000010304740a01ull
#define SCR_SEC__L31__iomux_wrap_ap_pio_disp_mux__data23__oe		0x0000010304740b01ull
#define SCR_SEC__L31__cpu2_dbgen		0x0000010304780001ull
#define SCR_SEC__L31__cpu2_niden		0x0000010304780101ull
#define SCR_SEC__L31__cpu2_spiden		0x0000010304780201ull
#define SCR_SEC__L31__cpu2_spniden		0x0000010304780301ull
#define SCR_SEC__RW__ce1_security_violation_7		0x0000010000040001ull
#define SCR_SEC__RW__ce2_security_violation_7		0x0000010000040001ull
#define SCR_SEC__RW__sec_storage1_secure_violation_7		0x0000010000040001ull
#define SCR_SEC__RW__sec_storage2_secure_violation_7		0x0000010000040001ull
#define SCR_SEC__RW__dbg_mux_pu_sel1_1_0		0x0000010000080002ull
#define SCR_SEC__RW__dbg_mux_pu_sel2_1_0		0x0000010000080202ull
#define SCR_SEC__RW__pio_i2s_sc_sdo_sdi_ctrl_5_0		0x00000100000c0006ull
#define SCR_SEC__RW__mshc1_ddr_mode		0x0000010000100001ull
#define SCR_SEC__RW__mshc1_phy_resetb_scr		0x0000010000100101ull
#define SCR_SEC__RW__mshc2_ddr_mode		0x0000010000140001ull
#define SCR_SEC__RW__mshc2_phy_resetb_scr		0x0000010000140101ull
#define SCR_SEC__RW__mshc3_ddr_mode		0x0000010000180001ull
#define SCR_SEC__RW__mshc4_ddr_mode		0x00000100001c0001ull
#define SCR_SEC__RW__remap_cr5_sec_aw_irq_en		0x0000010000240001ull
#define SCR_SEC__RW__remap_cr5_sec_aw_irq_w1c		0x0000010000240101ull
#define SCR_SEC__RW__remap_cr5_sec_ar_irq_en		0x0000010000240201ull
#define SCR_SEC__RW__remap_cr5_sec_ar_irq_w1c		0x0000010000240301ull
#define SCR_SEC__RW__remap_cr5_mp_aw_irq_en		0x0000010000280001ull
#define SCR_SEC__RW__remap_cr5_mp_aw_irq_w1c		0x0000010000280101ull
#define SCR_SEC__RW__remap_cr5_mp_ar_irq_en		0x0000010000280201ull
#define SCR_SEC__RW__remap_cr5_mp_ar_irq_w1c		0x0000010000280301ull
#define SCR_SEC__RW__spi5_i_opmode		0x00000100002c0001ull
#define SCR_SEC__RW__spi6_i_opmode		0x00000100002c0101ull
#define SCR_SEC__RW__spi7_i_opmode		0x00000100002c0201ull
#define SCR_SEC__RW__spi8_i_opmode		0x00000100002c0301ull
#define SCR_SEC__RW__timer3_lp_mode		0x0000010000300001ull
#define SCR_SEC__RW__timer4_lp_mode		0x0000010000340001ull
#define SCR_SEC__RW__timer5_lp_mode		0x0000010000380001ull
#define SCR_SEC__RW__timer6_lp_mode		0x00000100003c0001ull
#define SCR_SEC__RW__timer7_lp_mode		0x0000010000400001ull
#define SCR_SEC__RW__timer8_lp_mode		0x0000010000440001ull
#define SCR_SEC__RW__vpu2_i_linebuffer_cfg_1_0		0x0000010000480002ull
#define SCR_SEC__RW__sec_debug_mode		0x0000010000540001ull
#define SCR_SEC__RW__enet2_pps_stretch_cfg_i_31_0		0x0000010000580020ull
#define SCR_SEC__RW__io_ap_prefgen_vddio_gpio_c_lpm		0x00000100005c0001ull
#define SCR_SEC__RW__io_ap_prefgen_vddio_gpio_d_lpm		0x00000100005c0101ull
#define SCR_SEC__RW__io_ap_prefgen_vddio_qspi2_lpm		0x00000100005c0201ull
#define SCR_SEC__RW__io_ap_prefgen_vddio_rgmii2_lpm		0x00000100005c0301ull
#define SCR_SEC__RW__io_ap_prefgen_vddio_i2s_sc_lpm		0x00000100005c0401ull
#define SCR_SEC__RW__io_ap_prefgen_vddio_i2s_mc_lpm		0x00000100005c0501ull
#define SCR_SEC__RW__ddr_ss_pwrokin_aon		0x0000010000600001ull
#define SCR_SEC__RW__noc_main_disp_press_hurry_en		0x0000010000640001ull
#define SCR_SEC__RW__noc_main_nondisp_press_hurry_en		0x0000010000640101ull
#define SCR_SEC__RW___spare4spi_3_0		0x0000010000680004ull
#define SCR_SEC__R16W16__canfd5_canfd_debounce_time_3_0		0x0000010406000004ull
#define SCR_SEC__R16W16__canfd5_ipg_stop		0x0000010406000401ull
#define SCR_SEC__R16W16__canfd5_ipg_doze		0x0000010406000501ull
#define SCR_SEC__R16W16__canfd6_canfd_debounce_time_3_0		0x0000010406040004ull
#define SCR_SEC__R16W16__canfd6_ipg_stop		0x0000010406040401ull
#define SCR_SEC__R16W16__canfd6_ipg_doze		0x0000010406040501ull
#define SCR_SEC__R16W16__canfd7_canfd_debounce_time_3_0		0x0000010406080004ull
#define SCR_SEC__R16W16__canfd7_ipg_stop		0x0000010406080401ull
#define SCR_SEC__R16W16__canfd7_ipg_doze		0x0000010406080501ull
#define SCR_SEC__R16W16__canfd8_canfd_debounce_time_3_0		0x00000104060c0004ull
#define SCR_SEC__R16W16__canfd8_ipg_stop		0x00000104060c0401ull
#define SCR_SEC__R16W16__canfd8_ipg_doze		0x00000104060c0501ull
#define SCR_SEC__R16W16__ddr_ss_csysreq_ddrc		0x0000010406100001ull
#define SCR_SEC__R16W16__cmdtag_i_cmftag_cfg_aful_th_2_0		0x0000010406100103ull
#define SCR_SEC__R16W16__enet2_csysreq_i		0x0000010406140001ull
#define SCR_SEC__R16W16__enet2_cmp_sel		0x0000010406140101ull
#define SCR_SEC__R16W16__enet2_cpt_sel		0x0000010406140201ull
#define SCR_SEC__R16W16__enet2_phy_intf_sel_i_2_0		0x0000010406140303ull
#define SCR_SEC__R16W16__enet2_sbd_flowctrl_i_4_0		0x0000010406140605ull
#define SCR_SEC__R16W16__enet2_rmii_clk_oe		0x0000010406140b01ull
#define SCR_SEC__R16W16__enet2_cap_comp_0_oe		0x0000010406140c01ull
#define SCR_SEC__R16W16__enet2_cap_comp_1_oe		0x0000010406140d01ull
#define SCR_SEC__R16W16__enet2_cap_comp_2_oe		0x0000010406140e01ull
#define SCR_SEC__R16W16__gpu1_core_clk_dis		0x0000010406180001ull
#define SCR_SEC__R16W16__gpu1_sys_clk_dis		0x0000010406180101ull
#define SCR_SEC__R16W16__gpu1_mem_clk_dis		0x0000010406180201ull
#define SCR_SEC__R16W16__gpu1_debug_enable		0x0000010406180301ull
#define SCR_SEC__R16W16__gpu2_core_clk_dis		0x00000104061c0001ull
#define SCR_SEC__R16W16__gpu2_sys_clk_dis		0x00000104061c0101ull
#define SCR_SEC__R16W16__gpu2_mem_clk_dis		0x00000104061c0201ull
#define SCR_SEC__R16W16__gpu2_debug_enable		0x00000104061c0301ull
#define SCR_SEC__R16W16__pcie_ss_i_pciex1_mstr_csysreq		0x0000010406240001ull
#define SCR_SEC__R16W16__pcie_ss_i_pciex1_slv_csysreq		0x0000010406240001ull
#define SCR_SEC__R16W16__pcie_ss_i_pciex2_mstr_csysreq		0x0000010406280001ull
#define SCR_SEC__R16W16__pcie_ss_i_pciex2_slv_csysreq		0x0000010406280001ull
#define SCR_SEC__R16W16__tbu0_pmusnapshot_req		0x00000104062c0001ull
#define SCR_SEC__R16W16__tbu0_qreqn_cg		0x00000104062c0101ull
#define SCR_SEC__R16W16__tbu1_pmusnapshot_req		0x0000010406300001ull
#define SCR_SEC__R16W16__tbu1_qreqn_cg		0x0000010406300101ull
#define SCR_SEC__R16W16__tbu2_pmusnapshot_req		0x0000010406340001ull
#define SCR_SEC__R16W16__tbu2_qreqn_cg		0x0000010406340101ull
#define SCR_SEC__R16W16__tbu3_pmusnapshot_req		0x0000010406380001ull
#define SCR_SEC__R16W16__tbu3_qreqn_cg		0x0000010406380101ull
#define SCR_SEC__R16W16__tbu4_pmusnapshot_req		0x00000104063c0001ull
#define SCR_SEC__R16W16__tbu4_qreqn_cg		0x00000104063c0101ull
#define SCR_SEC__R16W16__tbu5_pmusnapshot_req		0x0000010406400001ull
#define SCR_SEC__R16W16__tbu5_qreqn_cg		0x0000010406400101ull
#define SCR_SEC__R16W16__tbu6_pmusnapshot_req		0x0000010406440001ull
#define SCR_SEC__R16W16__tbu6_qreqn_cg		0x0000010406440101ull
#define SCR_SEC__R16W16__tbu8_pmusnapshot_req		0x00000104064c0001ull
#define SCR_SEC__R16W16__tbu8_qreqn_cg		0x00000104064c0101ull
#define SCR_SEC__R16W16__tbu9_pmusnapshot_req		0x0000010406500001ull
#define SCR_SEC__R16W16__tbu9_qreqn_cg		0x0000010406500101ull
#define SCR_SEC__R16W16__tbu10_pmusnapshot_req		0x0000010406540001ull
#define SCR_SEC__R16W16__tbu10_qreqn_cg		0x0000010406540101ull
#define SCR_SEC__R16W16__tbu14_pmusnapshot_req		0x0000010406640001ull
#define SCR_SEC__R16W16__tbu14_qreqn_cg		0x0000010406640101ull
#define SCR_SEC__R16W16__tbu15_pmusnapshot_req		0x0000010406680001ull
#define SCR_SEC__R16W16__tbu15_qreqn_cg		0x0000010406680101ull
#define SCR_SEC__R16W16__tcu_pmusnapshot_req		0x00000104066c0001ull
#define SCR_SEC__R16W16__tcu_qreqn_cg		0x00000104066c0101ull
#define SCR_SEC__R16W16__usb_ss_i_usb1_xm_csysreq		0x0000010406700001ull
#define SCR_SEC__R16W16__usb_ss_i_usb2_xm_csysreq		0x0000010406740001ull
#define SCR_SEC__R16W16__vdsp_statvectorsel		0x0000010406780001ull
#define SCR_SEC__R16W16__vdsp_runstall		0x0000010406780101ull
#define SCR_SEC__R16W16__vdsp_debug_enable		0x0000010406780201ull
#define SCR_SEC__R16W16__noc_sec_m_0_mainsgleccerr_siglat_scr_clr		0x00000104067c0001ull
#define SCR_SEC__R16W16__noc_sec_m_1_mainsgleccerr_siglat_scr_clr		0x00000104067c0101ull
#define SCR_SEC__R16W16__noc_sec_m_2_mainsgleccerr_siglat_scr_clr		0x00000104067c0201ull
#define SCR_SEC__R16W16__noc_sec_m_3_mainsgleccerr_siglat_scr_clr		0x00000104067c0301ull
#define SCR_SEC__R16W16__noc_sec_m_5_mainsglaraddreccerr_siglat_scr_clr		0x00000104067c0401ull
#define SCR_SEC__R16W16__noc_sec_m_5_mainsglawaddreccerr_siglat_scr_clr		0x00000104067c0501ull
#define SCR_SEC__R16W16__noc_sec_m_5_mainsgldataeccerr_siglat_scr_clr		0x00000104067c0601ull
#define SCR_SEC__R16W16__noc_sec_s_0_mainsgleccerr_siglat_scr_clr		0x00000104067c0701ull
#define SCR_SEC__R16W16__noc_sec_s_1_mainsgleccerr_siglat_scr_clr		0x00000104067c0801ull
#define SCR_SEC__R16W16__noc_sec_s_2_mainsgldataeccerr_siglat_scr_clr		0x00000104067c0901ull
#define SCR_SEC__R16W16__noc_sec_s_3_mainsgldataeccerr_siglat_scr_clr		0x00000104067c0a01ull
#define SCR_SEC__R16W16__noc_sec_s_13_mainsgldataeccerr_siglat_scr_clr		0x00000104067c0b01ull
#define SCR_SEC__R16W16__noc_sec_s_14_mainsgldataeccerr_siglat_scr_clr		0x00000104067c0c01ull
#define SCR_SEC__R16W16__noc_sec_s_17_mainsgldataeccerr_siglat_scr_clr		0x00000104067c0d01ull
#define SCR_SEC__R16W16__noc_main_m_11_mainsglaraddreccerr_siglat_scr_clr		0x0000010406800001ull
#define SCR_SEC__R16W16__noc_main_m_11_mainsglawaddreccerr_siglat_scr_clr		0x0000010406800101ull
#define SCR_SEC__R16W16__noc_main_m_11_mainsgldataeccerr_siglat_scr_clr		0x0000010406800201ull
#define SCR_SEC__R16W16__noc_main_m_12_mainsglaraddreccerr_siglat_scr_clr		0x0000010406800301ull
#define SCR_SEC__R16W16__noc_main_m_12_mainsglawaddreccerr_siglat_scr_clr		0x0000010406800401ull
#define SCR_SEC__R16W16__noc_main_m_12_mainsgldataeccerr_siglat_scr_clr		0x0000010406800501ull
#define SCR_SEC__R16W16__noc_main_m_24_mainsglaraddreccerr_siglat_scr_clr		0x0000010406800601ull
#define SCR_SEC__R16W16__noc_main_m_24_mainsglawaddreccerr_siglat_scr_clr		0x0000010406800701ull
#define SCR_SEC__R16W16__noc_main_m_24_mainsgldataeccerr_siglat_scr_clr		0x0000010406800801ull
#define SCR_SEC__R16W16__noc_main_s_0_sbp_mainsgldataeccerr_siglat_scr_clr		0x0000010406800901ull
#define SCR_SEC__R16W16__noc_main_s_3_mainsgldataeccerr_siglat_scr_clr		0x0000010406800a01ull
#define SCR_SEC__R16W16__noc_main_s_4_mainsgldataeccerr_siglat_scr_clr		0x0000010406800b01ull
#define SCR_SEC__R16W16__noc_main_s_11_mainsgldataeccerr_siglat_scr_clr		0x0000010406800c01ull
#define SCR_SEC__R16W16__noc_vsn_m_0_mainsglaraddreccerr_siglat_scr_clr		0x0000010406840001ull
#define SCR_SEC__R16W16__noc_vsn_m_0_mainsglawaddreccerr_siglat_scr_clr		0x0000010406840101ull
#define SCR_SEC__R16W16__noc_vsn_m_0_mainsgldataeccerr_siglat_scr_clr		0x0000010406840201ull
#define SCR_SEC__R16W16__noc_vsn_m_1_mainsglaraddreccerr_siglat_scr_clr		0x0000010406840301ull
#define SCR_SEC__R16W16__noc_vsn_m_1_mainsglawaddreccerr_siglat_scr_clr		0x0000010406840401ull
#define SCR_SEC__R16W16__noc_vsn_m_1_mainsgldataeccerr_siglat_scr_clr		0x0000010406840501ull
#define SCR_SEC__R16W16__noc_vsn_m_2_mainsglaraddreccerr_siglat_scr_clr		0x0000010406840601ull
#define SCR_SEC__R16W16__noc_vsn_m_2_mainsglawaddreccerr_siglat_scr_clr		0x0000010406840701ull
#define SCR_SEC__R16W16__noc_vsn_m_2_mainsgldataeccerr_siglat_scr_clr		0x0000010406840801ull
#define SCR_SEC__R16W16__noc_vsn_s_0_mainsgldataeccerr_siglat_scr_clr		0x0000010406840901ull
#define SCR_SEC__R16W16__noc_vsn_s_3_mainsgldataeccerr_siglat_scr_clr		0x0000010406840a01ull
#define SCR_SEC__R16W16__vdsp_doubleexceptionerror_siglat_scr_clr		0x0000010406840b01ull
#define SCR_SEC__R16W16__cr5_sec_aximcorr0_siglat_scr_clr		0x0000010406880001ull
#define SCR_SEC__R16W16__cr5_sec_axiscorr0_siglat_scr_clr		0x0000010406880101ull
#define SCR_SEC__R16W16__cr5_sec_ppxcorr0_siglat_scr_clr		0x0000010406880201ull
#define SCR_SEC__R16W16__cr5_sec_pphcorr0_siglat_scr_clr		0x0000010406880301ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_0_siglat_scr_clr		0x0000010406880401ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_1_siglat_scr_clr		0x0000010406880501ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_2_siglat_scr_clr		0x0000010406880601ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_3_siglat_scr_clr		0x0000010406880701ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_4_siglat_scr_clr		0x0000010406880801ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_0_siglat_scr_clr		0x0000010406880901ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_1_siglat_scr_clr		0x0000010406880a01ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_2_siglat_scr_clr		0x0000010406880b01ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_3_siglat_scr_clr		0x0000010406880c01ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_4_siglat_scr_clr		0x0000010406880d01ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_0_siglat_scr_clr		0x0000010406880e01ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_1_siglat_scr_clr		0x0000010406880f01ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_2_siglat_scr_clr		0x00000104068c0001ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_3_siglat_scr_clr		0x00000104068c0101ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_4_siglat_scr_clr		0x00000104068c0201ull
#define SCR_SEC__R16W16__cr5_sec_dccmout_0_siglat_scr_clr		0x00000104068c0301ull
#define SCR_SEC__R16W16__cr5_sec_dccmout2_0_siglat_scr_clr		0x00000104068c0401ull
#define SCR_SEC__R16W16__cr5_mp_aximcorr0_siglat_scr_clr		0x00000104068c0501ull
#define SCR_SEC__R16W16__cr5_mp_axiscorr0_siglat_scr_clr		0x00000104068c0601ull
#define SCR_SEC__R16W16__cr5_mp_ppxcorr0_siglat_scr_clr		0x00000104068c0701ull
#define SCR_SEC__R16W16__cr5_mp_pphcorr0_siglat_scr_clr		0x00000104068c0801ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_0_siglat_scr_clr		0x00000104068c0901ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_1_siglat_scr_clr		0x00000104068c0a01ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_2_siglat_scr_clr		0x00000104068c0b01ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_3_siglat_scr_clr		0x00000104068c0c01ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_4_siglat_scr_clr		0x00000104068c0d01ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_0_siglat_scr_clr		0x00000104068c0e01ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_1_siglat_scr_clr		0x00000104068c0f01ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_2_siglat_scr_clr		0x0000010406900001ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_3_siglat_scr_clr		0x0000010406900101ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_4_siglat_scr_clr		0x0000010406900201ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_0_siglat_scr_clr		0x0000010406900301ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_1_siglat_scr_clr		0x0000010406900401ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_2_siglat_scr_clr		0x0000010406900501ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_3_siglat_scr_clr		0x0000010406900601ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_4_siglat_scr_clr		0x0000010406900701ull
#define SCR_SEC__R16W16__cr5_mp_dccmout_0_siglat_scr_clr		0x0000010406900801ull
#define SCR_SEC__R16W16__cr5_mp_dccmout2_0_siglat_scr_clr		0x0000010406900901ull
#define SCR_SEC__R16W16__can9_canfd_debounce_time_3_0		0x0000010406940004ull
#define SCR_SEC__R16W16__can9_ipg_stop		0x0000010406940401ull
#define SCR_SEC__R16W16__can9_ipg_doze		0x0000010406940501ull
#define SCR_SEC__R16W16__can10_canfd_debounce_time_3_0		0x0000010406980004ull
#define SCR_SEC__R16W16__can10_ipg_stop		0x0000010406980401ull
#define SCR_SEC__R16W16__can10_ipg_doze		0x0000010406980501ull
#define SCR_SEC__R16W16__can11_canfd_debounce_time_3_0		0x00000104069c0004ull
#define SCR_SEC__R16W16__can11_ipg_stop		0x00000104069c0401ull
#define SCR_SEC__R16W16__can11_ipg_doze		0x00000104069c0501ull
#define SCR_SEC__R16W16__can12_canfd_debounce_time_3_0		0x0000010406a00004ull
#define SCR_SEC__R16W16__can12_ipg_stop		0x0000010406a00401ull
#define SCR_SEC__R16W16__can12_ipg_doze		0x0000010406a00501ull
#define SCR_SEC__R16W16__can13_canfd_debounce_time_3_0		0x0000010406a40004ull
#define SCR_SEC__R16W16__can13_ipg_stop		0x0000010406a40401ull
#define SCR_SEC__R16W16__can13_ipg_doze		0x0000010406a40501ull
#define SCR_SEC__R16W16__can14_canfd_debounce_time_3_0		0x0000010406a80004ull
#define SCR_SEC__R16W16__can14_ipg_stop		0x0000010406a80401ull
#define SCR_SEC__R16W16__can14_ipg_doze		0x0000010406a80501ull
#define SCR_SEC__R16W16__can15_canfd_debounce_time_3_0		0x0000010406ac0004ull
#define SCR_SEC__R16W16__can15_ipg_stop		0x0000010406ac0401ull
#define SCR_SEC__R16W16__can15_ipg_doze		0x0000010406ac0501ull
#define SCR_SEC__R16W16__can16_canfd_debounce_time_3_0		0x0000010406b00004ull
#define SCR_SEC__R16W16__can16_ipg_stop		0x0000010406b00401ull
#define SCR_SEC__R16W16__can16_ipg_doze		0x0000010406b00501ull
#define SCR_SEC__R16W16__can17_canfd_debounce_time_3_0		0x0000010406b40004ull
#define SCR_SEC__R16W16__can17_ipg_stop		0x0000010406b40401ull
#define SCR_SEC__R16W16__can17_ipg_doze		0x0000010406b40501ull
#define SCR_SEC__R16W16__can18_canfd_debounce_time_3_0		0x0000010406b80004ull
#define SCR_SEC__R16W16__can18_ipg_stop		0x0000010406b80401ull
#define SCR_SEC__R16W16__can18_ipg_doze		0x0000010406b80501ull
#define SCR_SEC__R16W16__can19_canfd_debounce_time_3_0		0x0000010406bc0004ull
#define SCR_SEC__R16W16__can19_ipg_stop		0x0000010406bc0401ull
#define SCR_SEC__R16W16__can19_ipg_doze		0x0000010406bc0501ull
#define SCR_SEC__R16W16__can20_canfd_debounce_time_3_0		0x0000010406c00004ull
#define SCR_SEC__R16W16__can20_ipg_stop		0x0000010406c00401ull
#define SCR_SEC__R16W16__can20_ipg_doze		0x0000010406c00501ull
#define SCR_SEC__R16W16__canfd5_ipg_stop_ack		0x0000010406001001ull
#define SCR_SEC__R16W16__canfd5_can_lpm_ack		0x0000010406001101ull
#define SCR_SEC__R16W16__canfd6_ipg_stop_ack		0x0000010406041001ull
#define SCR_SEC__R16W16__canfd6_can_lpm_ack		0x0000010406041101ull
#define SCR_SEC__R16W16__canfd7_ipg_stop_ack		0x0000010406081001ull
#define SCR_SEC__R16W16__canfd7_can_lpm_ack		0x0000010406081101ull
#define SCR_SEC__R16W16__canfd8_ipg_stop_ack		0x00000104060c1001ull
#define SCR_SEC__R16W16__canfd8_can_lpm_ack		0x00000104060c1101ull
#define SCR_SEC__R16W16__ddr_ss_csysack_ddrc		0x0000010406101001ull
#define SCR_SEC__R16W16__ddr_ss_cactive_ddrc		0x0000010406101101ull
#define SCR_SEC__R16W16__cmdtag_o_cmdtag_fifo_ovf		0x0000010406101201ull
#define SCR_SEC__R16W16__enet2_csysack_o		0x0000010406141001ull
#define SCR_SEC__R16W16__enet2_cactive_o		0x0000010406141101ull
#define SCR_SEC__R16W16__gpu1_idle		0x0000010406181001ull
#define SCR_SEC__R16W16__gpu2_idle		0x00000104061c1001ull
#define SCR_SEC__R16W16__pcie_ss_o_pciex1_mstr_csysack		0x0000010406241001ull
#define SCR_SEC__R16W16__pcie_ss_o_pciex1_mstr_cactive		0x0000010406241101ull
#define SCR_SEC__R16W16__pcie_ss_o_pciex1_slv_csysack		0x0000010406241201ull
#define SCR_SEC__R16W16__pcie_ss_o_pciex1_slv_cactive		0x0000010406241301ull
#define SCR_SEC__R16W16__pcie_ss_o_pciex2_mstr_csysack		0x0000010406281001ull
#define SCR_SEC__R16W16__pcie_ss_o_pciex2_mstr_cactive		0x0000010406281101ull
#define SCR_SEC__R16W16__pcie_ss_o_pciex2_slv_csysack		0x0000010406281201ull
#define SCR_SEC__R16W16__pcie_ss_o_pciex2_slv_cactive		0x0000010406281301ull
#define SCR_SEC__R16W16__tbu0_pmusnapshot_ack		0x00000104062c1001ull
#define SCR_SEC__R16W16__tbu0_qacceptn_cg		0x00000104062c1101ull
#define SCR_SEC__R16W16__tbu0_qactive_cg		0x00000104062c1201ull
#define SCR_SEC__R16W16__tbu0_qdeny_cg		0x00000104062c1301ull
#define SCR_SEC__R16W16__tbu1_pmusnapshot_ack		0x0000010406301001ull
#define SCR_SEC__R16W16__tbu1_qacceptn_cg		0x0000010406301101ull
#define SCR_SEC__R16W16__tbu1_qactive_cg		0x0000010406301201ull
#define SCR_SEC__R16W16__tbu1_qdeny_cg		0x0000010406301301ull
#define SCR_SEC__R16W16__tbu2_pmusnapshot_ack		0x0000010406341001ull
#define SCR_SEC__R16W16__tbu2_qacceptn_cg		0x0000010406341101ull
#define SCR_SEC__R16W16__tbu2_qactive_cg		0x0000010406341201ull
#define SCR_SEC__R16W16__tbu2_qdeny_cg		0x0000010406341301ull
#define SCR_SEC__R16W16__tbu3_pmusnapshot_ack		0x0000010406381001ull
#define SCR_SEC__R16W16__tbu3_qacceptn_cg		0x0000010406381101ull
#define SCR_SEC__R16W16__tbu3_qactive_cg		0x0000010406381201ull
#define SCR_SEC__R16W16__tbu3_qdeny_cg		0x0000010406381301ull
#define SCR_SEC__R16W16__tbu4_pmusnapshot_ack		0x00000104063c1001ull
#define SCR_SEC__R16W16__tbu4_qacceptn_cg		0x00000104063c1101ull
#define SCR_SEC__R16W16__tbu4_qactive_cg		0x00000104063c1201ull
#define SCR_SEC__R16W16__tbu4_qdeny_cg		0x00000104063c1301ull
#define SCR_SEC__R16W16__tbu5_pmusnapshot_ack		0x0000010406401001ull
#define SCR_SEC__R16W16__tbu5_qacceptn_cg		0x0000010406401101ull
#define SCR_SEC__R16W16__tbu5_qactive_cg		0x0000010406401201ull
#define SCR_SEC__R16W16__tbu5_qdeny_cg		0x0000010406401301ull
#define SCR_SEC__R16W16__tbu6_pmusnapshot_ack		0x0000010406441001ull
#define SCR_SEC__R16W16__tbu6_qacceptn_cg		0x0000010406441101ull
#define SCR_SEC__R16W16__tbu6_qactive_cg		0x0000010406441201ull
#define SCR_SEC__R16W16__tbu6_qdeny_cg		0x0000010406441301ull
#define SCR_SEC__R16W16__tbu8_pmusnapshot_ack		0x00000104064c1001ull
#define SCR_SEC__R16W16__tbu8_qacceptn_cg		0x00000104064c1101ull
#define SCR_SEC__R16W16__tbu8_qactive_cg		0x00000104064c1201ull
#define SCR_SEC__R16W16__tbu8_qdeny_cg		0x00000104064c1301ull
#define SCR_SEC__R16W16__tbu9_pmusnapshot_ack		0x0000010406501001ull
#define SCR_SEC__R16W16__tbu9_qacceptn_cg		0x0000010406501101ull
#define SCR_SEC__R16W16__tbu9_qactive_cg		0x0000010406501201ull
#define SCR_SEC__R16W16__tbu9_qdeny_cg		0x0000010406501301ull
#define SCR_SEC__R16W16__tbu10_pmusnapshot_ack		0x0000010406541001ull
#define SCR_SEC__R16W16__tbu10_qacceptn_cg		0x0000010406541101ull
#define SCR_SEC__R16W16__tbu10_qactive_cg		0x0000010406541201ull
#define SCR_SEC__R16W16__tbu10_qdeny_cg		0x0000010406541301ull
#define SCR_SEC__R16W16__tbu14_pmusnapshot_ack		0x0000010406641001ull
#define SCR_SEC__R16W16__tbu14_qacceptn_cg		0x0000010406641101ull
#define SCR_SEC__R16W16__tbu14_qactive_cg		0x0000010406641201ull
#define SCR_SEC__R16W16__tbu14_qdeny_cg		0x0000010406641301ull
#define SCR_SEC__R16W16__tbu15_pmusnapshot_ack		0x0000010406681001ull
#define SCR_SEC__R16W16__tbu15_qacceptn_cg		0x0000010406681101ull
#define SCR_SEC__R16W16__tbu15_qactive_cg		0x0000010406681201ull
#define SCR_SEC__R16W16__tbu15_qdeny_cg		0x0000010406681301ull
#define SCR_SEC__R16W16__tcu_pmusnapshot_ack		0x00000104066c1001ull
#define SCR_SEC__R16W16__tcu_qacceptn_cg		0x00000104066c1101ull
#define SCR_SEC__R16W16__tcu_qactive_cg		0x00000104066c1201ull
#define SCR_SEC__R16W16__tcu_qdeny_cg		0x00000104066c1301ull
#define SCR_SEC__R16W16__usb_ss_o_usb1_xm_csysack		0x0000010406701001ull
#define SCR_SEC__R16W16__usb_ss_o_usb1_xm_cactive		0x0000010406701101ull
#define SCR_SEC__R16W16__usb_ss_o_usb2_xm_csysack		0x0000010406741001ull
#define SCR_SEC__R16W16__usb_ss_o_usb2_xm_cactive		0x0000010406741101ull
#define SCR_SEC__R16W16__vdsp_parithmeticexception		0x0000010406781001ull
#define SCR_SEC__R16W16__noc_sec_m_0_mainsgleccerr_siglat_scr_clr_ack		0x00000104067c1001ull
#define SCR_SEC__R16W16__noc_sec_m_1_mainsgleccerr_siglat_scr_clr_ack		0x00000104067c1101ull
#define SCR_SEC__R16W16__noc_sec_m_2_mainsgleccerr_siglat_scr_clr_ack		0x00000104067c1201ull
#define SCR_SEC__R16W16__noc_sec_m_3_mainsgleccerr_siglat_scr_clr_ack		0x00000104067c1301ull
#define SCR_SEC__R16W16__noc_sec_m_5_mainsglaraddreccerr_siglat_scr_clr_ack		0x00000104067c1401ull
#define SCR_SEC__R16W16__noc_sec_m_5_mainsglawaddreccerr_siglat_scr_clr_ack		0x00000104067c1501ull
#define SCR_SEC__R16W16__noc_sec_m_5_mainsgldataeccerr_siglat_scr_clr_ack		0x00000104067c1601ull
#define SCR_SEC__R16W16__noc_sec_s_0_mainsgleccerr_siglat_scr_clr_ack		0x00000104067c1701ull
#define SCR_SEC__R16W16__noc_sec_s_1_mainsgleccerr_siglat_scr_clr_ack		0x00000104067c1801ull
#define SCR_SEC__R16W16__noc_sec_s_2_mainsgldataeccerr_siglat_scr_clr_ack		0x00000104067c1901ull
#define SCR_SEC__R16W16__noc_sec_s_3_mainsgldataeccerr_siglat_scr_clr_ack		0x00000104067c1a01ull
#define SCR_SEC__R16W16__noc_sec_s_13_mainsgldataeccerr_siglat_scr_clr_ack		0x00000104067c1b01ull
#define SCR_SEC__R16W16__noc_sec_s_14_mainsgldataeccerr_siglat_scr_clr_ack		0x00000104067c1c01ull
#define SCR_SEC__R16W16__noc_sec_s_17_mainsgldataeccerr_siglat_scr_clr_ack		0x00000104067c1d01ull
#define SCR_SEC__R16W16__noc_main_m_11_mainsglaraddreccerr_siglat_scr_clr_ack		0x0000010406801001ull
#define SCR_SEC__R16W16__noc_main_m_11_mainsglawaddreccerr_siglat_scr_clr_ack		0x0000010406801101ull
#define SCR_SEC__R16W16__noc_main_m_11_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406801201ull
#define SCR_SEC__R16W16__noc_main_m_12_mainsglaraddreccerr_siglat_scr_clr_ack		0x0000010406801301ull
#define SCR_SEC__R16W16__noc_main_m_12_mainsglawaddreccerr_siglat_scr_clr_ack		0x0000010406801401ull
#define SCR_SEC__R16W16__noc_main_m_12_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406801501ull
#define SCR_SEC__R16W16__noc_main_m_24_mainsglaraddreccerr_siglat_scr_clr_ack		0x0000010406801601ull
#define SCR_SEC__R16W16__noc_main_m_24_mainsglawaddreccerr_siglat_scr_clr_ack		0x0000010406801701ull
#define SCR_SEC__R16W16__noc_main_m_24_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406801801ull
#define SCR_SEC__R16W16__noc_main_s_0_sbp_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406801901ull
#define SCR_SEC__R16W16__noc_main_s_3_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406801a01ull
#define SCR_SEC__R16W16__noc_main_s_4_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406801b01ull
#define SCR_SEC__R16W16__noc_main_s_11_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406801c01ull
#define SCR_SEC__R16W16__noc_vsn_m_0_mainsglaraddreccerr_siglat_scr_clr_ack		0x0000010406841001ull
#define SCR_SEC__R16W16__noc_vsn_m_0_mainsglawaddreccerr_siglat_scr_clr_ack		0x0000010406841101ull
#define SCR_SEC__R16W16__noc_vsn_m_0_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406841201ull
#define SCR_SEC__R16W16__noc_vsn_m_1_mainsglaraddreccerr_siglat_scr_clr_ack		0x0000010406841301ull
#define SCR_SEC__R16W16__noc_vsn_m_1_mainsglawaddreccerr_siglat_scr_clr_ack		0x0000010406841401ull
#define SCR_SEC__R16W16__noc_vsn_m_1_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406841501ull
#define SCR_SEC__R16W16__noc_vsn_m_2_mainsglaraddreccerr_siglat_scr_clr_ack		0x0000010406841601ull
#define SCR_SEC__R16W16__noc_vsn_m_2_mainsglawaddreccerr_siglat_scr_clr_ack		0x0000010406841701ull
#define SCR_SEC__R16W16__noc_vsn_m_2_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406841801ull
#define SCR_SEC__R16W16__noc_vsn_s_0_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406841901ull
#define SCR_SEC__R16W16__noc_vsn_s_3_mainsgldataeccerr_siglat_scr_clr_ack		0x0000010406841a01ull
#define SCR_SEC__R16W16__vdsp_doubleexceptionerror_siglat_scr_clr_ack		0x0000010406841b01ull
#define SCR_SEC__R16W16__cr5_sec_aximcorr0_siglat_scr_clr_ack		0x0000010406881001ull
#define SCR_SEC__R16W16__cr5_sec_axiscorr0_siglat_scr_clr_ack		0x0000010406881101ull
#define SCR_SEC__R16W16__cr5_sec_ppxcorr0_siglat_scr_clr_ack		0x0000010406881201ull
#define SCR_SEC__R16W16__cr5_sec_pphcorr0_siglat_scr_clr_ack		0x0000010406881301ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_0_siglat_scr_clr_ack		0x0000010406881401ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_1_siglat_scr_clr_ack		0x0000010406881501ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_2_siglat_scr_clr_ack		0x0000010406881601ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_3_siglat_scr_clr_ack		0x0000010406881701ull
#define SCR_SEC__R16W16__cr5_sec_aximfatal0_4_siglat_scr_clr_ack		0x0000010406881801ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_0_siglat_scr_clr_ack		0x0000010406881901ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_1_siglat_scr_clr_ack		0x0000010406881a01ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_2_siglat_scr_clr_ack		0x0000010406881b01ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_3_siglat_scr_clr_ack		0x0000010406881c01ull
#define SCR_SEC__R16W16__cr5_sec_axisfatal0_4_siglat_scr_clr_ack		0x0000010406881d01ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_0_siglat_scr_clr_ack		0x0000010406881e01ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_1_siglat_scr_clr_ack		0x0000010406881f01ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_2_siglat_scr_clr_ack		0x00000104068c1001ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_3_siglat_scr_clr_ack		0x00000104068c1101ull
#define SCR_SEC__R16W16__cr5_sec_ppxfatal0_4_siglat_scr_clr_ack		0x00000104068c1201ull
#define SCR_SEC__R16W16__cr5_sec_dccmout_0_siglat_scr_clr_ack		0x00000104068c1301ull
#define SCR_SEC__R16W16__cr5_sec_dccmout2_0_siglat_scr_clr_ack		0x00000104068c1401ull
#define SCR_SEC__R16W16__cr5_mp_aximcorr0_siglat_scr_clr_ack		0x00000104068c1501ull
#define SCR_SEC__R16W16__cr5_mp_axiscorr0_siglat_scr_clr_ack		0x00000104068c1601ull
#define SCR_SEC__R16W16__cr5_mp_ppxcorr0_siglat_scr_clr_ack		0x00000104068c1701ull
#define SCR_SEC__R16W16__cr5_mp_pphcorr0_siglat_scr_clr_ack		0x00000104068c1801ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_0_siglat_scr_clr_ack		0x00000104068c1901ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_1_siglat_scr_clr_ack		0x00000104068c1a01ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_2_siglat_scr_clr_ack		0x00000104068c1b01ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_3_siglat_scr_clr_ack		0x00000104068c1c01ull
#define SCR_SEC__R16W16__cr5_mp_aximfatal0_4_siglat_scr_clr_ack		0x00000104068c1d01ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_0_siglat_scr_clr_ack		0x00000104068c1e01ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_1_siglat_scr_clr_ack		0x00000104068c1f01ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_2_siglat_scr_clr_ack		0x0000010406901001ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_3_siglat_scr_clr_ack		0x0000010406901101ull
#define SCR_SEC__R16W16__cr5_mp_axisfatal0_4_siglat_scr_clr_ack		0x0000010406901201ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_0_siglat_scr_clr_ack		0x0000010406901301ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_1_siglat_scr_clr_ack		0x0000010406901401ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_2_siglat_scr_clr_ack		0x0000010406901501ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_3_siglat_scr_clr_ack		0x0000010406901601ull
#define SCR_SEC__R16W16__cr5_mp_ppxfatal0_4_siglat_scr_clr_ack		0x0000010406901701ull
#define SCR_SEC__R16W16__cr5_mp_dccmout_0_siglat_scr_clr_ack		0x0000010406901801ull
#define SCR_SEC__R16W16__cr5_mp_dccmout2_0_siglat_scr_clr_ack		0x0000010406901901ull
#define SCR_SEC__R16W16__can9_ipg_stop_ack		0x0000010406941001ull
#define SCR_SEC__R16W16__can9_can_lpm_ack		0x0000010406941101ull
#define SCR_SEC__R16W16__can10_ipg_stop_ack		0x0000010406981001ull
#define SCR_SEC__R16W16__can10_can_lpm_ack		0x0000010406981101ull
#define SCR_SEC__R16W16__can11_ipg_stop_ack		0x00000104069c1001ull
#define SCR_SEC__R16W16__can11_can_lpm_ack		0x00000104069c1101ull
#define SCR_SEC__R16W16__can12_ipg_stop_ack		0x0000010406a01001ull
#define SCR_SEC__R16W16__can12_can_lpm_ack		0x0000010406a01101ull
#define SCR_SEC__R16W16__can13_ipg_stop_ack		0x0000010406a41001ull
#define SCR_SEC__R16W16__can13_can_lpm_ack		0x0000010406a41101ull
#define SCR_SEC__R16W16__can14_ipg_stop_ack		0x0000010406a81001ull
#define SCR_SEC__R16W16__can14_can_lpm_ack		0x0000010406a81101ull
#define SCR_SEC__R16W16__can15_ipg_stop_ack		0x0000010406ac1001ull
#define SCR_SEC__R16W16__can15_can_lpm_ack		0x0000010406ac1101ull
#define SCR_SEC__R16W16__can16_ipg_stop_ack		0x0000010406b01001ull
#define SCR_SEC__R16W16__can16_can_lpm_ack		0x0000010406b01101ull
#define SCR_SEC__R16W16__can17_ipg_stop_ack		0x0000010406b41001ull
#define SCR_SEC__R16W16__can17_can_lpm_ack		0x0000010406b41101ull
#define SCR_SEC__R16W16__can18_ipg_stop_ack		0x0000010406b81001ull
#define SCR_SEC__R16W16__can18_can_lpm_ack		0x0000010406b81101ull
#define SCR_SEC__R16W16__can19_ipg_stop_ack		0x0000010406bc1001ull
#define SCR_SEC__R16W16__can19_can_lpm_ack		0x0000010406bc1101ull
#define SCR_SEC__R16W16__can20_ipg_stop_ack		0x0000010406c01001ull
#define SCR_SEC__R16W16__can20_can_lpm_ack		0x0000010406c01101ull
#define SCR_SEC__RO__rstgen_saf_boot_mode_scr_3_0		0x0000010101000004ull
#define SCR_SEC__RO__efusec_manu_cfg_87_64		0x0000010101040018ull
#define SCR_SEC__RO__efusec_misc_cfg_7		0x0000010101041801ull
#define SCR_SEC__RO__efusec_manu_cfg_88		0x0000010101041901ull
#define SCR_SEC__RO__efusec_fa_cfg_0		0x0000010101041a01ull
#define SCR_SEC__RO__rstgen_sec_main_rst_b_and_main_gating_en		0x0000010101080001ull
#define SCR_SEC__RO__noc_sec_m_0_i_mainnopendingtrans		0x00000101010c0001ull
#define SCR_SEC__RO__noc_sec_m_1_i_mainnopendingtrans		0x00000101010c0101ull
#define SCR_SEC__RO__noc_sec_m_2_i_mainnopendingtrans		0x00000101010c0201ull
#define SCR_SEC__RO__noc_sec_m_3_i_mainnopendingtrans		0x00000101010c0301ull
#define SCR_SEC__RO__noc_sec_m_5_i_mainnopendingtrans		0x00000101010c0401ull
#define SCR_SEC__RO__noc_sec_m_6_i_mainnopendingtrans		0x00000101010c0501ull
#define SCR_SEC__RO__noc_sec_m_7_i_mainnopendingtrans		0x00000101010c0601ull
#define SCR_SEC__RO__noc_sec_m_8_i_mainnopendingtrans		0x00000101010c0701ull
#define SCR_SEC__RO__noc_sec_m_9_i_mainnopendingtrans		0x00000101010c0801ull
#define SCR_SEC__RO__noc_sec_s_0_t_mainnopendingtrans		0x0000010101100001ull
#define SCR_SEC__RO__noc_sec_s_1_t_mainnopendingtrans		0x0000010101100101ull
#define SCR_SEC__RO__noc_sec_s_2_t_mainnopendingtrans		0x0000010101100201ull
#define SCR_SEC__RO__noc_sec_s_3_t_mainnopendingtrans		0x0000010101100301ull
#define SCR_SEC__RO__noc_sec_s_4_t_mainnopendingtrans		0x0000010101100401ull
#define SCR_SEC__RO__noc_sec_s_5_t_mainnopendingtrans		0x0000010101100501ull
#define SCR_SEC__RO__noc_sec_s_6_t_mainnopendingtrans		0x0000010101100601ull
#define SCR_SEC__RO__noc_sec_s_9_t_mainnopendingtrans		0x0000010101100801ull
#define SCR_SEC__RO__noc_sec_s_10_t_mainnopendingtrans		0x0000010101100901ull
#define SCR_SEC__RO__noc_sec_s_11_t_mainnopendingtrans		0x0000010101100a01ull
#define SCR_SEC__RO__noc_sec_s_12_t_mainnopendingtrans		0x0000010101100b01ull
#define SCR_SEC__RO__noc_sec_s_13_t_mainnopendingtrans		0x0000010101100c01ull
#define SCR_SEC__RO__noc_sec_s_14_t_mainnopendingtrans		0x0000010101100d01ull
#define SCR_SEC__RO__noc_sec_s_15_t_mainnopendingtrans		0x0000010101100e01ull
#define SCR_SEC__RO__noc_sec_s_16_t_mainnopendingtrans		0x0000010101100f01ull
#define SCR_SEC__RO__noc_sec_s_17_t_mainnopendingtrans		0x0000010101101001ull
#define SCR_SEC__RO__noc_sec_s_18_t_mainnopendingtrans		0x0000010101101101ull
#define SCR_SEC__RO__noc_sec_s_19_t_mainnopendingtrans		0x0000010101101201ull
#define SCR_SEC__RO__noc_sec_s_20_t_mainnopendingtrans		0x0000010101101301ull
#define SCR_SEC__RO__noc_sec_s_21_t_mainnopendingtrans		0x0000010101101401ull
#define SCR_SEC__RO__noc_sec_s_22_t_mainnopendingtrans		0x0000010101101501ull
#define SCR_SEC__RO__noc_sec_s_23_t_mainnopendingtrans		0x0000010101101601ull
#define SCR_SEC__RO__noc_sec_s_24_t_mainnopendingtrans		0x0000010101101701ull
#define SCR_SEC__RO__noc_sec_s_25_t_mainnopendingtrans		0x0000010101101801ull
#define SCR_SEC__RO__noc_sec_s_26_t_mainnopendingtrans		0x0000010101101901ull
#define SCR_SEC__RO__noc_sec_s_27_t_mainnopendingtrans		0x0000010101101a01ull
#define SCR_SEC__RO__noc_sec_s_28_t_mainnopendingtrans		0x0000010101101b01ull
#define SCR_SEC__RO__noc_sec_s_29_t_mainnopendingtrans		0x0000010101101c01ull
#define SCR_SEC__RO__noc_sec_s_30_t_mainnopendingtrans		0x0000010101101d01ull
#define SCR_SEC__RO__noc_sec_svreg_mainnopendingtrans		0x0000010101101e01ull
#define SCR_SEC__RO__noc_sec_svreg_t_mainnopendingtrans		0x0000010101101f01ull
#define SCR_SEC__RO__noc_sec_m_m_0_i_mainnopendingtrans		0x0000010101140001ull
#define SCR_SEC__RO__noc_sec_m_m_8_i_mainnopendingtrans		0x0000010101140201ull
#define SCR_SEC__RO__noc_sec_m_m_9_i_mainnopendingtrans		0x0000010101140301ull
#define SCR_SEC__RO__noc_sec_m_m_10_i_mainnopendingtrans		0x0000010101140401ull
#define SCR_SEC__RO__noc_sec_m_m_11_i_mainnopendingtrans		0x0000010101140501ull
#define SCR_SEC__RO__noc_sec_m_m_12_i_mainnopendingtrans		0x0000010101140601ull
#define SCR_SEC__RO__noc_sec_m_m_13_i_mainnopendingtrans		0x0000010101140701ull
#define SCR_SEC__RO__noc_sec_m_m_14_i_mainnopendingtrans		0x0000010101140801ull
#define SCR_SEC__RO__noc_sec_m_m_15_i_mainnopendingtrans		0x0000010101140901ull
#define SCR_SEC__RO__noc_sec_m_m_16_i_mainnopendingtrans		0x0000010101140a01ull
#define SCR_SEC__RO__noc_sec_m_m_17_i_mainnopendingtrans		0x0000010101140b01ull
#define SCR_SEC__RO__noc_sec_m_m_18_i_mainnopendingtrans		0x0000010101140c01ull
#define SCR_SEC__RO__noc_sec_m_m_19_i_mainnopendingtrans		0x0000010101140d01ull
#define SCR_SEC__RO__noc_sec_m_m_20_i_mainnopendingtrans		0x0000010101140e01ull
#define SCR_SEC__RO__noc_sec_m_s_0_t_mainnopendingtrans		0x0000010101140f01ull
#define SCR_SEC__RO__noc_sec_m_s_1_t_mainnopendingtrans		0x0000010101141001ull
#define SCR_SEC__RO__noc_sec_m_s_2_t_mainnopendingtrans		0x0000010101141101ull
#define SCR_SEC__RO__noc_sec_m_s_3_t_mainnopendingtrans		0x0000010101141201ull
#define SCR_SEC__RO__noc_sec_m_svreg_t_mainnopendingtrans		0x0000010101141301ull
#define SCR_SEC__RO__noc_sec_m_svreg_mainnopendingtrans		0x0000010101141401ull
#define SCR_SEC__RO__noc_main_m_0_i_mainnopendingtrans		0x0000010101180001ull
#define SCR_SEC__RO__noc_main_m_1_i_mainnopendingtrans		0x0000010101180101ull
#define SCR_SEC__RO__noc_main_m_2_i_mainnopendingtrans		0x0000010101180201ull
#define SCR_SEC__RO__noc_main_m_3_i_mainnopendingtrans		0x0000010101180301ull
#define SCR_SEC__RO__noc_main_m_4_i_mainnopendingtrans		0x0000010101180401ull
#define SCR_SEC__RO__noc_main_m_5_i_mainnopendingtrans		0x0000010101180501ull
#define SCR_SEC__RO__noc_main_m_6_i_mainnopendingtrans		0x0000010101180601ull
#define SCR_SEC__RO__noc_main_m_7_i_mainnopendingtrans		0x0000010101180701ull
#define SCR_SEC__RO__noc_main_m_8_i_mainnopendingtrans		0x0000010101180801ull
#define SCR_SEC__RO__noc_main_m_9_i_mainnopendingtrans		0x0000010101180901ull
#define SCR_SEC__RO__noc_main_m_10_i_mainnopendingtrans		0x0000010101180a01ull
#define SCR_SEC__RO__noc_main_m_11_i_mainnopendingtrans		0x0000010101180b01ull
#define SCR_SEC__RO__noc_main_m_12_i_mainnopendingtrans		0x0000010101180c01ull
#define SCR_SEC__RO__noc_main_m_13_i_mainnopendingtrans		0x0000010101180d01ull
#define SCR_SEC__RO__noc_main_m_14_i_mainnopendingtrans		0x0000010101180e01ull
#define SCR_SEC__RO__noc_main_m_16_i_mainnopendingtrans		0x0000010101180f01ull
#define SCR_SEC__RO__noc_main_m_17_i_mainnopendingtrans		0x0000010101181001ull
#define SCR_SEC__RO__noc_main_m_18_i_mainnopendingtrans		0x0000010101181101ull
#define SCR_SEC__RO__noc_main_m_19_i_mainnopendingtrans		0x0000010101181201ull
#define SCR_SEC__RO__noc_main_m_20_i_mainnopendingtrans		0x0000010101181301ull
#define SCR_SEC__RO__noc_main_m_21_i_mainnopendingtrans		0x0000010101181401ull
#define SCR_SEC__RO__noc_main_m_22_i_mainnopendingtrans		0x0000010101181501ull
#define SCR_SEC__RO__noc_main_m_23_i_mainnopendingtrans		0x0000010101181601ull
#define SCR_SEC__RO__noc_main_m_24_i_mainnopendingtrans		0x0000010101181701ull
#define SCR_SEC__RO__noc_main_s_0_sbp_t_mainnopendingtrans		0x00000101011c0001ull
#define SCR_SEC__RO__noc_main_s_1_t_mainnopendingtrans		0x00000101011c0101ull
#define SCR_SEC__RO__noc_main_s_2_t_mainnopendingtrans		0x00000101011c0201ull
#define SCR_SEC__RO__noc_main_s_3_t_mainnopendingtrans		0x00000101011c0301ull
#define SCR_SEC__RO__noc_main_s_4_t_mainnopendingtrans		0x00000101011c0401ull
#define SCR_SEC__RO__noc_main_s_5_t_mainnopendingtrans		0x00000101011c0501ull
#define SCR_SEC__RO__noc_main_s_6_t_mainnopendingtrans		0x00000101011c0601ull
#define SCR_SEC__RO__noc_main_s_7_t_mainnopendingtrans		0x00000101011c0701ull
#define SCR_SEC__RO__noc_main_s_8_t_mainnopendingtrans		0x00000101011c0801ull
#define SCR_SEC__RO__noc_main_s_9_t_mainnopendingtrans		0x00000101011c0901ull
#define SCR_SEC__RO__noc_main_s_10_t_mainnopendingtrans		0x00000101011c0a01ull
#define SCR_SEC__RO__noc_main_s_11_t_mainnopendingtrans		0x00000101011c0b01ull
#define SCR_SEC__RO__noc_main_s_15_t_mainnopendingtrans		0x00000101011c0c01ull
#define SCR_SEC__RO__noc_main_s_16_t_mainnopendingtrans		0x00000101011c0d01ull
#define SCR_SEC__RO__noc_main_s_17_t_mainnopendingtrans		0x00000101011c0e01ull
#define SCR_SEC__RO__noc_main_s_18_t_mainnopendingtrans		0x00000101011c0f01ull
#define SCR_SEC__RO__noc_main_s_19_t_mainnopendingtrans		0x00000101011c1001ull
#define SCR_SEC__RO__noc_main_s_20_t_mainnopendingtrans		0x00000101011c1101ull
#define SCR_SEC__RO__noc_main_s_21_t_mainnopendingtrans		0x00000101011c1201ull
#define SCR_SEC__RO__noc_main_noc_reg_mainnopendingtrans		0x00000101011c1301ull
#define SCR_SEC__RO__noc_main_noc_reg_t_mainnopendingtrans		0x00000101011c1401ull
#define SCR_SEC__RO__u_info_cmp_o_faultinfo_13_0		0x000001010120000eull
#define SCR_SEC__RO__xtal_saf_xtal_rdy		0x0000010101240001ull

// =============== SCR_HPI =============== //
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data1__oe		0x0000020304000001ull
#define SCR_HPI__L31__canfd9_canfd_debounce_time_3_0		0x0000020304000104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data3__oe		0x0000020304040001ull
#define SCR_HPI__L31__canfd10_canfd_debounce_time_3_0		0x0000020304040104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data5__oe		0x0000020304080001ull
#define SCR_HPI__L31__canfd11_canfd_debounce_time_3_0		0x0000020304080104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data7__oe		0x00000203040c0001ull
#define SCR_HPI__L31__canfd12_canfd_debounce_time_3_0		0x00000203040c0104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data9__oe		0x0000020304100001ull
#define SCR_HPI__L31__canfd13_canfd_debounce_time_3_0		0x0000020304100104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data11__oe		0x0000020304140001ull
#define SCR_HPI__L31__canfd14_canfd_debounce_time_3_0		0x0000020304140104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data13__oe		0x0000020304180001ull
#define SCR_HPI__L31__canfd15_canfd_debounce_time_3_0		0x0000020304180104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data15__oe		0x00000203041c0001ull
#define SCR_HPI__L31__canfd16_canfd_debounce_time_3_0		0x00000203041c0104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data17__oe		0x0000020304200001ull
#define SCR_HPI__L31__canfd17_canfd_debounce_time_3_0		0x0000020304200104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data19__oe		0x0000020304240001ull
#define SCR_HPI__L31__canfd18_canfd_debounce_time_3_0		0x0000020304240104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data21__oe		0x0000020304280001ull
#define SCR_HPI__L31__canfd19_canfd_debounce_time_3_0		0x0000020304280104ull
#define SCR_HPI__L31__iomux_wrap_ap_pio_disp_mux__data23__oe		0x00000203042c0001ull
#define SCR_HPI__L31__canfd20_canfd_debounce_time_3_0		0x00000203042c0104ull
#define SCR_HPI__R16W16__canfd9_ipg_stop		0x0000020406000001ull
#define SCR_HPI__R16W16__canfd9_ipg_doze		0x0000020406000101ull
#define SCR_HPI__R16W16__canfd9_sw_gating_en		0x0000020406000201ull
#define SCR_HPI__R16W16__canfd9_sw_gating_dis		0x0000020406000301ull
#define SCR_HPI__R16W16__canfd9_ipg_soft_reset_b		0x0000020406000401ull
#define SCR_HPI__R16W16__canfd10_ipg_stop		0x0000020406040001ull
#define SCR_HPI__R16W16__canfd10_ipg_doze		0x0000020406040101ull
#define SCR_HPI__R16W16__canfd10_sw_gating_en		0x0000020406040201ull
#define SCR_HPI__R16W16__canfd10_sw_gating_dis		0x0000020406040301ull
#define SCR_HPI__R16W16__canfd10_ipg_soft_reset_b		0x0000020406040401ull
#define SCR_HPI__R16W16__canfd11_ipg_stop		0x0000020406080001ull
#define SCR_HPI__R16W16__canfd11_ipg_doze		0x0000020406080101ull
#define SCR_HPI__R16W16__canfd11_sw_gating_en		0x0000020406080201ull
#define SCR_HPI__R16W16__canfd11_sw_gating_dis		0x0000020406080301ull
#define SCR_HPI__R16W16__canfd11_ipg_soft_reset_b		0x0000020406080401ull
#define SCR_HPI__R16W16__canfd12_ipg_stop		0x00000204060c0001ull
#define SCR_HPI__R16W16__canfd12_ipg_doze		0x00000204060c0101ull
#define SCR_HPI__R16W16__canfd12_sw_gating_en		0x00000204060c0201ull
#define SCR_HPI__R16W16__canfd12_sw_gating_dis		0x00000204060c0301ull
#define SCR_HPI__R16W16__canfd12_ipg_soft_reset_b		0x00000204060c0401ull
#define SCR_HPI__R16W16__canfd13_ipg_stop		0x0000020406100001ull
#define SCR_HPI__R16W16__canfd13_ipg_doze		0x0000020406100101ull
#define SCR_HPI__R16W16__canfd13_sw_gating_en		0x0000020406100201ull
#define SCR_HPI__R16W16__canfd13_sw_gating_dis		0x0000020406100301ull
#define SCR_HPI__R16W16__canfd13_ipg_soft_reset_b		0x0000020406100401ull
#define SCR_HPI__R16W16__canfd14_ipg_stop		0x0000020406140001ull
#define SCR_HPI__R16W16__canfd14_ipg_doze		0x0000020406140101ull
#define SCR_HPI__R16W16__canfd14_sw_gating_en		0x0000020406140201ull
#define SCR_HPI__R16W16__canfd14_sw_gating_dis		0x0000020406140301ull
#define SCR_HPI__R16W16__canfd14_ipg_soft_reset_b		0x0000020406140401ull
#define SCR_HPI__R16W16__canfd15_ipg_stop		0x0000020406180001ull
#define SCR_HPI__R16W16__canfd15_ipg_doze		0x0000020406180101ull
#define SCR_HPI__R16W16__canfd15_sw_gating_en		0x0000020406180201ull
#define SCR_HPI__R16W16__canfd15_sw_gating_dis		0x0000020406180301ull
#define SCR_HPI__R16W16__canfd15_ipg_soft_reset_b		0x0000020406180401ull
#define SCR_HPI__R16W16__canfd16_ipg_stop		0x00000204061c0001ull
#define SCR_HPI__R16W16__canfd16_ipg_doze		0x00000204061c0101ull
#define SCR_HPI__R16W16__canfd16_sw_gating_en		0x00000204061c0201ull
#define SCR_HPI__R16W16__canfd16_sw_gating_dis		0x00000204061c0301ull
#define SCR_HPI__R16W16__canfd16_ipg_soft_reset_b		0x00000204061c0401ull
#define SCR_HPI__R16W16__canfd17_ipg_stop		0x0000020406200001ull
#define SCR_HPI__R16W16__canfd17_ipg_doze		0x0000020406200101ull
#define SCR_HPI__R16W16__canfd17_sw_gating_en		0x0000020406200201ull
#define SCR_HPI__R16W16__canfd17_sw_gating_dis		0x0000020406200301ull
#define SCR_HPI__R16W16__canfd17_ipg_soft_reset_b		0x0000020406200401ull
#define SCR_HPI__R16W16__canfd18_ipg_stop		0x0000020406240001ull
#define SCR_HPI__R16W16__canfd18_ipg_doze		0x0000020406240101ull
#define SCR_HPI__R16W16__canfd18_sw_gating_en		0x0000020406240201ull
#define SCR_HPI__R16W16__canfd18_sw_gating_dis		0x0000020406240301ull
#define SCR_HPI__R16W16__canfd18_ipg_soft_reset_b		0x0000020406240401ull
#define SCR_HPI__R16W16__canfd19_ipg_stop		0x0000020406280001ull
#define SCR_HPI__R16W16__canfd19_ipg_doze		0x0000020406280101ull
#define SCR_HPI__R16W16__canfd19_sw_gating_en		0x0000020406280201ull
#define SCR_HPI__R16W16__canfd19_sw_gating_dis		0x0000020406280301ull
#define SCR_HPI__R16W16__canfd19_ipg_soft_reset_b		0x0000020406280401ull
#define SCR_HPI__R16W16__canfd20_ipg_stop		0x00000204062c0001ull
#define SCR_HPI__R16W16__canfd20_ipg_doze		0x00000204062c0101ull
#define SCR_HPI__R16W16__canfd20_sw_gating_en		0x00000204062c0201ull
#define SCR_HPI__R16W16__canfd20_sw_gating_dis		0x00000204062c0301ull
#define SCR_HPI__R16W16__canfd20_ipg_soft_reset_b		0x00000204062c0401ull
#define SCR_HPI__R16W16__canfd9_ipg_stop_ack		0x0000020406001001ull
#define SCR_HPI__R16W16__canfd9_can_lpm_ack		0x0000020406001101ull
#define SCR_HPI__R16W16__canfd10_ipg_stop_ack		0x0000020406041001ull
#define SCR_HPI__R16W16__canfd10_can_lpm_ack		0x0000020406041101ull
#define SCR_HPI__R16W16__canfd11_ipg_stop_ack		0x0000020406081001ull
#define SCR_HPI__R16W16__canfd11_can_lpm_ack		0x0000020406081101ull
#define SCR_HPI__R16W16__canfd12_ipg_stop_ack		0x00000204060c1001ull
#define SCR_HPI__R16W16__canfd12_can_lpm_ack		0x00000204060c1101ull
#define SCR_HPI__R16W16__canfd13_ipg_stop_ack		0x0000020406101001ull
#define SCR_HPI__R16W16__canfd13_can_lpm_ack		0x0000020406101101ull
#define SCR_HPI__R16W16__canfd14_ipg_stop_ack		0x0000020406141001ull
#define SCR_HPI__R16W16__canfd14_can_lpm_ack		0x0000020406141101ull
#define SCR_HPI__R16W16__canfd15_ipg_stop_ack		0x0000020406181001ull
#define SCR_HPI__R16W16__canfd15_can_lpm_ack		0x0000020406181101ull
#define SCR_HPI__R16W16__canfd16_ipg_stop_ack		0x00000204061c1001ull
#define SCR_HPI__R16W16__canfd16_can_lpm_ack		0x00000204061c1101ull
#define SCR_HPI__R16W16__canfd17_ipg_stop_ack		0x0000020406201001ull
#define SCR_HPI__R16W16__canfd17_can_lpm_ack		0x0000020406201101ull
#define SCR_HPI__R16W16__canfd18_ipg_stop_ack		0x0000020406241001ull
#define SCR_HPI__R16W16__canfd18_can_lpm_ack		0x0000020406241101ull
#define SCR_HPI__R16W16__canfd19_ipg_stop_ack		0x0000020406281001ull
#define SCR_HPI__R16W16__canfd19_can_lpm_ack		0x0000020406281101ull
#define SCR_HPI__R16W16__canfd20_ipg_stop_ack		0x00000204062c1001ull
#define SCR_HPI__R16W16__canfd20_can_lpm_ack		0x00000204062c1101ull


#endif /* _SCR_HW_H */
