
STM32H743-DSP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009184  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0007765c  08009440  08009440  0000a440  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08080a9c  08080a9c  00081a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08080aa4  08080aa4  00081aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08080aa8  08080aa8  00081aa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  08080aac  00082000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dtcm_bss     0000c020  20000000  20000000  00083000  2**5
                  ALLOC
  8 .dtcm_data    00000000  2000c020  2000c020  0008206c  2**0
                  CONTENTS
  9 .bss          0007e3f0  2400006c  2400006c  0008206c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2407e45c  2407e45c  0008206c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0008206c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025ce1  00000000  00000000  0008209a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005556  00000000  00000000  000a7d7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0001068e  00000000  00000000  000ad2d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014a8  00000000  00000000  000bd960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001f26  00000000  00000000  000bee08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003bf50  00000000  00000000  000c0d2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a031  00000000  00000000  000fcc7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00177ae3  00000000  00000000  00126caf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000b3  00000000  00000000  0029e792  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000425c  00000000  00000000  0029e848  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  002a2aa4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    000041c4  00000000  00000000  002a2b12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 000000e0  00000000  00000000  002a6cd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400006c 	.word	0x2400006c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800940c 	.word	0x0800940c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000070 	.word	0x24000070
 80002dc:	0800940c 	.word	0x0800940c

080002e0 <arm_bitreversal_32>:
 80002e0:	1c4b      	adds	r3, r1, #1
 80002e2:	2b01      	cmp	r3, #1
 80002e4:	bf98      	it	ls
 80002e6:	4770      	bxls	lr
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80002ec:	1c91      	adds	r1, r2, #2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80002f8:	880a      	ldrh	r2, [r1, #0]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80002fe:	4480      	add	r8, r0
 8000300:	4481      	add	r9, r0
 8000302:	4402      	add	r2, r0
 8000304:	4484      	add	ip, r0
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
 800030e:	6815      	ldr	r5, [r2, #0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
 8000314:	f8c9 6000 	str.w	r6, [r9]
 8000318:	f8c8 7000 	str.w	r7, [r8]
 800031c:	f8cc 5000 	str.w	r5, [ip]
 8000320:	6014      	str	r4, [r2, #0]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800032a:	6855      	ldr	r5, [r2, #4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
 800033c:	6054      	str	r4, [r2, #4]
 800033e:	3108      	adds	r1, #8
 8000340:	3b01      	subs	r3, #1
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
 800034a:	1c4b      	adds	r3, r1, #1
 800034c:	2b01      	cmp	r3, #1
 800034e:	bf98      	it	ls
 8000350:	4770      	bxls	lr
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000356:	1c91      	adds	r1, r2, #2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000362:	880a      	ldrh	r2, [r1, #0]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
 8000380:	6815      	ldr	r5, [r2, #0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
 8000386:	f8c9 6000 	str.w	r6, [r9]
 800038a:	f8c8 7000 	str.w	r7, [r8]
 800038e:	f8cc 5000 	str.w	r5, [ip]
 8000392:	6014      	str	r4, [r2, #0]
 8000394:	3108      	adds	r1, #8
 8000396:	3b01      	subs	r3, #1
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800039e:	4770      	bx	lr

080003a0 <memchr>:
 80003a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80003a4:	2a10      	cmp	r2, #16
 80003a6:	db2b      	blt.n	8000400 <memchr+0x60>
 80003a8:	f010 0f07 	tst.w	r0, #7
 80003ac:	d008      	beq.n	80003c0 <memchr+0x20>
 80003ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003b2:	3a01      	subs	r2, #1
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d02d      	beq.n	8000414 <memchr+0x74>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	b342      	cbz	r2, 8000410 <memchr+0x70>
 80003be:	d1f6      	bne.n	80003ae <memchr+0xe>
 80003c0:	b4f0      	push	{r4, r5, r6, r7}
 80003c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003ca:	f022 0407 	bic.w	r4, r2, #7
 80003ce:	f07f 0700 	mvns.w	r7, #0
 80003d2:	2300      	movs	r3, #0
 80003d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003d8:	3c08      	subs	r4, #8
 80003da:	ea85 0501 	eor.w	r5, r5, r1
 80003de:	ea86 0601 	eor.w	r6, r6, r1
 80003e2:	fa85 f547 	uadd8	r5, r5, r7
 80003e6:	faa3 f587 	sel	r5, r3, r7
 80003ea:	fa86 f647 	uadd8	r6, r6, r7
 80003ee:	faa5 f687 	sel	r6, r5, r7
 80003f2:	b98e      	cbnz	r6, 8000418 <memchr+0x78>
 80003f4:	d1ee      	bne.n	80003d4 <memchr+0x34>
 80003f6:	bcf0      	pop	{r4, r5, r6, r7}
 80003f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80003fc:	f002 0207 	and.w	r2, r2, #7
 8000400:	b132      	cbz	r2, 8000410 <memchr+0x70>
 8000402:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000406:	3a01      	subs	r2, #1
 8000408:	ea83 0301 	eor.w	r3, r3, r1
 800040c:	b113      	cbz	r3, 8000414 <memchr+0x74>
 800040e:	d1f8      	bne.n	8000402 <memchr+0x62>
 8000410:	2000      	movs	r0, #0
 8000412:	4770      	bx	lr
 8000414:	3801      	subs	r0, #1
 8000416:	4770      	bx	lr
 8000418:	2d00      	cmp	r5, #0
 800041a:	bf06      	itte	eq
 800041c:	4635      	moveq	r5, r6
 800041e:	3803      	subeq	r0, #3
 8000420:	3807      	subne	r0, #7
 8000422:	f015 0f01 	tst.w	r5, #1
 8000426:	d107      	bne.n	8000438 <memchr+0x98>
 8000428:	3001      	adds	r0, #1
 800042a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800042e:	bf02      	ittt	eq
 8000430:	3001      	addeq	r0, #1
 8000432:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000436:	3001      	addeq	r0, #1
 8000438:	bcf0      	pop	{r4, r5, r6, r7}
 800043a:	3801      	subs	r0, #1
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop

08000440 <cabinet_simulation_f32_process>:
 *
 * @param self Generic FX handler containing allocated state and FIR pointers.
 * @param p    Audio pipeline context.
 */
static void cabinet_simulation_f32_process(FX_HANDLER_t *self, pipe *p)
{
 8000440:	4603      	mov	r3, r0
    // self->states[2]: pointer to FIR filter handler
    // self->states[1]: pointer to overlap/state buffer
    partitioned_fir_convolution_fft(
 8000442:	4608      	mov	r0, r1
 8000444:	e9d3 2103 	ldrd	r2, r1, [r3, #12]
 8000448:	f000 be60 	b.w	800110c <partitioned_fir_convolution_fft>

0800044c <fx_cabinet_init>:
 * the processing callback.
 *
 * @param fx Pointer to FX_HANDLER_t to configure for cabinet effect.
 */
void fx_cabinet_init(FX_HANDLER_t *fx)
{
 800044c:	b510      	push	{r4, lr}
    const uint32_t numSegments = 1U;

    // Allocate FFT-domain memory for FIR (numSegments * FFT_SIZE floats + overlap paddings)
    fx->states[0] = _static_mem_alloc(
 800044e:	2104      	movs	r1, #4
{
 8000450:	4604      	mov	r4, r0
    fx->states[0] = _static_mem_alloc(
 8000452:	f242 0008 	movw	r0, #8200	@ 0x2008
 8000456:	f000 fb3d 	bl	8000ad4 <_static_mem_alloc>
 800045a:	4603      	mov	r3, r0
        (numSegments * FFT_SIZE + 2 * numSegments) * sizeof(float),
        _Alignof(float)
    );

    // Allocate DTCM state buffer for overlap (BUFFER_SIZE floats)
    fx->states[1] = _dctm_static_mem_alloc(
 800045c:	2104      	movs	r1, #4
 800045e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    fx->states[0] = _static_mem_alloc(
 8000462:	60a3      	str	r3, [r4, #8]
    fx->states[1] = _dctm_static_mem_alloc(
 8000464:	f000 fb20 	bl	8000aa8 <_dctm_static_mem_alloc>
 8000468:	4603      	mov	r3, r0
        BUFFER_SIZE * sizeof(float),
        _Alignof(float)
    );

    // Allocate FIR filter handler
    fx->states[2] = _static_mem_alloc(
 800046a:	2104      	movs	r1, #4
 800046c:	2014      	movs	r0, #20
    fx->states[1] = _dctm_static_mem_alloc(
 800046e:	60e3      	str	r3, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 8000470:	f000 fb30 	bl	8000ad4 <_static_mem_alloc>
 8000474:	4603      	mov	r3, r0
        sizeof(fir_t),
        _Alignof(fir_t)
    );

    // Allocate cabinet simulation instance
    fx->states[3] = _static_mem_alloc(
 8000476:	2104      	movs	r1, #4
 8000478:	2030      	movs	r0, #48	@ 0x30
    fx->states[2] = _static_mem_alloc(
 800047a:	6123      	str	r3, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 800047c:	f000 fb2a 	bl	8000ad4 <_static_mem_alloc>
 8000480:	4603      	mov	r3, r0
        sizeof(cabinet_simulation_f32),
        _Alignof(cabinet_simulation_f32)
    );

    // Initialize FIR filter with FFT memory
    fir_OD_M212_VINT_DYN_201_P05_00_f32_init(
 8000482:	68a1      	ldr	r1, [r4, #8]
 8000484:	6920      	ldr	r0, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 8000486:	6163      	str	r3, [r4, #20]
    fir_OD_M212_VINT_DYN_201_P05_00_f32_init(
 8000488:	f000 fa4a 	bl	8000920 <fir_OD_M212_VINT_DYN_201_P05_00_f32_init>

    // Initialize cabinet simulation with state buffer and FIR handler
    cabinet_simulation_f32_init(
        (cabinet_simulation_f32 *)fx->states[3],
        (float32_t *)fx->states[1],
        (fir_t *)fx->states[2]
 800048c:	f104 000c 	add.w	r0, r4, #12
    );

    // Assign processing callback for cabinet effect
    fx->process = cabinet_simulation_f32_process;
 8000490:	4a02      	ldr	r2, [pc, #8]	@ (800049c <fx_cabinet_init+0x50>)
        (fir_t *)fx->states[2]
 8000492:	c80b      	ldmia	r0, {r0, r1, r3}
    self->fir1  = fir;
 8000494:	e9c3 100a 	strd	r1, r0, [r3, #40]	@ 0x28
    fx->process = cabinet_simulation_f32_process;
 8000498:	6062      	str	r2, [r4, #4]
}
 800049a:	bd10      	pop	{r4, pc}
 800049c:	08000441 	.word	0x08000441

080004a0 <fx_cabinet_clean>:


void fx_cabinet_clean(FX_HANDLER_t *fx)
{
 80004a0:	b510      	push	{r4, lr}
 80004a2:	4604      	mov	r4, r0

	fir_OD_M212_VINT_DYN_201_P05_00_f32_clean((fir_t *)fx->states[2]);
 80004a4:	6900      	ldr	r0, [r0, #16]
 80004a6:	f000 fa4f 	bl	8000948 <fir_OD_M212_VINT_DYN_201_P05_00_f32_clean>
    convolution_reverb_f32_clean((cabinet_simulation_f32*)fx->states[3]);
 80004aa:	6960      	ldr	r0, [r4, #20]
 80004ac:	f000 f810 	bl	80004d0 <convolution_reverb_f32_clean>

    for(int i = 0; i < 8; i++)
    	fx->states[i] = NULL;
 80004b0:	2220      	movs	r2, #32
 80004b2:	2100      	movs	r1, #0
 80004b4:	f104 0008 	add.w	r0, r4, #8
 80004b8:	f007 ff55 	bl	8008366 <memset>

    fx->process = NULL;
 80004bc:	2300      	movs	r3, #0
 80004be:	6063      	str	r3, [r4, #4]

}
 80004c0:	bd10      	pop	{r4, pc}
 80004c2:	bf00      	nop

080004c4 <convolution_reverb_f32_process>:
 */
static void convolution_reverb_f32_process(
    FX_HANDLER_t *self,
    pipe         *p
)
{
 80004c4:	4603      	mov	r3, r0
    // self->states[2]: FIR handler pointer
    // self->states[1]: overlap/state buffer pointer
    partitioned_fir_convolution_fft(
 80004c6:	4608      	mov	r0, r1
 80004c8:	e9d3 2103 	ldrd	r2, r1, [r3, #12]
 80004cc:	f000 be1e 	b.w	800110c <partitioned_fir_convolution_fft>

080004d0 <convolution_reverb_f32_clean>:
   self->fir1  = NULL;
 80004d0:	2300      	movs	r3, #0
 80004d2:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
}
 80004d6:	4770      	bx	lr

080004d8 <fx_reverb_init>:
 * convolution_reverb instance, then initializes and assigns the processing callback.
 *
 * @param fx Pointer to FX_HANDLER_t to configure for reverb effect.
 */
void fx_reverb_init(FX_HANDLER_t *fx)
{
 80004d8:	b510      	push	{r4, lr}
    // Allocate FFT-domain memory for reverb: numSegments * FFT_SIZE + space for Handlers
    fx->states[0] = _static_mem_alloc(
 80004da:	2104      	movs	r1, #4
{
 80004dc:	4604      	mov	r4, r0
    fx->states[0] = _static_mem_alloc(
 80004de:	4812      	ldr	r0, [pc, #72]	@ (8000528 <fx_reverb_init+0x50>)
 80004e0:	f000 faf8 	bl	8000ad4 <_static_mem_alloc>
 80004e4:	4603      	mov	r3, r0
        (NUMSEGMENTS_EMT * FFT_SIZE + 2 * NUMSEGMENTS_EMT) * sizeof(float),
        _Alignof(float)
    );

    // Allocate DTCM state buffer for overlap (BUFFER_SIZE floats)
    fx->states[1] = _dctm_static_mem_alloc(
 80004e6:	2104      	movs	r1, #4
 80004e8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
    fx->states[0] = _static_mem_alloc(
 80004ec:	60a3      	str	r3, [r4, #8]
    fx->states[1] = _dctm_static_mem_alloc(
 80004ee:	f000 fadb 	bl	8000aa8 <_dctm_static_mem_alloc>
 80004f2:	4603      	mov	r3, r0
        BUFFER_SIZE * sizeof(float),
        _Alignof(float)
    );

    // Allocate FIR filter handler
    fx->states[2] = _static_mem_alloc(
 80004f4:	2104      	movs	r1, #4
 80004f6:	2014      	movs	r0, #20
    fx->states[1] = _dctm_static_mem_alloc(
 80004f8:	60e3      	str	r3, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 80004fa:	f000 faeb 	bl	8000ad4 <_static_mem_alloc>
 80004fe:	4603      	mov	r3, r0
        sizeof(fir_t),
        _Alignof(fir_t)
    );

    // Allocate convolution reverb simulation instance
    fx->states[3] = _static_mem_alloc(
 8000500:	2104      	movs	r1, #4
 8000502:	2030      	movs	r0, #48	@ 0x30
    fx->states[2] = _static_mem_alloc(
 8000504:	6123      	str	r3, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 8000506:	f000 fae5 	bl	8000ad4 <_static_mem_alloc>
 800050a:	4603      	mov	r3, r0
        sizeof(convolution_reverb_f32),
        _Alignof(convolution_reverb_f32)
    );

    // Initialize FIR handler with FFT memory
    fir_emt_140_dark_3_f32_init(
 800050c:	68a1      	ldr	r1, [r4, #8]
 800050e:	6920      	ldr	r0, [r4, #16]
    fx->states[3] = _static_mem_alloc(
 8000510:	6163      	str	r3, [r4, #20]
    fir_emt_140_dark_3_f32_init(
 8000512:	f000 fa1f 	bl	8000954 <fir_emt_140_dark_3_f32_init>

    // Initialize reverb simulation with state buffer and FIR handler
    convolution_reverb_f32_init(
        (convolution_reverb_f32 *)fx->states[3],
        (float32_t *)fx->states[1],
        (fir_t *)fx->states[2]
 8000516:	f104 000c 	add.w	r0, r4, #12
    );

    // Set processing callback for convolution reverb
    fx->process = convolution_reverb_f32_process;
 800051a:	4a04      	ldr	r2, [pc, #16]	@ (800052c <fx_reverb_init+0x54>)
        (fir_t *)fx->states[2]
 800051c:	c80b      	ldmia	r0, {r0, r1, r3}
    self->fir1  = fir;
 800051e:	e9c3 100a 	strd	r1, r0, [r3, #40]	@ 0x28
    fx->process = convolution_reverb_f32_process;
 8000522:	6062      	str	r2, [r4, #4]
}
 8000524:	bd10      	pop	{r4, pc}
 8000526:	bf00      	nop
 8000528:	0005c170 	.word	0x0005c170
 800052c:	080004c5 	.word	0x080004c5

08000530 <fx_reverb_clean>:


void fx_reverb_clean(FX_HANDLER_t *fx)
{
 8000530:	b538      	push	{r3, r4, r5, lr}
 8000532:	4604      	mov	r4, r0

    fir_emt_140_dark_3_f32_clean((fir_t *)fx->states[2]);
 8000534:	6900      	ldr	r0, [r0, #16]
 8000536:	f000 fa31 	bl	800099c <fir_emt_140_dark_3_f32_clean>
   self->fir1  = NULL;
 800053a:	2500      	movs	r5, #0
    convolution_reverb_f32_clean((convolution_reverb_f32*)fx->states[3]);
 800053c:	6963      	ldr	r3, [r4, #20]

    for(int i = 0; i < 8; i++)
    	fx->states[i] = NULL;
 800053e:	2220      	movs	r2, #32
 8000540:	4629      	mov	r1, r5
 8000542:	f104 0008 	add.w	r0, r4, #8
   self->fir1  = NULL;
 8000546:	e9c3 550a 	strd	r5, r5, [r3, #40]	@ 0x28
    	fx->states[i] = NULL;
 800054a:	f007 ff0c 	bl	8008366 <memset>

    fx->process = NULL;
 800054e:	6065      	str	r5, [r4, #4]

}
 8000550:	bd38      	pop	{r3, r4, r5, pc}
 8000552:	bf00      	nop

08000554 <supro_simulation_f32_process>:

/**
 * @brief Main FX chain processing: reverb → preamp → reverb → poweramp → reverb.
 */
static void supro_simulation_f32_process(FX_HANDLER_t *fx, pipe *p)
{
 8000554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    float32_t *overlap = (float32_t *)fx->states[0];
    fir_t     *firs    = (fir_t *)fx->states[2];

    // 1) Dry signal attenuation
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000558:	f244 0708 	movw	r7, #16392	@ 0x4008
    fir_t     *firs    = (fir_t *)fx->states[2];
 800055c:	6903      	ldr	r3, [r0, #16]
    float32_t *overlap = (float32_t *)fx->states[0];
 800055e:	6885      	ldr	r5, [r0, #8]
{
 8000560:	460c      	mov	r4, r1
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000562:	440f      	add	r7, r1
    fir_t     *firs    = (fir_t *)fx->states[2];
 8000564:	461e      	mov	r6, r3
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000566:	ed9f 0a96 	vldr	s0, [pc, #600]	@ 80007c0 <supro_simulation_f32_process+0x26c>
 800056a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
{
 800056e:	4683      	mov	fp, r0
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000570:	4638      	mov	r0, r7
{
 8000572:	ed2d 8b0a 	vpush	{d8-d12}
 8000576:	b085      	sub	sp, #20
 8000578:	9103      	str	r1, [sp, #12]
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 800057a:	4639      	mov	r1, r7
    fir_t     *firs    = (fir_t *)fx->states[2];
 800057c:	9302      	str	r3, [sp, #8]
    float32_t *overlap = (float32_t *)fx->states[0];
 800057e:	9501      	str	r5, [sp, #4]
    arm_scale_f32(p->processBuffer, 0.1f, p->processBuffer, BUFFER_SIZE);
 8000580:	f007 f9a8 	bl	80078d4 <arm_scale_f32>

    // 2) First convolution reverb
    partitioned_fir_convolution_fft(p, &firs[0], &overlap[0]);
 8000584:	462a      	mov	r2, r5
 8000586:	4631      	mov	r1, r6
 8000588:	4620      	mov	r0, r4
    float32_t        gWet   = a[SUPRO_P_BLEND_IDX];
    float32_t        bias   = a[SUPRO_P_BIAS_IDX];

    // Envelope detection: squared → lowpass → sqrt(2·env)
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
    arm_biquad_cascade_df1_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5], scratch, env, BUFFER_SIZE);
 800058a:	4e8e      	ldr	r6, [pc, #568]	@ (80007c4 <supro_simulation_f32_process+0x270>)
    partitioned_fir_convolution_fft(p, &firs[0], &overlap[0]);
 800058c:	f000 fdbe 	bl	800110c <partitioned_fir_convolution_fft>
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 8000590:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000594:	4a8c      	ldr	r2, [pc, #560]	@ (80007c8 <supro_simulation_f32_process+0x274>)
 8000596:	4639      	mov	r1, r7
 8000598:	4638      	mov	r0, r7
 800059a:	f506 5580 	add.w	r5, r6, #4096	@ 0x1000
 800059e:	f007 fa05 	bl	80079ac <arm_mult_f32>
    arm_biquad_cascade_df1_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5], scratch, env, BUFFER_SIZE);
 80005a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005a6:	4988      	ldr	r1, [pc, #544]	@ (80007c8 <supro_simulation_f32_process+0x274>)
 80005a8:	4632      	mov	r2, r6
 80005aa:	f8db 001c 	ldr.w	r0, [fp, #28]
 80005ae:	f007 f8c5 	bl	800773c <arm_biquad_cascade_df1_f32>
    arm_scale_f32(env, 2.0f, env, BUFFER_SIZE);
 80005b2:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80005b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005ba:	4631      	mov	r1, r6
 80005bc:	4630      	mov	r0, r6
 80005be:	f007 f989 	bl	80078d4 <arm_scale_f32>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) env[i] = sqrtf(fmaxf(env[i], 0.0f));
 80005c2:	eddf 6a82 	vldr	s13, [pc, #520]	@ 80007cc <supro_simulation_f32_process+0x278>
    arm_scale_f32(env, 2.0f, env, BUFFER_SIZE);
 80005c6:	4633      	mov	r3, r6
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) env[i] = sqrtf(fmaxf(env[i], 0.0f));
 80005c8:	edd3 7a00 	vldr	s15, [r3]
 80005cc:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 80005d0:	eeb1 7ae7 	vsqrt.f32	s14, s15
 80005d4:	eca3 7a01 	vstmia	r3!, {s14}
 80005d8:	42ab      	cmp	r3, r5
 80005da:	d1f5      	bne.n	80005c8 <supro_simulation_f32_process+0x74>

    // Polynomial distortion via Horner's method
    arm_scale_f32(x, gPre, scratch, BUFFER_SIZE);
 80005dc:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 80007d0 <supro_simulation_f32_process+0x27c>
 80005e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005e4:	4978      	ldr	r1, [pc, #480]	@ (80007c8 <supro_simulation_f32_process+0x274>)
 80005e6:	4638      	mov	r0, r7
 80005e8:	f007 f974 	bl	80078d4 <arm_scale_f32>
    arm_scale_f32(env, bias, env, BUFFER_SIZE);
 80005ec:	4975      	ldr	r1, [pc, #468]	@ (80007c4 <supro_simulation_f32_process+0x270>)
 80005ee:	ed9f 0a79 	vldr	s0, [pc, #484]	@ 80007d4 <supro_simulation_f32_process+0x280>
 80005f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005f6:	4608      	mov	r0, r1
 80005f8:	4c77      	ldr	r4, [pc, #476]	@ (80007d8 <supro_simulation_f32_process+0x284>)
 80005fa:	f007 f96b 	bl	80078d4 <arm_scale_f32>
    arm_add_f32(scratch, env, scratch, BUFFER_SIZE);
 80005fe:	4a72      	ldr	r2, [pc, #456]	@ (80007c8 <supro_simulation_f32_process+0x274>)
 8000600:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000604:	496f      	ldr	r1, [pc, #444]	@ (80007c4 <supro_simulation_f32_process+0x270>)
 8000606:	4610      	mov	r0, r2
    uint32_t K = SUPRO_NUM_A_VALS;
    arm_scale_f32(scratch, a[K-1], env, BUFFER_SIZE);
    for (int k = K-2; k >= 0; --k) {
        arm_mult_f32(scratch, env, env, BUFFER_SIZE);
 8000608:	f8df a1b8 	ldr.w	sl, [pc, #440]	@ 80007c4 <supro_simulation_f32_process+0x270>
 800060c:	f8df 91b8 	ldr.w	r9, [pc, #440]	@ 80007c8 <supro_simulation_f32_process+0x274>
 8000610:	f1a4 089c 	sub.w	r8, r4, #156	@ 0x9c
    arm_add_f32(scratch, env, scratch, BUFFER_SIZE);
 8000614:	f007 fa10 	bl	8007a38 <arm_add_f32>
    arm_scale_f32(scratch, a[K-1], env, BUFFER_SIZE);
 8000618:	ed9f 0a70 	vldr	s0, [pc, #448]	@ 80007dc <supro_simulation_f32_process+0x288>
 800061c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000620:	4968      	ldr	r1, [pc, #416]	@ (80007c4 <supro_simulation_f32_process+0x270>)
 8000622:	4869      	ldr	r0, [pc, #420]	@ (80007c8 <supro_simulation_f32_process+0x274>)
 8000624:	f007 f956 	bl	80078d4 <arm_scale_f32>
        arm_mult_f32(scratch, env, env, BUFFER_SIZE);
 8000628:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800062c:	4652      	mov	r2, sl
 800062e:	4965      	ldr	r1, [pc, #404]	@ (80007c4 <supro_simulation_f32_process+0x270>)
 8000630:	4648      	mov	r0, r9
 8000632:	f007 f9bb 	bl	80079ac <arm_mult_f32>
        for (uint32_t i = 0; i < BUFFER_SIZE; ++i) env[i] += a[k];
 8000636:	ed34 7a01 	vldmdb	r4!, {s14}
 800063a:	4633      	mov	r3, r6
 800063c:	edd3 7a00 	vldr	s15, [r3]
 8000640:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000644:	ece3 7a01 	vstmia	r3!, {s15}
 8000648:	42ab      	cmp	r3, r5
 800064a:	d1f7      	bne.n	800063c <supro_simulation_f32_process+0xe8>
    for (int k = K-2; k >= 0; --k) {
 800064c:	45a0      	cmp	r8, r4
 800064e:	d1eb      	bne.n	8000628 <supro_simulation_f32_process+0xd4>
    }

    // Wet/dry mix and postgain
    arm_scale_f32(env, gWet, env, BUFFER_SIZE);
 8000650:	495c      	ldr	r1, [pc, #368]	@ (80007c4 <supro_simulation_f32_process+0x270>)
 8000652:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000656:	ed9f 0a62 	vldr	s0, [pc, #392]	@ 80007e0 <supro_simulation_f32_process+0x28c>
 800065a:	4608      	mov	r0, r1
 800065c:	4c61      	ldr	r4, [pc, #388]	@ (80007e4 <supro_simulation_f32_process+0x290>)
 800065e:	f007 f939 	bl	80078d4 <arm_scale_f32>
    arm_scale_f32(scratch, 1 - gWet, scratch, BUFFER_SIZE);
 8000662:	4959      	ldr	r1, [pc, #356]	@ (80007c8 <supro_simulation_f32_process+0x274>)
 8000664:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 80007e8 <supro_simulation_f32_process+0x294>
 8000668:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800066c:	4608      	mov	r0, r1
 800066e:	f504 5680 	add.w	r6, r4, #4096	@ 0x1000
 8000672:	f007 f92f 	bl	80078d4 <arm_scale_f32>
    arm_add_f32(env, scratch, scratch, BUFFER_SIZE);
 8000676:	4a54      	ldr	r2, [pc, #336]	@ (80007c8 <supro_simulation_f32_process+0x274>)
 8000678:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800067c:	4851      	ldr	r0, [pc, #324]	@ (80007c4 <supro_simulation_f32_process+0x270>)
 800067e:	4611      	mov	r1, r2
 8000680:	f007 f9da 	bl	8007a38 <arm_add_f32>
    arm_scale_f32(scratch, gPost, x, BUFFER_SIZE);
 8000684:	ed9f 0a59 	vldr	s0, [pc, #356]	@ 80007ec <supro_simulation_f32_process+0x298>
 8000688:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800068c:	4639      	mov	r1, r7
 800068e:	484e      	ldr	r0, [pc, #312]	@ (80007c8 <supro_simulation_f32_process+0x274>)
 8000690:	f007 f920 	bl	80078d4 <arm_scale_f32>
    partitioned_fir_convolution_fft(p, &firs[1], &overlap[BUFFER_SIZE]);
 8000694:	9b01      	ldr	r3, [sp, #4]
 8000696:	9803      	ldr	r0, [sp, #12]
 8000698:	f503 5280 	add.w	r2, r3, #4096	@ 0x1000
 800069c:	9b02      	ldr	r3, [sp, #8]
 800069e:	f103 0114 	add.w	r1, r3, #20
 80006a2:	f000 fd33 	bl	800110c <partitioned_fir_convolution_fft>

    float32_t *x       = p->processBuffer;
    float32_t *scratch = pow_scratch;

    // Envelope detection
    arm_mult_f32(x, x, scratch, BUFFER_SIZE);
 80006a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006aa:	4a4e      	ldr	r2, [pc, #312]	@ (80007e4 <supro_simulation_f32_process+0x290>)
 80006ac:	4639      	mov	r1, r7
 80006ae:	4638      	mov	r0, r7
 80006b0:	f007 f97c 	bl	80079ac <arm_mult_f32>
    arm_biquad_cascade_df1_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[6], scratch, scratch, BUFFER_SIZE);
 80006b4:	4a4b      	ldr	r2, [pc, #300]	@ (80007e4 <supro_simulation_f32_process+0x290>)
 80006b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006ba:	f8db 0020 	ldr.w	r0, [fp, #32]
 80006be:	4611      	mov	r1, r2
 80006c0:	f007 f83c 	bl	800773c <arm_biquad_cascade_df1_f32>
    arm_scale_f32(scratch, 2.0f, scratch, BUFFER_SIZE);
 80006c4:	4947      	ldr	r1, [pc, #284]	@ (80007e4 <supro_simulation_f32_process+0x290>)
 80006c6:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80006ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006ce:	4608      	mov	r0, r1
 80006d0:	f007 f900 	bl	80078d4 <arm_scale_f32>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) scratch[i] = sqrtf(fmaxf(scratch[i], 0.0f));
 80006d4:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80007cc <supro_simulation_f32_process+0x278>
    arm_scale_f32(scratch, 2.0f, scratch, BUFFER_SIZE);
 80006d8:	4623      	mov	r3, r4
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) scratch[i] = sqrtf(fmaxf(scratch[i], 0.0f));
 80006da:	edd3 7a00 	vldr	s15, [r3]
 80006de:	fec7 7aa6 	vmaxnm.f32	s15, s15, s13
 80006e2:	eeb1 7ae7 	vsqrt.f32	s14, s15
 80006e6:	eca3 7a01 	vstmia	r3!, {s14}
 80006ea:	42b3      	cmp	r3, r6
 80006ec:	d1f5      	bne.n	80006da <supro_simulation_f32_process+0x186>
    float32_t coeffP  = (tanh_kP*tanh_kP - 1.0f) / gP;

    // Nonlinearity per sample
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
        float32_t env   = scratch[i];
        float32_t xBias = x[i] - gBias * env;
 80006ee:	eddf 9a39 	vldr	s19, [pc, #228]	@ 80007d4 <supro_simulation_f32_process+0x280>
 80006f2:	463d      	mov	r5, r7
        float32_t xPre  = gPre * xBias;
 80006f4:	ed9f 9a3e 	vldr	s18, [pc, #248]	@ 80007f0 <supro_simulation_f32_process+0x29c>
        float32_t m;
        if (xPre > kP) {
 80006f8:	eddf 8a3e 	vldr	s17, [pc, #248]	@ 80007f4 <supro_simulation_f32_process+0x2a0>
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
        } else if (xPre >= -kN) {
 80006fc:	ed9f ba3e 	vldr	s22, [pc, #248]	@ 80007f8 <supro_simulation_f32_process+0x2a4>
            m = tanhf(xPre);
        } else {
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 8000700:	eddf aa3e 	vldr	s21, [pc, #248]	@ 80007fc <supro_simulation_f32_process+0x2a8>
 8000704:	ed9f aa3e 	vldr	s20, [pc, #248]	@ 8000800 <supro_simulation_f32_process+0x2ac>
 8000708:	ed9f ca3e 	vldr	s24, [pc, #248]	@ 8000804 <supro_simulation_f32_process+0x2b0>
 800070c:	eddf ba3e 	vldr	s23, [pc, #248]	@ 8000808 <supro_simulation_f32_process+0x2b4>
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 8000710:	ed9f 8a3e 	vldr	s16, [pc, #248]	@ 800080c <supro_simulation_f32_process+0x2b8>
 8000714:	e00f      	b.n	8000736 <supro_simulation_f32_process+0x1e2>
 8000716:	f008 fcbf 	bl	8009098 <tanhf>
 800071a:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8000810 <supro_simulation_f32_process+0x2bc>
 800071e:	eddf 7a3d 	vldr	s15, [pc, #244]	@ 8000814 <supro_simulation_f32_process+0x2c0>
 8000722:	eee0 7a07 	vfma.f32	s15, s0, s14
        }
        x[i] = gPost * m;
 8000726:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8000818 <supro_simulation_f32_process+0x2c4>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 800072a:	42a6      	cmp	r6, r4
        x[i] = gPost * m;
 800072c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000730:	ed45 7a01 	vstr	s15, [r5, #-4]
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8000734:	d027      	beq.n	8000786 <supro_simulation_f32_process+0x232>
        float32_t env   = scratch[i];
 8000736:	ecb4 7a01 	vldmia	r4!, {s14}
        float32_t xBias = x[i] - gBias * env;
 800073a:	ecf5 7a01 	vldmia	r5!, {s15}
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 800073e:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 800081c <supro_simulation_f32_process+0x2c8>
        float32_t xBias = x[i] - gBias * env;
 8000742:	eee7 7a69 	vfms.f32	s15, s14, s19
        if (xPre > kP) {
 8000746:	eef4 7ae8 	vcmpe.f32	s15, s17
        float32_t xPre  = gPre * xBias;
 800074a:	ee27 7a89 	vmul.f32	s14, s15, s18
        if (xPre > kP) {
 800074e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            m = tanh_kP - coeffP * tanhf(gP * xPre - kP);
 8000752:	eea7 0a48 	vfms.f32	s0, s14, s16
        if (xPre > kP) {
 8000756:	dcde      	bgt.n	8000716 <supro_simulation_f32_process+0x1c2>
        } else if (xPre >= -kN) {
 8000758:	eef4 7acb 	vcmpe.f32	s15, s22
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 800075c:	eeb0 0a4a 	vmov.f32	s0, s20
        } else if (xPre >= -kN) {
 8000760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 8000764:	eea7 0a2a 	vfma.f32	s0, s14, s21
        } else if (xPre >= -kN) {
 8000768:	db22      	blt.n	80007b0 <supro_simulation_f32_process+0x25c>
            m = tanhf(xPre);
 800076a:	eeb0 0a47 	vmov.f32	s0, s14
 800076e:	f008 fc93 	bl	8009098 <tanhf>
 8000772:	eef0 7a40 	vmov.f32	s15, s0
        x[i] = gPost * m;
 8000776:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8000818 <supro_simulation_f32_process+0x2c4>
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 800077a:	42a6      	cmp	r6, r4
        x[i] = gPost * m;
 800077c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000780:	ed45 7a01 	vstr	s15, [r5, #-4]
    for (uint32_t i = 0; i < BUFFER_SIZE; ++i) {
 8000784:	d1d7      	bne.n	8000736 <supro_simulation_f32_process+0x1e2>
    partitioned_fir_convolution_fft(p, &firs[2], &overlap[2 * BUFFER_SIZE]);
 8000786:	9b01      	ldr	r3, [sp, #4]
 8000788:	9902      	ldr	r1, [sp, #8]
 800078a:	f503 5200 	add.w	r2, r3, #8192	@ 0x2000
 800078e:	9803      	ldr	r0, [sp, #12]
 8000790:	3128      	adds	r1, #40	@ 0x28
 8000792:	f000 fcbb 	bl	800110c <partitioned_fir_convolution_fft>
    arm_scale_f32(p->processBuffer, 0.005f, p->processBuffer, BUFFER_SIZE);
 8000796:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800079a:	4639      	mov	r1, r7
 800079c:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8000820 <supro_simulation_f32_process+0x2cc>
 80007a0:	4638      	mov	r0, r7
}
 80007a2:	b005      	add	sp, #20
 80007a4:	ecbd 8b0a 	vpop	{d8-d12}
 80007a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    arm_scale_f32(p->processBuffer, 0.005f, p->processBuffer, BUFFER_SIZE);
 80007ac:	f007 b892 	b.w	80078d4 <arm_scale_f32>
            m = -tanh_kN - coeffN * tanhf(gN * xPre + kN);
 80007b0:	f008 fc72 	bl	8009098 <tanhf>
 80007b4:	eef0 7a6b 	vmov.f32	s15, s23
 80007b8:	eee0 7a4c 	vfms.f32	s15, s0, s24
 80007bc:	e7b3      	b.n	8000726 <supro_simulation_f32_process+0x1d2>
 80007be:	bf00      	nop
 80007c0:	3dcccccd 	.word	0x3dcccccd
 80007c4:	24001088 	.word	0x24001088
 80007c8:	24002088 	.word	0x24002088
 80007cc:	00000000 	.word	0x00000000
 80007d0:	3f710983 	.word	0x3f710983
 80007d4:	3f186130 	.word	0x3f186130
 80007d8:	080094f0 	.word	0x080094f0
 80007dc:	d267d638 	.word	0xd267d638
 80007e0:	3f0d61b4 	.word	0x3f0d61b4
 80007e4:	24000088 	.word	0x24000088
 80007e8:	3ee53c98 	.word	0x3ee53c98
 80007ec:	3f7db881 	.word	0x3f7db881
 80007f0:	3f8e9370 	.word	0x3f8e9370
 80007f4:	3f64018b 	.word	0x3f64018b
 80007f8:	bf655493 	.word	0xbf655493
 80007fc:	3f7fa057 	.word	0x3f7fa057
 8000800:	3f7f71fb 	.word	0x3f7f71fb
 8000804:	bed80d82 	.word	0xbed80d82
 8000808:	bf42bc17 	.word	0xbf42bc17
 800080c:	3f806a2a 	.word	0x3f806a2a
 8000810:	bed8ee5b 	.word	0xbed8ee5b
 8000814:	3f421c45 	.word	0x3f421c45
 8000818:	40d6c29a 	.word	0x40d6c29a
 800081c:	3f7df857 	.word	0x3f7df857
 8000820:	3ba3d70a 	.word	0x3ba3d70a

08000824 <fx_supro_init>:
{
 8000824:	b570      	push	{r4, r5, r6, lr}
    fx->states[0] = _dctm_static_mem_alloc(
 8000826:	2104      	movs	r1, #4
{
 8000828:	4604      	mov	r4, r0
    fx->states[0] = _dctm_static_mem_alloc(
 800082a:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 800082e:	f000 f93b 	bl	8000aa8 <_dctm_static_mem_alloc>
 8000832:	4603      	mov	r3, r0
    fx->states[1] = _static_mem_alloc(
 8000834:	2104      	movs	r1, #4
 8000836:	f246 0018 	movw	r0, #24600	@ 0x6018
    fx->states[0] = _dctm_static_mem_alloc(
 800083a:	60a3      	str	r3, [r4, #8]
    fx->states[1] = _static_mem_alloc(
 800083c:	f000 f94a 	bl	8000ad4 <_static_mem_alloc>
 8000840:	4603      	mov	r3, r0
    fx->states[2] = _static_mem_alloc(
 8000842:	2104      	movs	r1, #4
 8000844:	203c      	movs	r0, #60	@ 0x3c
    fx->states[1] = _static_mem_alloc(
 8000846:	60e3      	str	r3, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 8000848:	f000 f944 	bl	8000ad4 <_static_mem_alloc>
        float32_t *fftBuf = (float32_t *)fx->states[1];
 800084c:	68e6      	ldr	r6, [r4, #12]
    fx->states[2] = _static_mem_alloc(
 800084e:	6120      	str	r0, [r4, #16]
 8000850:	4605      	mov	r5, r0
        fir_h1_f32_init(&firs[0], &fftBuf[0 * BUFFER_OFFSET]);
 8000852:	4631      	mov	r1, r6
 8000854:	f000 f8c2 	bl	80009dc <fir_h1_f32_init>
        fir_h2_f32_init(&firs[1], &fftBuf[1 * BUFFER_OFFSET]);
 8000858:	f242 0108 	movw	r1, #8200	@ 0x2008
 800085c:	f105 0014 	add.w	r0, r5, #20
 8000860:	4431      	add	r1, r6
 8000862:	f000 f8d5 	bl	8000a10 <fir_h2_f32_init>
        fir_h3_f32_init(&firs[2], &fftBuf[2 * BUFFER_OFFSET]);
 8000866:	f244 0110 	movw	r1, #16400	@ 0x4010
 800086a:	f105 0028 	add.w	r0, r5, #40	@ 0x28
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5],
 800086e:	4d1c      	ldr	r5, [pc, #112]	@ (80008e0 <fx_supro_init+0xbc>)
        fir_h3_f32_init(&firs[2], &fftBuf[2 * BUFFER_OFFSET]);
 8000870:	4431      	add	r1, r6
 8000872:	f000 f8e7 	bl	8000a44 <fir_h3_f32_init>
    fx->states[3] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000876:	2104      	movs	r1, #4
 8000878:	2010      	movs	r0, #16
 800087a:	f000 f915 	bl	8000aa8 <_dctm_static_mem_alloc>
 800087e:	4603      	mov	r3, r0
    fx->states[4] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000880:	2104      	movs	r1, #4
 8000882:	2010      	movs	r0, #16
    fx->states[3] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000884:	6163      	str	r3, [r4, #20]
    fx->states[4] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000886:	f000 f90f 	bl	8000aa8 <_dctm_static_mem_alloc>
 800088a:	4603      	mov	r3, r0
    fx->states[5] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 800088c:	2104      	movs	r1, #4
 800088e:	200c      	movs	r0, #12
    fx->states[4] = _dctm_static_mem_alloc(LP_STAGES * 4 * sizeof(float32_t), _Alignof(float32_t));
 8000890:	61a3      	str	r3, [r4, #24]
    fx->states[5] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 8000892:	f000 f91f 	bl	8000ad4 <_static_mem_alloc>
 8000896:	4603      	mov	r3, r0
    fx->states[6] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 8000898:	2104      	movs	r1, #4
 800089a:	200c      	movs	r0, #12
    fx->states[5] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 800089c:	61e3      	str	r3, [r4, #28]
    fx->states[6] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 800089e:	f000 f919 	bl	8000ad4 <_static_mem_alloc>
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5],
 80008a2:	6963      	ldr	r3, [r4, #20]
 80008a4:	462a      	mov	r2, r5
 80008a6:	2101      	movs	r1, #1
    fx->states[6] = _static_mem_alloc(sizeof(arm_biquad_casd_df1_inst_f32), _Alignof(arm_biquad_casd_df1_inst_f32));
 80008a8:	6220      	str	r0, [r4, #32]
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[5],
 80008aa:	69e0      	ldr	r0, [r4, #28]
 80008ac:	f006 ff38 	bl	8007720 <arm_biquad_cascade_df1_init_f32>
    arm_biquad_cascade_df1_init_f32((arm_biquad_casd_df1_inst_f32 *)fx->states[6],
 80008b0:	69a3      	ldr	r3, [r4, #24]
 80008b2:	462a      	mov	r2, r5
 80008b4:	2101      	movs	r1, #1
 80008b6:	6a20      	ldr	r0, [r4, #32]
 80008b8:	f006 ff32 	bl	8007720 <arm_biquad_cascade_df1_init_f32>
    fx->states[7] = _static_mem_alloc(sizeof(supro_simulation_f32), _Alignof(supro_simulation_f32));
 80008bc:	2104      	movs	r1, #4
 80008be:	2038      	movs	r0, #56	@ 0x38
 80008c0:	f000 f908 	bl	8000ad4 <_static_mem_alloc>
        fir_t     *firs      = (fir_t *)fx->states[2];
 80008c4:	6923      	ldr	r3, [r4, #16]
        float32_t *dtcmState = (float32_t *)fx->states[0];
 80008c6:	68a1      	ldr	r1, [r4, #8]
        supro_simulation_init_f32((supro_simulation_f32 *)fx->states[7],
 80008c8:	f103 0214 	add.w	r2, r3, #20
    fx->states[7] = _static_mem_alloc(sizeof(supro_simulation_f32), _Alignof(supro_simulation_f32));
 80008cc:	6260      	str	r0, [r4, #36]	@ 0x24
    self->fir1  = fir1;
 80008ce:	6283      	str	r3, [r0, #40]	@ 0x28
        supro_simulation_init_f32((supro_simulation_f32 *)fx->states[7],
 80008d0:	3328      	adds	r3, #40	@ 0x28
    self->fir2  = fir2;
 80008d2:	62c2      	str	r2, [r0, #44]	@ 0x2c
    fx->process = supro_simulation_f32_process;
 80008d4:	4a03      	ldr	r2, [pc, #12]	@ (80008e4 <fx_supro_init+0xc0>)
    self->fir3  = fir3;
 80008d6:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
    fx->process = supro_simulation_f32_process;
 80008da:	6062      	str	r2, [r4, #4]
}
 80008dc:	bd70      	pop	{r4, r5, r6, pc}
 80008de:	bf00      	nop
 80008e0:	08009440 	.word	0x08009440
 80008e4:	08000555 	.word	0x08000555

080008e8 <fx_supro_clean>:
{
 80008e8:	b538      	push	{r3, r4, r5, lr}
	fir_t     *firs   = (fir_t *)fx->states[2];
 80008ea:	6905      	ldr	r5, [r0, #16]
{
 80008ec:	4604      	mov	r4, r0
	fir_h1_f32_init_clean((fir_t *)&firs[0]);
 80008ee:	4628      	mov	r0, r5
 80008f0:	f000 f888 	bl	8000a04 <fir_h1_f32_init_clean>
	fir_h2_f32_init_clean((fir_t *)&firs[1]);
 80008f4:	f105 0014 	add.w	r0, r5, #20
 80008f8:	f000 f89e 	bl	8000a38 <fir_h2_f32_init_clean>
	fir_h3_f32_init_clean((fir_t *)&firs[2]);
 80008fc:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 8000900:	f000 f8b4 	bl	8000a6c <fir_h3_f32_init_clean>
    self->fir1  = NULL;
 8000904:	2500      	movs	r5, #0
	supro_simulation_clean_f32((supro_simulation_f32*)fx->states[7]);
 8000906:	6a63      	ldr	r3, [r4, #36]	@ 0x24
    	fx->states[i] = NULL;
 8000908:	2220      	movs	r2, #32
 800090a:	4629      	mov	r1, r5
 800090c:	f104 0008 	add.w	r0, r4, #8
    self->fir1  = NULL;
 8000910:	e9c3 550a 	strd	r5, r5, [r3, #40]	@ 0x28
 8000914:	e9c3 550c 	strd	r5, r5, [r3, #48]	@ 0x30
    	fx->states[i] = NULL;
 8000918:	f007 fd25 	bl	8008366 <memset>
    fx->process = NULL;
 800091c:	6065      	str	r5, [r4, #4]
}
 800091e:	bd38      	pop	{r3, r4, r5, pc}

08000920 <fir_OD_M212_VINT_DYN_201_P05_00_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + OD_M212_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + OD_M212_SCRATCH_FLOATS + OD_M212_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8000920:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 8000924:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 8000928:	440a      	add	r2, r1
void fir_OD_M212_VINT_DYN_201_P05_00_f32_init(fir_t *self, float *state){
 800092a:	b430      	push	{r4, r5}
    self->numSegments  = OD_M212_SEGMENTS;
    self->curr_fftidx  = 0;
 800092c:	2400      	movs	r4, #0
    self->numSegments  = OD_M212_SEGMENTS;
 800092e:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 8000930:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < OD_M212_SEGMENTS; ++i) {
        IR_TABLE [i] = &_CAB_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000934:	4a03      	ldr	r2, [pc, #12]	@ (8000944 <fir_OD_M212_VINT_DYN_201_P05_00_f32_init+0x24>)
    self->numSegments  = OD_M212_SEGMENTS;
 8000936:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 8000938:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 800093c:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_CAB_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 800093e:	e9c3 2100 	strd	r2, r1, [r3]
}
 8000942:	4770      	bx	lr
 8000944:	08009540 	.word	0x08009540

08000948 <fir_OD_M212_VINT_DYN_201_P05_00_f32_clean>:

void fir_OD_M212_VINT_DYN_201_P05_00_f32_clean(fir_t *self){

    for (uint32_t i = 0; i < OD_M212_SEGMENTS; ++i) {
    	self->ir_ffts [i]   = NULL;
 8000948:	2300      	movs	r3, #0
    	self->prev_ffts [i] = NULL;
 800094a:	e9d0 1200 	ldrd	r1, r2, [r0]
    	self->ir_ffts [i]   = NULL;
 800094e:	600b      	str	r3, [r1, #0]
    	self->prev_ffts [i] = NULL;
 8000950:	6013      	str	r3, [r2, #0]
    }

}
 8000952:	4770      	bx	lr

08000954 <fir_emt_140_dark_3_f32_init>:
#include "impulse_responses.h"
#include "stdio.h"


void fir_emt_140_dark_3_f32_init(fir_t *self, float *state){
 8000954:	b470      	push	{r4, r5, r6}
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + EMT_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + EMT_SCRATCH_FLOATS + EMT_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8000956:	4c0e      	ldr	r4, [pc, #56]	@ (8000990 <fir_emt_140_dark_3_f32_init+0x3c>)
    self->numSegments  = EMT_SEGMENTS;
    self->curr_fftidx  = 0;
 8000958:	2500      	movs	r5, #0
 800095a:	4b0e      	ldr	r3, [pc, #56]	@ (8000994 <fir_emt_140_dark_3_f32_init+0x40>)
    self->ir_ffts      = IR_TABLE;
 800095c:	f501 26b8 	add.w	r6, r1, #376832	@ 0x5c000
    self->prev_ffts    = PREV_TABLE;
 8000960:	440c      	add	r4, r1
 8000962:	4a0d      	ldr	r2, [pc, #52]	@ (8000998 <fir_emt_140_dark_3_f32_init+0x44>)
 8000964:	f503 2cb8 	add.w	ip, r3, #376832	@ 0x5c000
    self->ir_ffts      = IR_TABLE;
 8000968:	6006      	str	r6, [r0, #0]
    self->prev_ffts    = PREV_TABLE;
 800096a:	6044      	str	r4, [r0, #4]
    self->numSegments  = EMT_SEGMENTS;
 800096c:	440a      	add	r2, r1
 800096e:	242e      	movs	r4, #46	@ 0x2e
    self->curr_fftidx  = 0;
 8000970:	e9c0 5502 	strd	r5, r5, [r0, #8]
    self->numSegments  = EMT_SEGMENTS;
 8000974:	6104      	str	r4, [r0, #16]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
        IR_TABLE [i] = &_EMT_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000976:	f842 3f04 	str.w	r3, [r2, #4]!
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 800097a:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
 800097e:	f8c2 10b8 	str.w	r1, [r2, #184]	@ 0xb8
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 8000982:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 8000986:	4563      	cmp	r3, ip
 8000988:	d1f5      	bne.n	8000976 <fir_emt_140_dark_3_f32_init+0x22>
    }

}
 800098a:	bc70      	pop	{r4, r5, r6}
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	0005c0b8 	.word	0x0005c0b8
 8000994:	0800b540 	.word	0x0800b540
 8000998:	0005bffc 	.word	0x0005bffc

0800099c <fir_emt_140_dark_3_f32_clean>:


void fir_emt_140_dark_3_f32_clean(fir_t *self)
{
 800099c:	4603      	mov	r3, r0
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
    	self->ir_ffts [i]   = NULL;
 800099e:	6800      	ldr	r0, [r0, #0]
{
 80009a0:	b510      	push	{r4, lr}
    	self->prev_ffts [i] = NULL;
 80009a2:	685c      	ldr	r4, [r3, #4]
 80009a4:	f100 03b7 	add.w	r3, r0, #183	@ 0xb7
 80009a8:	1b1b      	subs	r3, r3, r4
 80009aa:	f5b3 7fb7 	cmp.w	r3, #366	@ 0x16e
 80009ae:	d90a      	bls.n	80009c6 <fir_emt_140_dark_3_f32_clean+0x2a>
    	self->ir_ffts [i]   = NULL;
 80009b0:	22b8      	movs	r2, #184	@ 0xb8
 80009b2:	2100      	movs	r1, #0
 80009b4:	f007 fcd7 	bl	8008366 <memset>
    	self->prev_ffts [i] = NULL;
 80009b8:	4620      	mov	r0, r4
 80009ba:	22b8      	movs	r2, #184	@ 0xb8
 80009bc:	2100      	movs	r1, #0
    }
}
 80009be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    	self->prev_ffts [i] = NULL;
 80009c2:	f007 bcd0 	b.w	8008366 <memset>
 80009c6:	1f03      	subs	r3, r0, #4
 80009c8:	1f22      	subs	r2, r4, #4
 80009ca:	30b4      	adds	r0, #180	@ 0xb4
    	self->ir_ffts [i]   = NULL;
 80009cc:	2100      	movs	r1, #0
 80009ce:	f843 1f04 	str.w	r1, [r3, #4]!
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 80009d2:	4283      	cmp	r3, r0
    	self->prev_ffts [i] = NULL;
 80009d4:	f842 1f04 	str.w	r1, [r2, #4]!
    for (uint32_t i = 0; i < EMT_SEGMENTS; ++i) {
 80009d8:	d1f9      	bne.n	80009ce <fir_emt_140_dark_3_f32_clean+0x32>
}
 80009da:	bd10      	pop	{r4, pc}

080009dc <fir_h1_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H1_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H1_SCRATCH_FLOATS + H1_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 80009dc:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 80009e0:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 80009e4:	440a      	add	r2, r1
void fir_h1_f32_init(fir_t *self, float *state){
 80009e6:	b430      	push	{r4, r5}
    self->numSegments  = H1_SEGMENTS;
    self->curr_fftidx  = 0;
 80009e8:	2400      	movs	r4, #0
    self->numSegments  = H1_SEGMENTS;
 80009ea:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 80009ec:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H1_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H1_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80009f0:	4a03      	ldr	r2, [pc, #12]	@ (8000a00 <fir_h1_f32_init+0x24>)
    self->numSegments  = H1_SEGMENTS;
 80009f2:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 80009f4:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 80009f8:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H1_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 80009fa:	e9c3 2100 	strd	r2, r1, [r3]
}
 80009fe:	4770      	bx	lr
 8000a00:	08067540 	.word	0x08067540

08000a04 <fir_h1_f32_init_clean>:

void fir_h1_f32_init_clean(fir_t *self)
{

    for (uint32_t i = 0; i < H1_SEGMENTS; ++i) {
    	self->ir_ffts [i]   = NULL;
 8000a04:	2300      	movs	r3, #0
    	self->prev_ffts [i] = NULL;
 8000a06:	e9d0 1200 	ldrd	r1, r2, [r0]
    	self->ir_ffts [i]   = NULL;
 8000a0a:	600b      	str	r3, [r1, #0]
    	self->prev_ffts [i] = NULL;
 8000a0c:	6013      	str	r3, [r2, #0]
    }

}
 8000a0e:	4770      	bx	lr

08000a10 <fir_h2_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H2_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H2_SCRATCH_FLOATS + H2_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8000a10:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 8000a14:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 8000a18:	440a      	add	r2, r1
void fir_h2_f32_init(fir_t *self, float *state){
 8000a1a:	b430      	push	{r4, r5}
    self->numSegments  = H2_SEGMENTS;
    self->curr_fftidx  = 0;
 8000a1c:	2400      	movs	r4, #0
    self->numSegments  = H2_SEGMENTS;
 8000a1e:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 8000a20:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H2_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H2_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000a24:	4a03      	ldr	r2, [pc, #12]	@ (8000a34 <fir_h2_f32_init+0x24>)
    self->numSegments  = H2_SEGMENTS;
 8000a26:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 8000a28:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 8000a2c:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H2_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000a2e:	e9c3 2100 	strd	r2, r1, [r3]
}
 8000a32:	4770      	bx	lr
 8000a34:	08069540 	.word	0x08069540

08000a38 <fir_h2_f32_init_clean>:

void fir_h2_f32_init_clean(fir_t *self)
{

    for (uint32_t i = 0; i < H2_SEGMENTS; ++i) {
    	self->ir_ffts [i]   = NULL;
 8000a38:	2300      	movs	r3, #0
    	self->prev_ffts [i] = NULL;
 8000a3a:	e9d0 1200 	ldrd	r1, r2, [r0]
    	self->ir_ffts [i]   = NULL;
 8000a3e:	600b      	str	r3, [r1, #0]
    	self->prev_ffts [i] = NULL;
 8000a40:	6013      	str	r3, [r2, #0]
    }

}
 8000a42:	4770      	bx	lr

08000a44 <fir_h3_f32_init>:
#define SCRATCH      (state)
#define IR_TABLE     ((const float **)(state + H3_SCRATCH_FLOATS))
#define PREV_TABLE   ((float       **)(state + H3_SCRATCH_FLOATS + H3_SEGMENTS))

    self->ir_ffts      = IR_TABLE;
    self->prev_ffts    = PREV_TABLE;
 8000a44:	f242 0204 	movw	r2, #8196	@ 0x2004
    self->ir_ffts      = IR_TABLE;
 8000a48:	f501 5300 	add.w	r3, r1, #8192	@ 0x2000
    self->prev_ffts    = PREV_TABLE;
 8000a4c:	440a      	add	r2, r1
void fir_h3_f32_init(fir_t *self, float *state){
 8000a4e:	b430      	push	{r4, r5}
    self->numSegments  = H3_SEGMENTS;
    self->curr_fftidx  = 0;
 8000a50:	2400      	movs	r4, #0
    self->numSegments  = H3_SEGMENTS;
 8000a52:	2501      	movs	r5, #1
    self->ir_ffts      = IR_TABLE;
 8000a54:	e9c0 3200 	strd	r3, r2, [r0]
    self->prev_fftidx  = 0;

    for (uint32_t i = 0; i < H3_SEGMENTS; ++i) {
        IR_TABLE [i] = &_H3_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000a58:	4a03      	ldr	r2, [pc, #12]	@ (8000a68 <fir_h3_f32_init+0x24>)
    self->numSegments  = H3_SEGMENTS;
 8000a5a:	6105      	str	r5, [r0, #16]
    self->curr_fftidx  = 0;
 8000a5c:	e9c0 4402 	strd	r4, r4, [r0, #8]
        PREV_TABLE[i] = &SCRATCH      [i * FFT_SIZE];   /* overlap buf*/
    }

}
 8000a60:	bc30      	pop	{r4, r5}
        IR_TABLE [i] = &_H3_IR_FFT_ALL[i * FFT_SIZE];  /* spectrums  */
 8000a62:	e9c3 2100 	strd	r2, r1, [r3]
}
 8000a66:	4770      	bx	lr
 8000a68:	0806b540 	.word	0x0806b540

08000a6c <fir_h3_f32_init_clean>:

void fir_h3_f32_init_clean(fir_t *self)
{

    for (uint32_t i = 0; i < H3_SEGMENTS; ++i) {
    	self->ir_ffts [i]   = NULL;
 8000a6c:	2300      	movs	r3, #0
    	self->prev_ffts [i] = NULL;
 8000a6e:	e9d0 1200 	ldrd	r1, r2, [r0]
    	self->ir_ffts [i]   = NULL;
 8000a72:	600b      	str	r3, [r1, #0]
    	self->prev_ffts [i] = NULL;
 8000a74:	6013      	str	r3, [r2, #0]
    }

}
 8000a76:	4770      	bx	lr

08000a78 <dctm_pool_init>:
 * Clears the dtcm_static_pool to zero and resets the head pointer.
 * Must be called once at system startup before any DTCM allocations.
 */
void dctm_pool_init()
{
    dtcm_pool_head = 0u;
 8000a78:	2100      	movs	r1, #0
 8000a7a:	4b03      	ldr	r3, [pc, #12]	@ (8000a88 <dctm_pool_init+0x10>)
    memset(dtcm_static_pool, 0, DTCM_STATIC_POOL_SIZE);
 8000a7c:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8000a80:	4802      	ldr	r0, [pc, #8]	@ (8000a8c <dctm_pool_init+0x14>)
    dtcm_pool_head = 0u;
 8000a82:	6019      	str	r1, [r3, #0]
    memset(dtcm_static_pool, 0, DTCM_STATIC_POOL_SIZE);
 8000a84:	f007 bc6f 	b.w	8008366 <memset>
 8000a88:	20000000 	.word	0x20000000
 8000a8c:	20000020 	.word	0x20000020

08000a90 <static_pool_init>:
 * Clears the static_pool to zero and resets the head pointer.
 * Must be called once at system startup before any SRAM allocations.
 */
void static_pool_init()
{
    pool_head = 0u;
 8000a90:	2100      	movs	r1, #0
 8000a92:	4b03      	ldr	r3, [pc, #12]	@ (8000aa0 <static_pool_init+0x10>)
    memset(static_pool, 0, STATIC_POOL_SIZE);
 8000a94:	f44f 22d0 	mov.w	r2, #425984	@ 0x68000
 8000a98:	4802      	ldr	r0, [pc, #8]	@ (8000aa4 <static_pool_init+0x14>)
    pool_head = 0u;
 8000a9a:	6019      	str	r1, [r3, #0]
    memset(static_pool, 0, STATIC_POOL_SIZE);
 8000a9c:	f007 bc63 	b.w	8008366 <memset>
 8000aa0:	24003088 	.word	0x24003088
 8000aa4:	2400308c 	.word	0x2400308c

08000aa8 <_dctm_static_mem_alloc>:
 * @param align Required byte alignment for the returned pointer.
 * @return Pointer to the allocated block within dtcm_static_pool.
 *         On overflow, calls _memory_alloc_error_handler().
 */
void *_dctm_static_mem_alloc(size_t size, size_t align)
{
 8000aa8:	b410      	push	{r4}
    size_t off = align_up(dtcm_pool_head, align);
 8000aaa:	4c08      	ldr	r4, [pc, #32]	@ (8000acc <_dctm_static_mem_alloc+0x24>)
    return (x + (align - 1u)) & ~(align - 1u);
 8000aac:	424a      	negs	r2, r1
 8000aae:	6823      	ldr	r3, [r4, #0]
 8000ab0:	3b01      	subs	r3, #1
 8000ab2:	440b      	add	r3, r1
 8000ab4:	4013      	ands	r3, r2

    if (off + size > DTCM_STATIC_POOL_SIZE) {
 8000ab6:	18c2      	adds	r2, r0, r3
 8000ab8:	f5b2 4f20 	cmp.w	r2, #40960	@ 0xa000
 8000abc:	d805      	bhi.n	8000aca <_dctm_static_mem_alloc+0x22>
        _memory_alloc_error_handler();
    }

    dtcm_pool_head = off + size;
    return &dtcm_static_pool[off];
 8000abe:	4804      	ldr	r0, [pc, #16]	@ (8000ad0 <_dctm_static_mem_alloc+0x28>)
    dtcm_pool_head = off + size;
 8000ac0:	6022      	str	r2, [r4, #0]
}
 8000ac2:	4418      	add	r0, r3
 8000ac4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	e7fe      	b.n	8000aca <_dctm_static_mem_alloc+0x22>
 8000acc:	20000000 	.word	0x20000000
 8000ad0:	20000020 	.word	0x20000020

08000ad4 <_static_mem_alloc>:
 * @param align Required byte alignment for the returned pointer.
 * @return Pointer to the allocated block within static_pool.
 *         On overflow, calls _memory_alloc_error_handler().
 */
void *_static_mem_alloc(size_t size, size_t align)
{
 8000ad4:	b410      	push	{r4}
    size_t off = align_up(pool_head, align);
 8000ad6:	4c08      	ldr	r4, [pc, #32]	@ (8000af8 <_static_mem_alloc+0x24>)
    return (x + (align - 1u)) & ~(align - 1u);
 8000ad8:	424a      	negs	r2, r1
 8000ada:	6823      	ldr	r3, [r4, #0]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	440b      	add	r3, r1
 8000ae0:	4013      	ands	r3, r2

    if (off + size > STATIC_POOL_SIZE) {
 8000ae2:	18c2      	adds	r2, r0, r3
 8000ae4:	f5b2 2fd0 	cmp.w	r2, #425984	@ 0x68000
 8000ae8:	d805      	bhi.n	8000af6 <_static_mem_alloc+0x22>
        _memory_alloc_error_handler();
    }

    pool_head = off + size;
    return &static_pool[off];
 8000aea:	4804      	ldr	r0, [pc, #16]	@ (8000afc <_static_mem_alloc+0x28>)
    pool_head = off + size;
 8000aec:	6022      	str	r2, [r4, #0]
}
 8000aee:	4418      	add	r0, r3
 8000af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	e7fe      	b.n	8000af6 <_static_mem_alloc+0x22>
 8000af8:	24003088 	.word	0x24003088
 8000afc:	2400308c 	.word	0x2400308c

08000b00 <HAL_ADC_ConvHalfCpltCallback>:
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000b00:	4b0c      	ldr	r3, [pc, #48]	@ (8000b34 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8000b02:	f003 021f 	and.w	r2, r3, #31
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000b06:	f3bf 8f4f 	dsb	sy
 8000b0a:	f503 6100 	add.w	r1, r3, #2048	@ 0x800
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000b0e:	480a      	ldr	r0, [pc, #40]	@ (8000b38 <HAL_ADC_ConvHalfCpltCallback+0x38>)
        op_addr += __SCB_DCACHE_LINE_SIZE;
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8000b10:	4411      	add	r1, r2
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000b12:	f8c0 325c 	str.w	r3, [r0, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000b16:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8000b18:	1aca      	subs	r2, r1, r3
 8000b1a:	2a00      	cmp	r2, #0
 8000b1c:	dcf9      	bgt.n	8000b12 <HAL_ADC_ConvHalfCpltCallback+0x12>
 8000b1e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b22:	f3bf 8f6f 	isb	sy
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
    // DMA has written into adcInput[0…BUFFER_SIZE-1]
    SCB_InvalidateDCache_by_Addr((uint32_t*)adcInput,
                                 BUFFER_SIZE * sizeof(adcInput[0]));
    apipe.adcHalfComplete(&apipe, adcInput);
 8000b26:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <HAL_ADC_ConvHalfCpltCallback+0x3c>)
 8000b28:	4902      	ldr	r1, [pc, #8]	@ (8000b34 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8000b2a:	6943      	ldr	r3, [r0, #20]
 8000b2c:	f5a0 4070 	sub.w	r0, r0, #61440	@ 0xf000
 8000b30:	4718      	bx	r3
 8000b32:	bf00      	nop
 8000b34:	2406c08c 	.word	0x2406c08c
 8000b38:	e000ed00 	.word	0xe000ed00
 8000b3c:	2407c128 	.word	0x2407c128

08000b40 <HAL_ADC_ConvCpltCallback>:
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000b40:	490d      	ldr	r1, [pc, #52]	@ (8000b78 <HAL_ADC_ConvCpltCallback+0x38>)
 8000b42:	f001 021f 	and.w	r2, r1, #31
 8000b46:	f502 6300 	add.w	r3, r2, #2048	@ 0x800
  __ASM volatile ("dsb 0xF":::"memory");
 8000b4a:	f3bf 8f4f 	dsb	sy
 8000b4e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000b52:	480a      	ldr	r0, [pc, #40]	@ (8000b7c <HAL_ADC_ConvCpltCallback+0x3c>)
 8000b54:	4411      	add	r1, r2
 8000b56:	1aca      	subs	r2, r1, r3
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000b58:	3b20      	subs	r3, #32
      } while ( op_size > 0 );
 8000b5a:	2b00      	cmp	r3, #0
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000b5c:	f8c0 225c 	str.w	r2, [r0, #604]	@ 0x25c
      } while ( op_size > 0 );
 8000b60:	dcf9      	bgt.n	8000b56 <HAL_ADC_ConvCpltCallback+0x16>
 8000b62:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b66:	f3bf 8f6f 	isb	sy
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
    // DMA has written into adcInput[BUFFER_SIZE…2*BUFFER_SIZE-1]
    SCB_InvalidateDCache_by_Addr((uint32_t*)&adcInput[BUFFER_SIZE],
                                 BUFFER_SIZE * sizeof(adcInput[0]));
    apipe.adcComplete(&apipe, adcInput);
 8000b6a:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <HAL_ADC_ConvCpltCallback+0x40>)
 8000b6c:	4905      	ldr	r1, [pc, #20]	@ (8000b84 <HAL_ADC_ConvCpltCallback+0x44>)
 8000b6e:	6983      	ldr	r3, [r0, #24]
 8000b70:	f5a0 4070 	sub.w	r0, r0, #61440	@ 0xf000
 8000b74:	4718      	bx	r3
 8000b76:	bf00      	nop
 8000b78:	2406c88c 	.word	0x2406c88c
 8000b7c:	e000ed00 	.word	0xe000ed00
 8000b80:	2407c128 	.word	0x2407c128
 8000b84:	2406c08c 	.word	0x2406c08c

08000b88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b88:	b530      	push	{r4, r5, lr}
 8000b8a:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b8c:	224c      	movs	r2, #76	@ 0x4c
 8000b8e:	2100      	movs	r1, #0
 8000b90:	a80a      	add	r0, sp, #40	@ 0x28
 8000b92:	f007 fbe8 	bl	8008366 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b96:	2220      	movs	r2, #32
 8000b98:	2100      	movs	r1, #0
 8000b9a:	a802      	add	r0, sp, #8
 8000b9c:	f007 fbe3 	bl	8008366 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000ba0:	2002      	movs	r0, #2
 8000ba2:	f003 fceb 	bl	800457c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000ba6:	4a24      	ldr	r2, [pc, #144]	@ (8000c38 <SystemClock_Config+0xb0>)
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4b24      	ldr	r3, [pc, #144]	@ (8000c3c <SystemClock_Config+0xb4>)
 8000bac:	9101      	str	r1, [sp, #4]
 8000bae:	6991      	ldr	r1, [r2, #24]
 8000bb0:	f441 4140 	orr.w	r1, r1, #49152	@ 0xc000
 8000bb4:	6191      	str	r1, [r2, #24]
 8000bb6:	6991      	ldr	r1, [r2, #24]
 8000bb8:	f401 4140 	and.w	r1, r1, #49152	@ 0xc000
 8000bbc:	9101      	str	r1, [sp, #4]
 8000bbe:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000bc0:	f041 0101 	orr.w	r1, r1, #1
 8000bc4:	62d9      	str	r1, [r3, #44]	@ 0x2c
 8000bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bc8:	f003 0301 	and.w	r3, r3, #1
 8000bcc:	9301      	str	r3, [sp, #4]
 8000bce:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000bd0:	6993      	ldr	r3, [r2, #24]
 8000bd2:	049b      	lsls	r3, r3, #18
 8000bd4:	d5fc      	bpl.n	8000bd0 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bd6:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bd8:	2200      	movs	r2, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000bda:	2101      	movs	r1, #1
 8000bdc:	2440      	movs	r4, #64	@ 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bde:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000be0:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be2:	9313      	str	r3, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be4:	a80a      	add	r0, sp, #40	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000be6:	9317      	str	r3, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000be8:	910d      	str	r1, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bea:	9214      	str	r2, [sp, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000bec:	940e      	str	r4, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000bee:	e9cd 3318 	strd	r3, r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000bf2:	230c      	movs	r3, #12
 8000bf4:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000bf6:	233c      	movs	r3, #60	@ 0x3c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000bf8:	e9cd 221b 	strd	r2, r2, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000bfc:	e9cd 5315 	strd	r5, r3, [sp, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c00:	f003 fd52 	bl	80046a8 <HAL_RCC_OscConfig>
 8000c04:	4603      	mov	r3, r0
 8000c06:	b108      	cbz	r0, 8000c0c <SystemClock_Config+0x84>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c08:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c0a:	e7fe      	b.n	8000c0a <SystemClock_Config+0x82>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c0c:	223f      	movs	r2, #63	@ 0x3f
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c0e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000c10:	2308      	movs	r3, #8
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c12:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c14:	9202      	str	r2, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c16:	2203      	movs	r2, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c18:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000c1a:	9409      	str	r4, [sp, #36]	@ 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c1c:	9203      	str	r2, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000c1e:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000c22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c26:	e9cd 4307 	strd	r4, r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c2a:	f004 f8b9 	bl	8004da0 <HAL_RCC_ClockConfig>
 8000c2e:	b108      	cbz	r0, 8000c34 <SystemClock_Config+0xac>
 8000c30:	b672      	cpsid	i
  while (1)
 8000c32:	e7fe      	b.n	8000c32 <SystemClock_Config+0xaa>
}
 8000c34:	b01f      	add	sp, #124	@ 0x7c
 8000c36:	bd30      	pop	{r4, r5, pc}
 8000c38:	58024800 	.word	0x58024800
 8000c3c:	58000400 	.word	0x58000400

08000c40 <PeriphCommonClock_Config>:
{
 8000c40:	b500      	push	{lr}
 8000c42:	b0b1      	sub	sp, #196	@ 0xc4
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c44:	22b8      	movs	r2, #184	@ 0xb8
 8000c46:	2100      	movs	r1, #0
 8000c48:	a802      	add	r0, sp, #8
 8000c4a:	f007 fb8c 	bl	8008366 <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000c4e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000c52:	2300      	movs	r3, #0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c54:	4668      	mov	r0, sp
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000c56:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c5a:	f004 fb33 	bl	80052c4 <HAL_RCCEx_PeriphCLKConfig>
 8000c5e:	b108      	cbz	r0, 8000c64 <PeriphCommonClock_Config+0x24>
 8000c60:	b672      	cpsid	i
  while (1)
 8000c62:	e7fe      	b.n	8000c62 <PeriphCommonClock_Config+0x22>
}
 8000c64:	b031      	add	sp, #196	@ 0xc4
 8000c66:	f85d fb04 	ldr.w	pc, [sp], #4
 8000c6a:	bf00      	nop

08000c6c <main>:
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c6c:	2400      	movs	r4, #0
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c6e:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c70:	4d7f      	ldr	r5, [pc, #508]	@ (8000e70 <main+0x204>)
  GPIO_InitStruct.Pin   = GPIO_PIN_13;
 8000c72:	f44f 5800 	mov.w	r8, #8192	@ 0x2000
{
 8000c76:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8000c7a:	b093      	sub	sp, #76	@ 0x4c
  GPIO_InitStruct.Pin   = GPIO_PIN_3;
 8000c7c:	2708      	movs	r7, #8
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c7e:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8000c82:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
  HAL_MPU_Disable();
 8000c86:	f001 ffab 	bl	8002be0 <HAL_MPU_Disable>
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c8a:	f248 721f 	movw	r2, #34591	@ 0x871f
 8000c8e:	f240 1301 	movw	r3, #257	@ 0x101
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c92:	a809      	add	r0, sp, #36	@ 0x24
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c94:	f8ad 6024 	strh.w	r6, [sp, #36]	@ 0x24
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c98:	930c      	str	r3, [sp, #48]	@ 0x30
 8000c9a:	e9cd 420a 	strd	r4, r2, [sp, #40]	@ 0x28
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c9e:	f001 ffbd 	bl	8002c1c <HAL_MPU_ConfigRegion>
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000ca2:	2004      	movs	r0, #4
 8000ca4:	f001 ffaa 	bl	8002bfc <HAL_MPU_Enable>
  HAL_Init();
 8000ca8:	f000 ffb0 	bl	8001c0c <HAL_Init>
  SystemClock_Config();
 8000cac:	f7ff ff6c 	bl	8000b88 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000cb0:	f7ff ffc6 	bl	8000c40 <PeriphCommonClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb4:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cb8:	a909      	add	r1, sp, #36	@ 0x24
 8000cba:	486e      	ldr	r0, [pc, #440]	@ (8000e74 <main+0x208>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cbc:	4333      	orrs	r3, r6
 8000cbe:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000cc2:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000cc6:	4033      	ands	r3, r6
 8000cc8:	9304      	str	r3, [sp, #16]
 8000cca:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ccc:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
 8000cd0:	f043 0304 	orr.w	r3, r3, #4
 8000cd4:	f8c5 30e0 	str.w	r3, [r5, #224]	@ 0xe0
 8000cd8:	f8d5 30e0 	ldr.w	r3, [r5, #224]	@ 0xe0
  GPIO_InitStruct.Pin   = GPIO_PIN_3;
 8000cdc:	9709      	str	r7, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cde:	f003 0304 	and.w	r3, r3, #4
 8000ce2:	9305      	str	r3, [sp, #20]
 8000ce4:	9b05      	ldr	r3, [sp, #20]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce6:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8000cea:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cee:	f003 fa35 	bl	800415c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);   // set high
 8000cf2:	4632      	mov	r2, r6
 8000cf4:	4639      	mov	r1, r7
 8000cf6:	485f      	ldr	r0, [pc, #380]	@ (8000e74 <main+0x208>)
 8000cf8:	f003 fc3c 	bl	8004574 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cfc:	a909      	add	r1, sp, #36	@ 0x24
 8000cfe:	485d      	ldr	r0, [pc, #372]	@ (8000e74 <main+0x208>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d00:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pin   = GPIO_PIN_13;
 8000d02:	f8cd 8024 	str.w	r8, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000d06:	e9cd 640a 	strd	r6, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d0a:	f003 fa27 	bl	800415c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   // set high
 8000d0e:	4632      	mov	r2, r6
 8000d10:	4641      	mov	r1, r8
 8000d12:	4858      	ldr	r0, [pc, #352]	@ (8000e74 <main+0x208>)
 8000d14:	f003 fc2e 	bl	8004574 <HAL_GPIO_WritePin>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d18:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d1c:	4622      	mov	r2, r4
 8000d1e:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d20:	4333      	orrs	r3, r6
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d22:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d24:	f8c5 30d8 	str.w	r3, [r5, #216]	@ 0xd8
 8000d28:	f8d5 30d8 	ldr.w	r3, [r5, #216]	@ 0xd8
  hadc1.Instance = ADC1;
 8000d2c:	4d52      	ldr	r5, [pc, #328]	@ (8000e78 <main+0x20c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d2e:	4033      	ands	r3, r6
 8000d30:	9303      	str	r3, [sp, #12]
 8000d32:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000d34:	f001 fef4 	bl	8002b20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000d38:	200b      	movs	r0, #11
 8000d3a:	f001 ff2d 	bl	8002b98 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000d3e:	4622      	mov	r2, r4
 8000d40:	4621      	mov	r1, r4
 8000d42:	200c      	movs	r0, #12
 8000d44:	f001 feec 	bl	8002b20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000d48:	200c      	movs	r0, #12
 8000d4a:	f001 ff25 	bl	8002b98 <HAL_NVIC_EnableIRQ>
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000d4e:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000d52:	612f      	str	r7, [r5, #16]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000d54:	f44f 6c9c 	mov.w	ip, #1248	@ 0x4e0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000d58:	4f48      	ldr	r7, [pc, #288]	@ (8000e7c <main+0x210>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d5a:	4628      	mov	r0, r5
  ADC_MultiModeTypeDef multimode = {0};
 8000d5c:	9406      	str	r4, [sp, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d5e:	940f      	str	r4, [sp, #60]	@ 0x3c
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d60:	82ac      	strh	r4, [r5, #20]
  hadc1.Init.NbrOfConversion = 1;
 8000d62:	61ae      	str	r6, [r5, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d64:	772c      	strb	r4, [r5, #28]
  hadc1.Init.OversamplingMode = DISABLE;
 8000d66:	f885 4038 	strb.w	r4, [r5, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000d6a:	63ee      	str	r6, [r5, #60]	@ 0x3c
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000d6c:	e9c5 7300 	strd	r7, r3, [r5]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000d70:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d74:	e9c5 c309 	strd	ip, r3, [r5, #36]	@ 0x24
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000d78:	2303      	movs	r3, #3
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d7a:	e9cd 4409 	strd	r4, r4, [sp, #36]	@ 0x24
 8000d7e:	e9cd 440b 	strd	r4, r4, [sp, #44]	@ 0x2c
 8000d82:	e9cd 440d 	strd	r4, r4, [sp, #52]	@ 0x34
  ADC_MultiModeTypeDef multimode = {0};
 8000d86:	e9cd 4407 	strd	r4, r4, [sp, #28]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d8a:	e9c5 4402 	strd	r4, r4, [r5, #8]
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000d8e:	e9c5 440c 	strd	r4, r4, [r5, #48]	@ 0x30
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000d92:	62eb      	str	r3, [r5, #44]	@ 0x2c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d94:	f001 fce8 	bl	8002768 <HAL_ADC_Init>
 8000d98:	b108      	cbz	r0, 8000d9e <main+0x132>
 8000d9a:	b672      	cpsid	i
  while (1)
 8000d9c:	e7fe      	b.n	8000d9c <main+0x130>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d9e:	9006      	str	r0, [sp, #24]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000da0:	a906      	add	r1, sp, #24
 8000da2:	4628      	mov	r0, r5
 8000da4:	f001 fe48 	bl	8002a38 <HAL_ADCEx_MultiModeConfigChannel>
 8000da8:	4603      	mov	r3, r0
 8000daa:	b108      	cbz	r0, 8000db0 <main+0x144>
 8000dac:	b672      	cpsid	i
  while (1)
 8000dae:	e7fe      	b.n	8000dae <main+0x142>
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000db0:	4c33      	ldr	r4, [pc, #204]	@ (8000e80 <main+0x214>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db2:	4628      	mov	r0, r5
  sConfig.Offset = 0;
 8000db4:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000db6:	2505      	movs	r5, #5
  sConfig.OffsetSignedSaturation = DISABLE;
 8000db8:	f88d 303d 	strb.w	r3, [sp, #61]	@ 0x3d
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dbc:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dbe:	a909      	add	r1, sp, #36	@ 0x24
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000dc0:	e9cd 4309 	strd	r4, r3, [sp, #36]	@ 0x24
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dc4:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000dc8:	e9cd 530b 	strd	r5, r3, [sp, #44]	@ 0x2c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000dcc:	2304      	movs	r3, #4
 8000dce:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dd0:	f001 f8ee 	bl	8001fb0 <HAL_ADC_ConfigChannel>
 8000dd4:	b108      	cbz	r0, 8000dda <main+0x16e>
 8000dd6:	b672      	cpsid	i
  while (1)
 8000dd8:	e7fe      	b.n	8000dd8 <main+0x16c>
  htim8.Instance = TIM8;
 8000dda:	4c2a      	ldr	r4, [pc, #168]	@ (8000e84 <main+0x218>)
  htim8.Init.Prescaler = 50-1;
 8000ddc:	2331      	movs	r3, #49	@ 0x31
 8000dde:	4a2a      	ldr	r2, [pc, #168]	@ (8000e88 <main+0x21c>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de0:	9008      	str	r0, [sp, #32]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de2:	60a0      	str	r0, [r4, #8]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de4:	61a0      	str	r0, [r4, #24]
  htim8.Init.Prescaler = 50-1;
 8000de6:	e9c4 2300 	strd	r2, r3, [r4]
  htim8.Init.Period = 100-1;
 8000dea:	2363      	movs	r3, #99	@ 0x63
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dec:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 8000df0:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000df4:	e9cd 0006 	strd	r0, r0, [sp, #24]
  htim8.Init.RepetitionCounter = 0;
 8000df8:	e9c4 0004 	strd	r0, r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000dfc:	4620      	mov	r0, r4
  htim8.Init.Period = 100-1;
 8000dfe:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000e00:	f005 fd12 	bl	8006828 <HAL_TIM_Base_Init>
 8000e04:	b108      	cbz	r0, 8000e0a <main+0x19e>
 8000e06:	b672      	cpsid	i
  while (1)
 8000e08:	e7fe      	b.n	8000e08 <main+0x19c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000e0e:	a909      	add	r1, sp, #36	@ 0x24
 8000e10:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e12:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000e14:	f005 fdfc 	bl	8006a10 <HAL_TIM_ConfigClockSource>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	b108      	cbz	r0, 8000e20 <main+0x1b4>
 8000e1c:	b672      	cpsid	i
  while (1)
 8000e1e:	e7fe      	b.n	8000e1e <main+0x1b2>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e20:	e9cd 3307 	strd	r3, r3, [sp, #28]
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e24:	2320      	movs	r3, #32
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e26:	a906      	add	r1, sp, #24
 8000e28:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e2a:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000e2c:	f005 feb8 	bl	8006ba0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e30:	4601      	mov	r1, r0
 8000e32:	b108      	cbz	r0, 8000e38 <main+0x1cc>
 8000e34:	b672      	cpsid	i
  while (1)
 8000e36:	e7fe      	b.n	8000e36 <main+0x1ca>
  DAC_ChannelConfTypeDef sConfig = {0};
 8000e38:	2224      	movs	r2, #36	@ 0x24
  hdac1.Instance = DAC1;
 8000e3a:	4c14      	ldr	r4, [pc, #80]	@ (8000e8c <main+0x220>)
  DAC_ChannelConfTypeDef sConfig = {0};
 8000e3c:	eb0d 0002 	add.w	r0, sp, r2
 8000e40:	f007 fa91 	bl	8008366 <memset>
  hdac1.Instance = DAC1;
 8000e44:	4b12      	ldr	r3, [pc, #72]	@ (8000e90 <main+0x224>)
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000e46:	4620      	mov	r0, r4
  hdac1.Instance = DAC1;
 8000e48:	6023      	str	r3, [r4, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000e4a:	f001 ff17 	bl	8002c7c <HAL_DAC_Init>
 8000e4e:	4602      	mov	r2, r0
 8000e50:	b108      	cbz	r0, 8000e56 <main+0x1ea>
 8000e52:	b672      	cpsid	i
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <main+0x1e8>
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8000e56:	231e      	movs	r3, #30
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000e58:	a909      	add	r1, sp, #36	@ 0x24
 8000e5a:	4620      	mov	r0, r4
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000e5c:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8000e5e:	e9cd 2309 	strd	r2, r3, [sp, #36]	@ 0x24
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000e62:	e9cd 260b 	strd	r2, r6, [sp, #44]	@ 0x2c
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000e66:	f001 ffed 	bl	8002e44 <HAL_DAC_ConfigChannel>
 8000e6a:	b198      	cbz	r0, 8000e94 <main+0x228>
 8000e6c:	b672      	cpsid	i
  while (1)
 8000e6e:	e7fe      	b.n	8000e6e <main+0x202>
 8000e70:	58024400 	.word	0x58024400
 8000e74:	58020800 	.word	0x58020800
 8000e78:	2407c2a4 	.word	0x2407c2a4
 8000e7c:	40022000 	.word	0x40022000
 8000e80:	43210000 	.word	0x43210000
 8000e84:	2407c154 	.word	0x2407c154
 8000e88:	40010400 	.word	0x40010400
 8000e8c:	2407c218 	.word	0x2407c218
 8000e90:	40007400 	.word	0x40007400
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000e94:	4b8b      	ldr	r3, [pc, #556]	@ (80010c4 <main+0x458>)
 8000e96:	695a      	ldr	r2, [r3, #20]
 8000e98:	f412 3280 	ands.w	r2, r2, #65536	@ 0x10000
 8000e9c:	d123      	bne.n	8000ee6 <main+0x27a>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000e9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000ea2:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8000ea6:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000eaa:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000eae:	f3c1 324e 	ubfx	r2, r1, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000eb2:	f3c1 01c9 	ubfx	r1, r1, #3, #10
 8000eb6:	0152      	lsls	r2, r2, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000eb8:	ea02 0504 	and.w	r5, r2, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000ebc:	4608      	mov	r0, r1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000ebe:	ea45 7680 	orr.w	r6, r5, r0, lsl #30
      } while (ways-- != 0U);
 8000ec2:	3801      	subs	r0, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000ec4:	f8c3 6260 	str.w	r6, [r3, #608]	@ 0x260
      } while (ways-- != 0U);
 8000ec8:	d2f9      	bcs.n	8000ebe <main+0x252>
    } while(sets-- != 0U);
 8000eca:	3a20      	subs	r2, #32
 8000ecc:	f112 0f20 	cmn.w	r2, #32
 8000ed0:	d1f2      	bne.n	8000eb8 <main+0x24c>
 8000ed2:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000ed6:	695a      	ldr	r2, [r3, #20]
 8000ed8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000edc:	615a      	str	r2, [r3, #20]
 8000ede:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ee2:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000ee6:	4b77      	ldr	r3, [pc, #476]	@ (80010c4 <main+0x458>)
 8000ee8:	695a      	ldr	r2, [r3, #20]
 8000eea:	f412 3200 	ands.w	r2, r2, #131072	@ 0x20000
 8000eee:	d111      	bne.n	8000f14 <main+0x2a8>
  __ASM volatile ("dsb 0xF":::"memory");
 8000ef0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ef4:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000ef8:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000efc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000f00:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000f04:	695a      	ldr	r2, [r3, #20]
 8000f06:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8000f0a:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f0c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000f10:	f3bf 8f6f 	isb	sy
  dctm_pool_init();
 8000f14:	f7ff fdb0 	bl	8000a78 <dctm_pool_init>
 nodes[0] = &fx_handle_0;
 8000f18:	4f6b      	ldr	r7, [pc, #428]	@ (80010c8 <main+0x45c>)
  static_pool_init();
 8000f1a:	f7ff fdb9 	bl	8000a90 <static_pool_init>
  arm_rfft_fast_init_f32(&fft, FFT_SIZE);
 8000f1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000f22:	486a      	ldr	r0, [pc, #424]	@ (80010cc <main+0x460>)
 8000f24:	f005 fee4 	bl	8006cf0 <arm_rfft_fast_init_f32>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000f28:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	4868      	ldr	r0, [pc, #416]	@ (80010d0 <main+0x464>)
 8000f30:	f001 fd26 	bl	8002980 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcInput, BUFFER_SIZE*2);
 8000f34:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000f38:	4966      	ldr	r1, [pc, #408]	@ (80010d4 <main+0x468>)
 8000f3a:	4865      	ldr	r0, [pc, #404]	@ (80010d0 <main+0x464>)
 8000f3c:	f001 faa0 	bl	8002480 <HAL_ADC_Start_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dacOutput, BUFFER_SIZE*2, DAC_ALIGN_12B_R);
 8000f40:	2100      	movs	r1, #0
 8000f42:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f46:	4a64      	ldr	r2, [pc, #400]	@ (80010d8 <main+0x46c>)
 8000f48:	9100      	str	r1, [sp, #0]
 nodes[0] = &fx_handle_0;
 8000f4a:	f8df a1a4 	ldr.w	sl, [pc, #420]	@ 80010f0 <main+0x484>
 nodes[1] = &fx_handle_1;
 8000f4e:	f8df 919c 	ldr.w	r9, [pc, #412]	@ 80010ec <main+0x480>
 nodes[2] = &fx_handle_2;
 8000f52:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001100 <main+0x494>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dacOutput, BUFFER_SIZE*2, DAC_ALIGN_12B_R);
 8000f56:	4861      	ldr	r0, [pc, #388]	@ (80010dc <main+0x470>)
 8000f58:	f001 fea6 	bl	8002ca8 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim8);
 8000f5c:	4860      	ldr	r0, [pc, #384]	@ (80010e0 <main+0x474>)
 8000f5e:	f005 fd09 	bl	8006974 <HAL_TIM_Base_Start>
 nodes[2] = &fx_handle_2;
 8000f62:	f8c7 8008 	str.w	r8, [r7, #8]
 8000f66:	f8df b19c 	ldr.w	fp, [pc, #412]	@ 8001104 <main+0x498>
 nodes[1] = &fx_handle_1;
 8000f6a:	e9c7 a900 	strd	sl, r9, [r7]
 srand(HAL_GetTick());  // seed the PRNG
 8000f6e:	f000 fe89 	bl	8001c84 <HAL_GetTick>
		 apipe.updateDelayBuffer(&apipe);
 8000f72:	f5ab 4670 	sub.w	r6, fp, #61440	@ 0xf000
 srand(HAL_GetTick());  // seed the PRNG
 8000f76:	f007 f885 	bl	8008084 <srand>
  pipeInit(&apipe);
 8000f7a:	485a      	ldr	r0, [pc, #360]	@ (80010e4 <main+0x478>)
 8000f7c:	f000 fbce 	bl	800171c <pipeInit>
  fx_reverb_init  ( &fx_handle_0 );
 8000f80:	4650      	mov	r0, sl
 8000f82:	f7ff faa9 	bl	80004d8 <fx_reverb_init>
  fx_cabinet_init ( &fx_handle_1 );
 8000f86:	4648      	mov	r0, r9
 8000f88:	f7ff fa60 	bl	800044c <fx_cabinet_init>
  fx_supro_init   ( &fx_handle_2 );
 8000f8c:	4640      	mov	r0, r8
 8000f8e:	f7ff fc49 	bl	8000824 <fx_supro_init>
	  if (apipe.bufferReady)
 8000f92:	f89b 3010 	ldrb.w	r3, [fp, #16]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	f000 8092 	beq.w	80010c0 <main+0x454>
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000f9c:	4b4e      	ldr	r3, [pc, #312]	@ (80010d8 <main+0x46c>)
		 apipe.updateDelayBuffer(&apipe);
 8000f9e:	4630      	mov	r0, r6
 8000fa0:	4d4d      	ldr	r5, [pc, #308]	@ (80010d8 <main+0x46c>)
 8000fa2:	f003 041f 	and.w	r4, r3, #31
 8000fa6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8000faa:	4798      	blx	r3
		 apipe.loadProcess(&apipe);
 8000fac:	f8db 3028 	ldr.w	r3, [fp, #40]	@ 0x28
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	f504 5480 	add.w	r4, r4, #4096	@ 0x1000
 8000fb6:	4798      	blx	r3
		 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2108      	movs	r1, #8
 8000fbc:	484a      	ldr	r0, [pc, #296]	@ (80010e8 <main+0x47c>)
 8000fbe:	f003 fad9 	bl	8004574 <HAL_GPIO_WritePin>
		 fx_handle_2.process(&fx_handle_2, &apipe);
 8000fc2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8000fc6:	4631      	mov	r1, r6
 8000fc8:	4640      	mov	r0, r8
 8000fca:	4798      	blx	r3
		 fx_handle_1.process(&fx_handle_1, &apipe);
 8000fcc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8000fd0:	4631      	mov	r1, r6
 8000fd2:	4846      	ldr	r0, [pc, #280]	@ (80010ec <main+0x480>)
 8000fd4:	4798      	blx	r3
		 fx_handle_0.process(&fx_handle_0, &apipe);
 8000fd6:	f8da 3004 	ldr.w	r3, [sl, #4]
 8000fda:	4631      	mov	r1, r6
 8000fdc:	4844      	ldr	r0, [pc, #272]	@ (80010f0 <main+0x484>)
 8000fde:	4798      	blx	r3
	     arm_scale_f32(apipe.processBuffer, 0.01, apipe.processBuffer, BUFFER_SIZE);
 8000fe0:	4944      	ldr	r1, [pc, #272]	@ (80010f4 <main+0x488>)
 8000fe2:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 80010f8 <main+0x48c>
 8000fe6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000fea:	4608      	mov	r0, r1
 8000fec:	f006 fc72 	bl	80078d4 <arm_scale_f32>
		 arm_copy_f32(apipe.processBuffer, apipe.outBuffer, BUFFER_SIZE);
 8000ff0:	4b42      	ldr	r3, [pc, #264]	@ (80010fc <main+0x490>)
 8000ff2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ff6:	6859      	ldr	r1, [r3, #4]
 8000ff8:	f103 0008 	add.w	r0, r3, #8
 8000ffc:	f005 fe48 	bl	8006c90 <arm_copy_f32>
		 apipe.updateDACOutput(&apipe, dacOutput);
 8001000:	f8db 3020 	ldr.w	r3, [fp, #32]
 8001004:	4629      	mov	r1, r5
 8001006:	4630      	mov	r0, r6
 8001008:	4798      	blx	r3
  __ASM volatile ("dsb 0xF":::"memory");
 800100a:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800100e:	4b2d      	ldr	r3, [pc, #180]	@ (80010c4 <main+0x458>)
 8001010:	3c20      	subs	r4, #32
 8001012:	f8c3 5268 	str.w	r5, [r3, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8001016:	3520      	adds	r5, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8001018:	2c00      	cmp	r4, #0
 800101a:	dcf9      	bgt.n	8001010 <main+0x3a4>
 800101c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001020:	f3bf 8f6f 	isb	sy
		 apipe.bufferReady = false;
 8001024:	2400      	movs	r4, #0
		 volatile GPIO_PinState trig = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8001026:	2108      	movs	r1, #8
 8001028:	482f      	ldr	r0, [pc, #188]	@ (80010e8 <main+0x47c>)
		 apipe.bufferReady = false;
 800102a:	f88b 4010 	strb.w	r4, [fp, #16]
		 volatile GPIO_PinState trig = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 800102e:	f003 fa9b 	bl	8004568 <HAL_GPIO_ReadPin>
 8001032:	f88d 0018 	strb.w	r0, [sp, #24]
		 if (trig == GPIO_PIN_SET) {
 8001036:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d1a9      	bne.n	8000f92 <main+0x326>
		     fx_supro_clean  (&fx_handle_2);
 800103e:	4640      	mov	r0, r8
 8001040:	f7ff fc52 	bl	80008e8 <fx_supro_clean>
		     fx_cabinet_clean(&fx_handle_1);
 8001044:	4829      	ldr	r0, [pc, #164]	@ (80010ec <main+0x480>)
 8001046:	f7ff fa2b 	bl	80004a0 <fx_cabinet_clean>
		     fx_reverb_clean (&fx_handle_0);
 800104a:	4829      	ldr	r0, [pc, #164]	@ (80010f0 <main+0x484>)
 800104c:	f7ff fa70 	bl	8000530 <fx_reverb_clean>
		     dctm_pool_init();
 8001050:	f7ff fd12 	bl	8000a78 <dctm_pool_init>
		     static_pool_init();
 8001054:	f7ff fd1c 	bl	8000a90 <static_pool_init>
		     memset(apipe.processBuffer, 0,  BUFFER_SIZE *sizeof(apipe.processBuffer[0]));
 8001058:	4621      	mov	r1, r4
			 volatile uint32_t idx = rand() % 3;
 800105a:	2403      	movs	r4, #3
		     memset(apipe.processBuffer, 0,  BUFFER_SIZE *sizeof(apipe.processBuffer[0]));
 800105c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001060:	4824      	ldr	r0, [pc, #144]	@ (80010f4 <main+0x488>)
 8001062:	f007 f980 	bl	8008366 <memset>
			 volatile uint32_t idx = rand() % 3;
 8001066:	f007 f83b 	bl	80080e0 <rand>
 800106a:	fb90 f2f4 	sdiv	r2, r0, r4
 800106e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001072:	1a83      	subs	r3, r0, r2
 8001074:	9309      	str	r3, [sp, #36]	@ 0x24
		     fx_reverb_init  (nodes[++idx % 3]);
 8001076:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001078:	3301      	adds	r3, #1
 800107a:	fbb3 f2f4 	udiv	r2, r3, r4
 800107e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001082:	9309      	str	r3, [sp, #36]	@ 0x24
 8001084:	1a9b      	subs	r3, r3, r2
 8001086:	f857 0023 	ldr.w	r0, [r7, r3, lsl #2]
 800108a:	f7ff fa25 	bl	80004d8 <fx_reverb_init>
		     fx_cabinet_init (nodes[++idx % 3]);
 800108e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001090:	3301      	adds	r3, #1
 8001092:	fbb3 f2f4 	udiv	r2, r3, r4
 8001096:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800109a:	9309      	str	r3, [sp, #36]	@ 0x24
 800109c:	1a9b      	subs	r3, r3, r2
 800109e:	f857 0023 	ldr.w	r0, [r7, r3, lsl #2]
 80010a2:	f7ff f9d3 	bl	800044c <fx_cabinet_init>
		     fx_supro_init   (nodes[++idx % 3]);
 80010a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80010a8:	3301      	adds	r3, #1
 80010aa:	fbb3 f4f4 	udiv	r4, r3, r4
 80010ae:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80010b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80010b4:	1b1b      	subs	r3, r3, r4
 80010b6:	f857 0023 	ldr.w	r0, [r7, r3, lsl #2]
 80010ba:	f7ff fbb3 	bl	8000824 <fx_supro_init>
 80010be:	e768      	b.n	8000f92 <main+0x326>
	      __WFI();
 80010c0:	bf30      	wfi
 80010c2:	e766      	b.n	8000f92 <main+0x326>
 80010c4:	e000ed00 	.word	0xe000ed00
 80010c8:	2406d0a4 	.word	0x2406d0a4
 80010cc:	2406d08c 	.word	0x2406d08c
 80010d0:	2407c2a4 	.word	0x2407c2a4
 80010d4:	2406c08c 	.word	0x2406c08c
 80010d8:	2406b08c 	.word	0x2406b08c
 80010dc:	2407c218 	.word	0x2407c218
 80010e0:	2407c154 	.word	0x2407c154
 80010e4:	2406d128 	.word	0x2406d128
 80010e8:	58020800 	.word	0x58020800
 80010ec:	2406d0d8 	.word	0x2406d0d8
 80010f0:	2406d100 	.word	0x2406d100
 80010f4:	24071130 	.word	0x24071130
 80010f8:	3c23d70a 	.word	0x3c23d70a
 80010fc:	24071128 	.word	0x24071128
 8001100:	2406d0b0 	.word	0x2406d0b0
 8001104:	2407c128 	.word	0x2407c128

08001108 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 8001108:	b672      	cpsid	i
  while (1)
 800110a:	e7fe      	b.n	800110a <Error_Handler+0x2>

0800110c <partitioned_fir_convolution_fft>:
__attribute__((section(".dtcm"), aligned(32))) float zeropad[FFT_SIZE];
float fftOut[FFT_SIZE];


void partitioned_fir_convolution_fft(pipe *pipe, fir_t *fir, float* overlap_state_buf )
{
 800110c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	float *zeropaddedinput = zeropad;
	float *overlap         = overlap_state_buf;

    // prepare input
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 8001110:	f244 0408 	movw	r4, #16392	@ 0x4008
{
 8001114:	b08b      	sub	sp, #44	@ 0x2c
 8001116:	4613      	mov	r3, r2
 8001118:	460d      	mov	r5, r1
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 800111a:	4404      	add	r4, r0
 800111c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001120:	4933      	ldr	r1, [pc, #204]	@ (80011f0 <partitioned_fir_convolution_fft+0xe4>)
 8001122:	4620      	mov	r0, r4
{
 8001124:	9307      	str	r3, [sp, #28]
    arm_copy_f32(pipe->processBuffer, zeropaddedinput, BUFFER_SIZE);
 8001126:	f005 fdb3 	bl	8006c90 <arm_copy_f32>
    arm_fill_f32(0.0f, &zeropaddedinput[BUFFER_SIZE], BUFFER_SIZE);
 800112a:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 80011f4 <partitioned_fir_convolution_fft+0xe8>
 800112e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001132:	4831      	ldr	r0, [pc, #196]	@ (80011f8 <partitioned_fir_convolution_fft+0xec>)
 8001134:	f005 fd8e 	bl	8006c54 <arm_fill_f32>

    // forward FFT
    arm_rfft_fast_f32(&fft, zeropaddedinput, fftOut, 0);
 8001138:	2300      	movs	r3, #0
 800113a:	4a30      	ldr	r2, [pc, #192]	@ (80011fc <partitioned_fir_convolution_fft+0xf0>)
 800113c:	492c      	ldr	r1, [pc, #176]	@ (80011f0 <partitioned_fir_convolution_fft+0xe4>)
 800113e:	4830      	ldr	r0, [pc, #192]	@ (8001200 <partitioned_fir_convolution_fft+0xf4>)
 8001140:	f005 fe88 	bl	8006e54 <arm_rfft_fast_f32>

    // save index and spectrum
    fir->prev_fftidx = fir->curr_fftidx;
    arm_copy_f32(fftOut, fir->prev_ffts[fir->curr_fftidx], FFT_SIZE);
 8001144:	482d      	ldr	r0, [pc, #180]	@ (80011fc <partitioned_fir_convolution_fft+0xf0>)
 8001146:	e9d5 2301 	ldrd	r2, r3, [r5, #4]
 800114a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800114e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    fir->prev_fftidx = fir->curr_fftidx;
 8001152:	60eb      	str	r3, [r5, #12]
    arm_copy_f32(fftOut, fir->prev_ffts[fir->curr_fftidx], FFT_SIZE);
 8001154:	f005 fd9c 	bl	8006c90 <arm_copy_f32>

    arm_fill_f32(0.0f, fftOut, FFT_SIZE);              /* clear accumulator */
 8001158:	4828      	ldr	r0, [pc, #160]	@ (80011fc <partitioned_fir_convolution_fft+0xf0>)
 800115a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800115e:	ed9f 0a25 	vldr	s0, [pc, #148]	@ 80011f4 <partitioned_fir_convolution_fft+0xe8>
 8001162:	f005 fd77 	bl	8006c54 <arm_fill_f32>

    const uint32_t segs = fir->numSegments;
 8001166:	692b      	ldr	r3, [r5, #16]
 8001168:	f8df e090 	ldr.w	lr, [pc, #144]	@ 80011fc <partitioned_fir_convolution_fft+0xf0>
    uint32_t i = 0;
 800116c:	f04f 0c00 	mov.w	ip, #0
    const uint32_t segs = fir->numSegments;
 8001170:	9303      	str	r3, [sp, #12]
    uint32_t idx = fir->prev_fftidx;

    // partitioned convolution with pointer arithmetic
    do {
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 8001172:	686b      	ldr	r3, [r5, #4]
 8001174:	f50e 50ff 	add.w	r0, lr, #8160	@ 0x1fe0
		}
		if (idx-- == 0) {
			idx = segs - 1;
		}

    } while (idx != fir->curr_fftidx);
 8001178:	68aa      	ldr	r2, [r5, #8]
 800117a:	f50e 5700 	add.w	r7, lr, #8192	@ 0x2000
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 800117e:	9305      	str	r3, [sp, #20]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8001180:	682b      	ldr	r3, [r5, #0]
    } while (idx != fir->curr_fftidx);
 8001182:	9204      	str	r2, [sp, #16]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 8001184:	9306      	str	r3, [sp, #24]
 8001186:	f50e 5380 	add.w	r3, lr, #4096	@ 0x1000
    uint32_t idx = fir->prev_fftidx;
 800118a:	68ee      	ldr	r6, [r5, #12]
                     float accR = __builtin_fmaf(xr, hr,
 800118c:	f603 72f8 	addw	r2, r3, #4088	@ 0xff8
 8001190:	f603 7be8 	addw	fp, r3, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 8001194:	f603 7aec 	addw	sl, r3, #4076	@ 0xfec
                     float accR = __builtin_fmaf(xr, hr,
 8001198:	f503 697f 	add.w	r9, r3, #4080	@ 0xff0
                     float accI = __builtin_fmaf(xr, hi,
 800119c:	f603 78f4 	addw	r8, r3, #4084	@ 0xff4
 80011a0:	f603 73fc 	addw	r3, r3, #4092	@ 0xffc
                     float accR = __builtin_fmaf(xr, hr,
 80011a4:	9201      	str	r2, [sp, #4]
                     float accI = __builtin_fmaf(xr, hi,
 80011a6:	9302      	str	r3, [sp, #8]
 80011a8:	e9cd 4508 	strd	r4, r5, [sp, #32]
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 80011ac:	9b05      	ldr	r3, [sp, #20]
                 yPtr[0] += xPtr[0] * hPtr[0];
 80011ae:	ed9e 7a00 	vldr	s14, [lr]
        const float32_t *restrict xPtr = fir->prev_ffts[idx];
 80011b2:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 80011b6:	9b06      	ldr	r3, [sp, #24]
                 yPtr[1] += xPtr[1] * hPtr[1];
 80011b8:	edde 7a01 	vldr	s15, [lr, #4]
 80011bc:	f105 0158 	add.w	r1, r5, #88	@ 0x58
        const float32_t *restrict hPtr = fir->ir_ffts[i];
 80011c0:	f853 402c 	ldr.w	r4, [r3, ip, lsl #2]
                 yPtr[0] += xPtr[0] * hPtr[0];
 80011c4:	ed95 5a00 	vldr	s10, [r5]
 80011c8:	edd4 5a00 	vldr	s11, [r4]
 80011cc:	f104 0258 	add.w	r2, r4, #88	@ 0x58
                 yPtr[1] += xPtr[1] * hPtr[1];
 80011d0:	ed95 6a01 	vldr	s12, [r5, #4]
 80011d4:	edd4 6a01 	vldr	s13, [r4, #4]
                 yPtr[0] += xPtr[0] * hPtr[0];
 80011d8:	eea5 7a25 	vfma.f32	s14, s10, s11
                 yPtr[1] += xPtr[1] * hPtr[1];
 80011dc:	eee6 7a26 	vfma.f32	s15, s12, s13
                 yPtr[0] += xPtr[0] * hPtr[0];
 80011e0:	ed8e 7a00 	vstr	s14, [lr]
                 yPtr[1] += xPtr[1] * hPtr[1];
 80011e4:	edce 7a01 	vstr	s15, [lr, #4]
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 80011e8:	f8df e010 	ldr.w	lr, [pc, #16]	@ 80011fc <partitioned_fir_convolution_fft+0xf0>
 80011ec:	4673      	mov	r3, lr
 80011ee:	e009      	b.n	8001204 <partitioned_fir_convolution_fft+0xf8>
 80011f0:	2000a020 	.word	0x2000a020
 80011f4:	00000000 	.word	0x00000000
 80011f8:	2000b020 	.word	0x2000b020
 80011fc:	2407c308 	.word	0x2407c308
 8001200:	2406d08c 	.word	0x2406d08c
                         float xr = *xPtr++; float xi = *xPtr++;
 8001204:	ed51 7a13 	vldr	s15, [r1, #-76]	@ 0xffffffb4
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8001208:	3350      	adds	r3, #80	@ 0x50
                         float hr = *hPtr++; float hi = *hPtr++;
 800120a:	ed52 2a14 	vldr	s5, [r2, #-80]	@ 0xffffffb0
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 800120e:	3150      	adds	r1, #80	@ 0x50
                         float hr = *hPtr++; float hi = *hPtr++;
 8001210:	ed52 3a13 	vldr	s7, [r2, #-76]	@ 0xffffffb4
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 8001214:	3250      	adds	r2, #80	@ 0x50
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001216:	ed13 4a12 	vldr	s8, [r3, #-72]	@ 0xffffffb8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800121a:	ed53 4a11 	vldr	s9, [r3, #-68]	@ 0xffffffbc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800121e:	eea7 4ae3 	vfms.f32	s8, s15, s7
                         float xr = *xPtr++; float xi = *xPtr++;
 8001222:	ed11 3a28 	vldr	s6, [r1, #-160]	@ 0xffffff60
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001226:	eee7 4aa2 	vfma.f32	s9, s15, s5
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800122a:	ed13 5a10 	vldr	s10, [r3, #-64]	@ 0xffffffc0
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800122e:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001232:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001236:	ed13 6a0d 	vldr	s12, [r3, #-52]	@ 0xffffffcc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800123a:	ed13 7a0c 	vldr	s14, [r3, #-48]	@ 0xffffffd0
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800123e:	eea3 4a22 	vfma.f32	s8, s6, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001242:	ed53 7a0b 	vldr	s15, [r3, #-44]	@ 0xffffffd4
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001246:	eee3 4a23 	vfma.f32	s9, s6, s7
                         *yPtr     = accR;
 800124a:	ed03 4a12 	vstr	s8, [r3, #-72]	@ 0xffffffb8
                         *(yPtr+1) = accI;
 800124e:	ed43 4a11 	vstr	s9, [r3, #-68]	@ 0xffffffbc
                         float hr = *hPtr++; float hi = *hPtr++;
 8001252:	ed52 3a26 	vldr	s7, [r2, #-152]	@ 0xffffff68
 8001256:	ed52 4a25 	vldr	s9, [r2, #-148]	@ 0xffffff6c
                         float xr = *xPtr++; float xi = *xPtr++;
 800125a:	ed11 3a25 	vldr	s6, [r1, #-148]	@ 0xffffff6c
 800125e:	ed11 4a26 	vldr	s8, [r1, #-152]	@ 0xffffff68
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001262:	eea3 5a64 	vfms.f32	s10, s6, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001266:	eee3 5a23 	vfma.f32	s11, s6, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800126a:	eea4 5a23 	vfma.f32	s10, s8, s7
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800126e:	eee4 5a24 	vfma.f32	s11, s8, s9
                         *yPtr     = accR;
 8001272:	ed03 5a10 	vstr	s10, [r3, #-64]	@ 0xffffffc0
                         *(yPtr+1) = accI;
 8001276:	ed43 5a0f 	vstr	s11, [r3, #-60]	@ 0xffffffc4
                         float xr = *xPtr++; float xi = *xPtr++;
 800127a:	ed11 4a23 	vldr	s8, [r1, #-140]	@ 0xffffff74
                         float hr = *hPtr++; float hi = *hPtr++;
 800127e:	ed52 5a24 	vldr	s11, [r2, #-144]	@ 0xffffff70
 8001282:	ed52 4a23 	vldr	s9, [r2, #-140]	@ 0xffffff74
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001286:	eea4 6a25 	vfma.f32	s12, s8, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 800128a:	ed11 5a24 	vldr	s10, [r1, #-144]	@ 0xffffff70
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800128e:	eee4 6a64 	vfms.f32	s13, s8, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001292:	eea5 6a24 	vfma.f32	s12, s10, s9
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001296:	eee5 6a25 	vfma.f32	s13, s10, s11
                         *(yPtr+1) = accI;
 800129a:	ed03 6a0d 	vstr	s12, [r3, #-52]	@ 0xffffffcc
                         *yPtr     = accR;
 800129e:	ed43 6a0e 	vstr	s13, [r3, #-56]	@ 0xffffffc8
                         float xr = *xPtr++; float xi = *xPtr++;
 80012a2:	ed11 5a21 	vldr	s10, [r1, #-132]	@ 0xffffff7c
                         float hr = *hPtr++; float hi = *hPtr++;
 80012a6:	ed52 5a22 	vldr	s11, [r2, #-136]	@ 0xffffff78
 80012aa:	ed52 6a21 	vldr	s13, [r2, #-132]	@ 0xffffff7c
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80012ae:	eee5 7a25 	vfma.f32	s15, s10, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 80012b2:	ed11 6a22 	vldr	s12, [r1, #-136]	@ 0xffffff78
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80012b6:	eea5 7a66 	vfms.f32	s14, s10, s13
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80012ba:	eee6 7a26 	vfma.f32	s15, s12, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80012be:	eea6 7a25 	vfma.f32	s14, s12, s11
                         *(yPtr+1) = accI;
 80012c2:	ed43 7a0b 	vstr	s15, [r3, #-44]	@ 0xffffffd4
                         *yPtr     = accR;
 80012c6:	ed03 7a0c 	vstr	s14, [r3, #-48]	@ 0xffffffd0
                         float xr = *xPtr++; float xi = *xPtr++;
 80012ca:	ed11 3a20 	vldr	s6, [r1, #-128]	@ 0xffffff80
 80012ce:	ed51 7a1f 	vldr	s15, [r1, #-124]	@ 0xffffff84
                         float hr = *hPtr++; float hi = *hPtr++;
 80012d2:	ed52 3a1f 	vldr	s7, [r2, #-124]	@ 0xffffff84
 80012d6:	ed52 2a20 	vldr	s5, [r2, #-128]	@ 0xffffff80
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80012da:	ed13 4a0a 	vldr	s8, [r3, #-40]	@ 0xffffffd8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80012de:	ed53 4a09 	vldr	s9, [r3, #-36]	@ 0xffffffdc
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80012e2:	eea7 4ae3 	vfms.f32	s8, s15, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80012e6:	ed53 5a08 	vldr	s11, [r3, #-32]	@ 0xffffffe0
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80012ea:	eee7 4aa2 	vfma.f32	s9, s15, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80012ee:	ed13 5a07 	vldr	s10, [r3, #-28]	@ 0xffffffe4
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80012f2:	ed13 6a06 	vldr	s12, [r3, #-24]	@ 0xffffffe8
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80012f6:	ed53 6a05 	vldr	s13, [r3, #-20]	@ 0xffffffec
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80012fa:	ed53 7a04 	vldr	s15, [r3, #-16]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80012fe:	ed13 7a03 	vldr	s14, [r3, #-12]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001302:	eea3 4a22 	vfma.f32	s8, s6, s5
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001306:	eee3 4a23 	vfma.f32	s9, s6, s7
                         *yPtr     = accR;
 800130a:	ed03 4a0a 	vstr	s8, [r3, #-40]	@ 0xffffffd8
                         *(yPtr+1) = accI;
 800130e:	ed43 4a09 	vstr	s9, [r3, #-36]	@ 0xffffffdc
                         float hr = *hPtr++; float hi = *hPtr++;
 8001312:	ed52 4a1e 	vldr	s9, [r2, #-120]	@ 0xffffff88
                         float xr = *xPtr++; float xi = *xPtr++;
 8001316:	ed11 3a1d 	vldr	s6, [r1, #-116]	@ 0xffffff8c
                         float hr = *hPtr++; float hi = *hPtr++;
 800131a:	ed52 3a1d 	vldr	s7, [r2, #-116]	@ 0xffffff8c
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800131e:	eea3 5a24 	vfma.f32	s10, s6, s9
                         float xr = *xPtr++; float xi = *xPtr++;
 8001322:	ed11 4a1e 	vldr	s8, [r1, #-120]	@ 0xffffff88
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001326:	eee3 5a63 	vfms.f32	s11, s6, s7
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800132a:	eea4 5a23 	vfma.f32	s10, s8, s7
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800132e:	eee4 5a24 	vfma.f32	s11, s8, s9
                         *(yPtr+1) = accI;
 8001332:	ed03 5a07 	vstr	s10, [r3, #-28]	@ 0xffffffe4
                         *yPtr     = accR;
 8001336:	ed43 5a08 	vstr	s11, [r3, #-32]	@ 0xffffffe0
                         float xr = *xPtr++; float xi = *xPtr++;
 800133a:	ed11 4a1b 	vldr	s8, [r1, #-108]	@ 0xffffff94
                         float hr = *hPtr++; float hi = *hPtr++;
 800133e:	ed52 4a1c 	vldr	s9, [r2, #-112]	@ 0xffffff90
 8001342:	ed52 5a1b 	vldr	s11, [r2, #-108]	@ 0xffffff94
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001346:	eee4 6a24 	vfma.f32	s13, s8, s9
                         float xr = *xPtr++; float xi = *xPtr++;
 800134a:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800134e:	eea4 6a65 	vfms.f32	s12, s8, s11
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001352:	eee5 6a25 	vfma.f32	s13, s10, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001356:	eea5 6a24 	vfma.f32	s12, s10, s9
                         *(yPtr+1) = accI;
 800135a:	ed43 6a05 	vstr	s13, [r3, #-20]	@ 0xffffffec
                         *yPtr     = accR;
 800135e:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
                         float hr = *hPtr++; float hi = *hPtr++;
 8001362:	ed52 6a1a 	vldr	s13, [r2, #-104]	@ 0xffffff98
 8001366:	ed52 5a19 	vldr	s11, [r2, #-100]	@ 0xffffff9c
                         float xr = *xPtr++; float xi = *xPtr++;
 800136a:	ed11 5a19 	vldr	s10, [r1, #-100]	@ 0xffffff9c
 800136e:	ed11 6a1a 	vldr	s12, [r1, #-104]	@ 0xffffff98
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 8001372:	eea5 7a26 	vfma.f32	s14, s10, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 8001376:	eee5 7a65 	vfms.f32	s15, s10, s11
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800137a:	eea6 7a25 	vfma.f32	s14, s12, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800137e:	eee6 7a26 	vfma.f32	s15, s12, s13
                         *(yPtr+1) = accI;
 8001382:	ed03 7a03 	vstr	s14, [r3, #-12]
                         *yPtr     = accR;
 8001386:	ed43 7a04 	vstr	s15, [r3, #-16]
                         float xr = *xPtr++; float xi = *xPtr++;
 800138a:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
                         float hr = *hPtr++; float hi = *hPtr++;
 800138e:	ed52 5a17 	vldr	s11, [r2, #-92]	@ 0xffffffa4
                         float xr = *xPtr++; float xi = *xPtr++;
 8001392:	ed11 4a17 	vldr	s8, [r1, #-92]	@ 0xffffffa4
                         float hr = *hPtr++; float hi = *hPtr++;
 8001396:	ed52 4a18 	vldr	s9, [r2, #-96]	@ 0xffffffa0
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 800139a:	ed13 6a02 	vldr	s12, [r3, #-8]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 800139e:	ed53 6a01 	vldr	s13, [r3, #-4]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80013a2:	eea4 6a65 	vfms.f32	s12, s8, s11
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80013a6:	ed93 7a00 	vldr	s14, [r3]
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80013aa:	eee4 6a24 	vfma.f32	s13, s8, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80013ae:	edd3 7a01 	vldr	s15, [r3, #4]
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80013b2:	eea5 6a24 	vfma.f32	s12, s10, s9
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80013b6:	eee5 6a25 	vfma.f32	s13, s10, s11
                         *yPtr     = accR;
 80013ba:	ed03 6a02 	vstr	s12, [r3, #-8]
                         *(yPtr+1) = accI;
 80013be:	ed43 6a01 	vstr	s13, [r3, #-4]
                         float xr = *xPtr++; float xi = *xPtr++;
 80013c2:	ed11 5a15 	vldr	s10, [r1, #-84]	@ 0xffffffac
                         float hr = *hPtr++; float hi = *hPtr++;
 80013c6:	ed52 5a16 	vldr	s11, [r2, #-88]	@ 0xffffffa8
 80013ca:	ed52 6a15 	vldr	s13, [r2, #-84]	@ 0xffffffac
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80013ce:	eee5 7a25 	vfma.f32	s15, s10, s11
                         float xr = *xPtr++; float xi = *xPtr++;
 80013d2:	ed11 6a16 	vldr	s12, [r1, #-88]	@ 0xffffffa8
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80013d6:	eea5 7a66 	vfms.f32	s14, s10, s13
                         float accI = __builtin_fmaf(xr, hi, __builtin_fmaf(xi, hr, *(yPtr+1)));
 80013da:	eee6 7a26 	vfma.f32	s15, s12, s13
                         float accR = __builtin_fmaf(xr, hr, __builtin_fmaf(-xi, hi, *yPtr));
 80013de:	eea6 7a25 	vfma.f32	s14, s12, s11
                         *(yPtr+1) = accI;
 80013e2:	edc3 7a01 	vstr	s15, [r3, #4]
                         *yPtr     = accR;
 80013e6:	ed83 7a00 	vstr	s14, [r3]
                 for (uint32_t u = FFT_SIZE / 20;  u--;  ) {
 80013ea:	4283      	cmp	r3, r0
 80013ec:	f47f af0a 	bne.w	8001204 <partitioned_fir_convolution_fft+0xf8>
                     float accR = __builtin_fmaf(xr, hr,
 80013f0:	9b01      	ldr	r3, [sp, #4]
		if (++i >= segs) {
 80013f2:	f10c 0c01 	add.w	ip, ip, #1
                     float accI = __builtin_fmaf(xr, hi,
 80013f6:	9a02      	ldr	r2, [sp, #8]
                     float accR = __builtin_fmaf(xr, hr,
 80013f8:	ed93 7a00 	vldr	s14, [r3]
                     float xr = *xPtr++;  float xi = *xPtr++;
 80013fc:	f505 5380 	add.w	r3, r5, #4096	@ 0x1000
                     float accI = __builtin_fmaf(xr, hi,
 8001400:	edd2 7a00 	vldr	s15, [r2]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001404:	f505 5500 	add.w	r5, r5, #8192	@ 0x2000
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001408:	f504 5280 	add.w	r2, r4, #4096	@ 0x1000
 800140c:	f504 5400 	add.w	r4, r4, #8192	@ 0x2000
                     float accR = __builtin_fmaf(xr, hr,
 8001410:	ed97 5a00 	vldr	s10, [r7]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001414:	ed95 2a01 	vldr	s4, [r5, #4]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001418:	edd4 2a01 	vldr	s5, [r4, #4]
			i = 0;
 800141c:	9903      	ldr	r1, [sp, #12]
                     float accR = __builtin_fmaf(xr, hr,
 800141e:	eea2 5a62 	vfms.f32	s10, s4, s5
                     float accI = __builtin_fmaf(xr, hi,
 8001422:	edd7 5a01 	vldr	s11, [r7, #4]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001426:	ed95 3a00 	vldr	s6, [r5]
			i = 0;
 800142a:	4561      	cmp	r1, ip
 800142c:	bf98      	it	ls
 800142e:	f04f 0c00 	movls.w	ip, #0
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001432:	edd4 3a00 	vldr	s7, [r4]
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001436:	f603 71ec 	addw	r1, r3, #4076	@ 0xfec
                     float accR = __builtin_fmaf(xr, hr,
 800143a:	ed9b 4a00 	vldr	s8, [fp]
                     float accI = __builtin_fmaf(xr, hi,
 800143e:	eee2 5a23 	vfma.f32	s11, s4, s7
 8001442:	edda 4a00 	vldr	s9, [sl]
                     float accR = __builtin_fmaf(xr, hr,
 8001446:	ed99 6a00 	vldr	s12, [r9]
 800144a:	eea3 5a23 	vfma.f32	s10, s6, s7
                     float xr = *xPtr++;  float xi = *xPtr++;
 800144e:	edd1 3a00 	vldr	s7, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001452:	f602 71e8 	addw	r1, r2, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 8001456:	edd8 6a00 	vldr	s13, [r8]
                     float hr = *hPtr++;  float hi = *hPtr++;
 800145a:	edd1 0a00 	vldr	s1, [r1]
 800145e:	f602 71ec 	addw	r1, r2, #4076	@ 0xfec
                     float accI = __builtin_fmaf(xr, hi,
 8001462:	eee3 5a22 	vfma.f32	s11, s6, s5
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001466:	edd1 1a00 	vldr	s3, [r1]
                     float xr = *xPtr++;  float xi = *xPtr++;
 800146a:	f603 71f4 	addw	r1, r3, #4084	@ 0xff4
                     float accI = __builtin_fmaf(xr, hi,
 800146e:	eee3 4aa0 	vfma.f32	s9, s7, s1
                     float accR = __builtin_fmaf(xr, hr,
 8001472:	eea3 4ae1 	vfms.f32	s8, s7, s3
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001476:	edd1 3a00 	vldr	s7, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 800147a:	f502 617f 	add.w	r1, r2, #4080	@ 0xff0
 800147e:	ed91 2a00 	vldr	s4, [r1]
 8001482:	f602 71f4 	addw	r1, r2, #4084	@ 0xff4
 8001486:	edd1 2a00 	vldr	s5, [r1]
                     float xr = *xPtr++;  float xi = *xPtr++;
 800148a:	f603 71fc 	addw	r1, r3, #4092	@ 0xffc
                     float accI = __builtin_fmaf(xr, hi,
 800148e:	eee3 6a82 	vfma.f32	s13, s7, s4
                     float xr = *xPtr++;  float xi = *xPtr++;
 8001492:	ed91 1a00 	vldr	s2, [r1]
                     float hr = *hPtr++;  float hi = *hPtr++;
 8001496:	f602 71f8 	addw	r1, r2, #4088	@ 0xff8
 800149a:	f602 72fc 	addw	r2, r2, #4092	@ 0xffc
                     float accR = __builtin_fmaf(xr, hr,
 800149e:	eea3 6ae2 	vfms.f32	s12, s7, s5
                     float hr = *hPtr++;  float hi = *hPtr++;
 80014a2:	ed91 3a00 	vldr	s6, [r1]
 80014a6:	edd2 3a00 	vldr	s7, [r2]
                     float xr = *xPtr++;  float xi = *xPtr++;
 80014aa:	f603 72e8 	addw	r2, r3, #4072	@ 0xfe8
                     float accI = __builtin_fmaf(xr, hi,
 80014ae:	eee1 7a03 	vfma.f32	s15, s2, s6
                     float accR = __builtin_fmaf(xr, hr,
 80014b2:	eea1 7a63 	vfms.f32	s14, s2, s7
                     float xr = *xPtr++;  float xi = *xPtr++;
 80014b6:	ed92 1a00 	vldr	s2, [r2]
 80014ba:	f503 627f 	add.w	r2, r3, #4080	@ 0xff0
 80014be:	f603 73f8 	addw	r3, r3, #4088	@ 0xff8
                     float accR = __builtin_fmaf(xr, hr,
 80014c2:	eea1 4a20 	vfma.f32	s8, s2, s1
                     float accI = __builtin_fmaf(xr, hi,
 80014c6:	eee1 4a21 	vfma.f32	s9, s2, s3
                     *yPtr     = accR;
 80014ca:	ed8b 4a00 	vstr	s8, [fp]
                     float xr = *xPtr++;  float xi = *xPtr++;
 80014ce:	ed92 4a00 	vldr	s8, [r2]
                     *(yPtr+1) = accI;
 80014d2:	edca 4a00 	vstr	s9, [sl]
                     float accR = __builtin_fmaf(xr, hr,
 80014d6:	eea4 6a02 	vfma.f32	s12, s8, s4
                     float xr = *xPtr++;  float xi = *xPtr++;
 80014da:	edd3 4a00 	vldr	s9, [r3]
                     float accI = __builtin_fmaf(xr, hi,
 80014de:	eee4 6a22 	vfma.f32	s13, s8, s5
                     *yPtr     = accR;
 80014e2:	ed87 5a00 	vstr	s10, [r7]
                     float accR = __builtin_fmaf(xr, hr,
 80014e6:	eea4 7a83 	vfma.f32	s14, s9, s6
                     *(yPtr+1) = accI;
 80014ea:	edc7 5a01 	vstr	s11, [r7, #4]
                     float accI = __builtin_fmaf(xr, hi,
 80014ee:	eee4 7aa3 	vfma.f32	s15, s9, s7
                     *yPtr     = accR;
 80014f2:	ed89 6a00 	vstr	s12, [r9]
                     *(yPtr+1) = accI;
 80014f6:	edc8 6a00 	vstr	s13, [r8]
                     *yPtr     = accR;
 80014fa:	9b01      	ldr	r3, [sp, #4]
                     *(yPtr+1) = accI;
 80014fc:	9a02      	ldr	r2, [sp, #8]
                     *yPtr     = accR;
 80014fe:	ed83 7a00 	vstr	s14, [r3]
                     *(yPtr+1) = accI;
 8001502:	edc2 7a00 	vstr	s15, [r2]
		if (idx-- == 0) {
 8001506:	b396      	cbz	r6, 800156e <partitioned_fir_convolution_fft+0x462>
 8001508:	3e01      	subs	r6, #1
    } while (idx != fir->curr_fftidx);
 800150a:	9b04      	ldr	r3, [sp, #16]
 800150c:	42b3      	cmp	r3, r6
 800150e:	f47f ae4d 	bne.w	80011ac <partitioned_fir_convolution_fft+0xa0>

    // advance write index
    if (++fir->curr_fftidx >= segs) {
        fir->curr_fftidx = 0;
 8001512:	9e03      	ldr	r6, [sp, #12]
    if (++fir->curr_fftidx >= segs) {
 8001514:	3301      	adds	r3, #1
    }

    // inverse FFT
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 8001516:	4a17      	ldr	r2, [pc, #92]	@ (8001574 <partitioned_fir_convolution_fft+0x468>)
        fir->curr_fftidx = 0;
 8001518:	42b3      	cmp	r3, r6
 800151a:	bf28      	it	cs
 800151c:	2300      	movcs	r3, #0
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 800151e:	4916      	ldr	r1, [pc, #88]	@ (8001578 <partitioned_fir_convolution_fft+0x46c>)
 8001520:	4816      	ldr	r0, [pc, #88]	@ (800157c <partitioned_fir_convolution_fft+0x470>)
    if (++fir->curr_fftidx >= segs) {
 8001522:	e9dd 4508 	ldrd	r4, r5, [sp, #32]
 8001526:	60ab      	str	r3, [r5, #8]
    arm_rfft_fast_f32(&fft, fftOut, zeropaddedinput, 1);
 8001528:	2301      	movs	r3, #1
 800152a:	f005 fc93 	bl	8006e54 <arm_rfft_fast_f32>

    // overlap-add and scaling
    const float32_t invN = 1.0f / (float32_t)segs;
 800152e:	ee07 6a90 	vmov	s15, r6
 8001532:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001536:	4a0f      	ldr	r2, [pc, #60]	@ (8001574 <partitioned_fir_convolution_fft+0x468>)
 8001538:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800153c:	9b07      	ldr	r3, [sp, #28]
 800153e:	f502 5180 	add.w	r1, r2, #4096	@ 0x1000
 8001542:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8001546:	460d      	mov	r5, r1
        float32_t s = zeropaddedinput[k]            * invN;
 8001548:	ecf2 7a01 	vldmia	r2!, {s15}
        float32_t o = overlap[k]                    * invN;
 800154c:	ed93 7a00 	vldr	s14, [r3]
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8001550:	4295      	cmp	r5, r2
        pipe->processBuffer[k] = s + o;
 8001552:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001556:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800155a:	ece4 7a01 	vstmia	r4!, {s15}
        overlap[k]             = zeropaddedinput[BUFFER_SIZE + k];
 800155e:	f851 0b04 	ldr.w	r0, [r1], #4
 8001562:	f843 0b04 	str.w	r0, [r3], #4
    for (uint32_t k = 0;  k < BUFFER_SIZE;  ++k) {
 8001566:	d1ef      	bne.n	8001548 <partitioned_fir_convolution_fft+0x43c>
    }

}
 8001568:	b00b      	add	sp, #44	@ 0x2c
 800156a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			idx = segs - 1;
 800156e:	9b03      	ldr	r3, [sp, #12]
 8001570:	1e5e      	subs	r6, r3, #1
 8001572:	e7ca      	b.n	800150a <partitioned_fir_convolution_fft+0x3fe>
 8001574:	2000a020 	.word	0x2000a020
 8001578:	2407c308 	.word	0x2407c308
 800157c:	2406d08c 	.word	0x2406d08c

08001580 <pipe_getDelayBuffer>:

float32_t *pipe_getDelayBuffer(pipe *self, uint16_t n)
{
    uint32_t offset = n * BUFFER_SIZE;

    uint32_t index = (self->delayIndex + DELAY_BUFFER_SIZE - offset) % DELAY_BUFFER_SIZE;
 8001580:	f500 4370 	add.w	r3, r0, #61440	@ 0xf000
 8001584:	4a09      	ldr	r2, [pc, #36]	@ (80015ac <pipe_getDelayBuffer+0x2c>)

    return &self->delayBuffer[index];
 8001586:	f241 4c02 	movw	ip, #5122	@ 0x1402
    uint32_t index = (self->delayIndex + DELAY_BUFFER_SIZE - offset) % DELAY_BUFFER_SIZE;
 800158a:	68db      	ldr	r3, [r3, #12]
 800158c:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8001590:	eba3 2181 	sub.w	r1, r3, r1, lsl #10
 8001594:	fba2 2301 	umull	r2, r3, r2, r1
 8001598:	0b5b      	lsrs	r3, r3, #13
 800159a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800159e:	eba1 21c3 	sub.w	r1, r1, r3, lsl #11
    return &self->delayBuffer[index];
 80015a2:	448c      	add	ip, r1
}
 80015a4:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	cccccccd 	.word	0xcccccccd

080015b0 <pipe_loadProcess>:
    }
}

static void pipe_loadProcess(pipe *self)
{
	arm_copy_f32(self->inBuffer, self->processBuffer, BUFFER_SIZE);
 80015b0:	f244 0108 	movw	r1, #16392	@ 0x4008
 80015b4:	f500 4380 	add.w	r3, r0, #16384	@ 0x4000
 80015b8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015bc:	4401      	add	r1, r0
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	f005 bb66 	b.w	8006c90 <arm_copy_f32>

080015c4 <pipe_updateDelayBuffer>:
{
 80015c4:	b510      	push	{r4, lr}
    arm_copy_f32(self->inBuffer, &self->delayBuffer[self->delayIndex], BUFFER_SIZE);
 80015c6:	f500 4470 	add.w	r4, r0, #61440	@ 0xf000
 80015ca:	f241 4102 	movw	r1, #5122	@ 0x1402
 80015ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015d2:	68e3      	ldr	r3, [r4, #12]
 80015d4:	4419      	add	r1, r3
 80015d6:	f500 4380 	add.w	r3, r0, #16384	@ 0x4000
 80015da:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80015de:	6818      	ldr	r0, [r3, #0]
 80015e0:	f005 fb56 	bl	8006c90 <arm_copy_f32>
    self->delayIndex += BUFFER_SIZE;
 80015e4:	68e3      	ldr	r3, [r4, #12]
 80015e6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
        self->delayIndex = 0;
 80015ea:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80015ee:	bf28      	it	cs
 80015f0:	2300      	movcs	r3, #0
 80015f2:	60e3      	str	r3, [r4, #12]
}
 80015f4:	bd10      	pop	{r4, pc}
 80015f6:	bf00      	nop

080015f8 <pipe_updateDACOutput>:
{
 80015f8:	b570      	push	{r4, r5, r6, lr}
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 80015fa:	f500 4580 	add.w	r5, r0, #16384	@ 0x4000
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 80015fe:	f500 4370 	add.w	r3, r0, #61440	@ 0xf000
{
 8001602:	460c      	mov	r4, r1
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 8001604:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001608:	6869      	ldr	r1, [r5, #4]
 800160a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 800160e:	7a1e      	ldrb	r6, [r3, #8]
    arm_offset_f32(self->outBuffer, 1.0f, self->outBuffer, BUFFER_SIZE);
 8001610:	4608      	mov	r0, r1
 8001612:	f006 f995 	bl	8007940 <arm_offset_f32>
    arm_scale_f32(self->outBuffer, DAC_VOLTS2BITS, self->outBuffer, BUFFER_SIZE);
 8001616:	6869      	ldr	r1, [r5, #4]
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 8001618:	fab6 f686 	clz	r6, r6
    arm_scale_f32(self->outBuffer, DAC_VOLTS2BITS, self->outBuffer, BUFFER_SIZE);
 800161c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001620:	4608      	mov	r0, r1
 8001622:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001650 <pipe_updateDACOutput+0x58>
 8001626:	f006 f955 	bl	80078d4 <arm_scale_f32>
 800162a:	686a      	ldr	r2, [r5, #4]
    uint8_t half = (self->ppState == 0) ? 1 : 0;
 800162c:	0976      	lsrs	r6, r6, #5
    for (i = 0; i < BUFFER_SIZE; i++)
 800162e:	f502 5080 	add.w	r0, r2, #4096	@ 0x1000
 8001632:	eb04 21c6 	add.w	r1, r4, r6, lsl #11
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)self->outBuffer[i];
 8001636:	ecf2 7a01 	vldmia	r2!, {s15}
 800163a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    for (i = 0; i < BUFFER_SIZE; i++)
 800163e:	4290      	cmp	r0, r2
        dacBuffer[BUFFER_SIZE * half + i] = (uint16_t)self->outBuffer[i];
 8001640:	ee17 3a90 	vmov	r3, s15
 8001644:	b29b      	uxth	r3, r3
 8001646:	f821 3b02 	strh.w	r3, [r1], #2
    for (i = 0; i < BUFFER_SIZE; i++)
 800164a:	d1f4      	bne.n	8001636 <pipe_updateDACOutput+0x3e>
}
 800164c:	bd70      	pop	{r4, r5, r6, pc}
 800164e:	bf00      	nop
 8001650:	45000000 	.word	0x45000000

08001654 <pipe_ADC_Complete>:
{
 8001654:	b538      	push	{r3, r4, r5, lr}
 8001656:	f500 5580 	add.w	r5, r0, #4096	@ 0x1000
 800165a:	4604      	mov	r4, r0
    for (i = 0; i < BUFFER_SIZE; i++)
 800165c:	f501 6c00 	add.w	ip, r1, #2048	@ 0x800
 8001660:	f500 5e00 	add.w	lr, r0, #8192	@ 0x2000
 8001664:	462a      	mov	r2, r5
        self->inBuffer2[i] = (float32_t)adcInput[BUFFER_SIZE + i];
 8001666:	f83c 3b02 	ldrh.w	r3, [ip], #2
 800166a:	b29b      	uxth	r3, r3
 800166c:	ee07 3a90 	vmov	s15, r3
 8001670:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001674:	ece2 7a01 	vstmia	r2!, {s15}
    for (i = 0; i < BUFFER_SIZE; i++)
 8001678:	4572      	cmp	r2, lr
 800167a:	d1f4      	bne.n	8001666 <pipe_ADC_Complete+0x12>
    arm_scale_f32(self->inBuffer2, ADC_BITS2VOLTS, self->inBuffer2, BUFFER_SIZE);
 800167c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001680:	4629      	mov	r1, r5
 8001682:	ed9f 0a0d 	vldr	s0, [pc, #52]	@ 80016b8 <pipe_ADC_Complete+0x64>
 8001686:	4628      	mov	r0, r5
 8001688:	f006 f924 	bl	80078d4 <arm_scale_f32>
    arm_offset_f32(self->inBuffer2, -1.0f, self->inBuffer2, BUFFER_SIZE);
 800168c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001690:	4629      	mov	r1, r5
 8001692:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 8001696:	4628      	mov	r0, r5
 8001698:	f006 f952 	bl	8007940 <arm_offset_f32>
    self->inBuffer  = self->inBuffer2;
 800169c:	f504 4280 	add.w	r2, r4, #16384	@ 0x4000
    self->ppState   = 0;
 80016a0:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
    self->outBuffer = self->outBuffer2;
 80016a4:	f504 5440 	add.w	r4, r4, #12288	@ 0x3000
    self->ppState   = 0;
 80016a8:	2100      	movs	r1, #0
    self->outBuffer = self->outBuffer2;
 80016aa:	e9c2 5400 	strd	r5, r4, [r2]
    self->bufferReady = true;
 80016ae:	2201      	movs	r2, #1
    self->ppState   = 0;
 80016b0:	7219      	strb	r1, [r3, #8]
    self->bufferReady = true;
 80016b2:	741a      	strb	r2, [r3, #16]
}
 80016b4:	bd38      	pop	{r3, r4, r5, pc}
 80016b6:	bf00      	nop
 80016b8:	38000000 	.word	0x38000000

080016bc <pipe_ADC_HalfComplete>:
{
 80016bc:	b510      	push	{r4, lr}
 80016be:	468c      	mov	ip, r1
 80016c0:	4604      	mov	r4, r0
    for (i = 0; i < BUFFER_SIZE; i++)
 80016c2:	4602      	mov	r2, r0
 80016c4:	f500 5e80 	add.w	lr, r0, #4096	@ 0x1000
        self->inBuffer1[i] = (float32_t)adcInput[i];
 80016c8:	f83c 3b02 	ldrh.w	r3, [ip], #2
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	ee07 3a90 	vmov	s15, r3
 80016d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016d6:	ece2 7a01 	vstmia	r2!, {s15}
    for (i = 0; i < BUFFER_SIZE; i++)
 80016da:	4572      	cmp	r2, lr
 80016dc:	d1f4      	bne.n	80016c8 <pipe_ADC_HalfComplete+0xc>
    arm_scale_f32(self->inBuffer1, ADC_BITS2VOLTS, self->inBuffer1, BUFFER_SIZE);
 80016de:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016e2:	4621      	mov	r1, r4
 80016e4:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 8001718 <pipe_ADC_HalfComplete+0x5c>
 80016e8:	4620      	mov	r0, r4
 80016ea:	f006 f8f3 	bl	80078d4 <arm_scale_f32>
    arm_offset_f32(self->inBuffer1, -1.0f, self->inBuffer1, BUFFER_SIZE);
 80016ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80016f2:	4621      	mov	r1, r4
 80016f4:	4620      	mov	r0, r4
 80016f6:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 80016fa:	f006 f921 	bl	8007940 <arm_offset_f32>
    self->ppState   = 1;
 80016fe:	2201      	movs	r2, #1
 8001700:	f504 4370 	add.w	r3, r4, #61440	@ 0xf000
    self->inBuffer  = self->inBuffer1;
 8001704:	f504 4180 	add.w	r1, r4, #16384	@ 0x4000
    self->outBuffer = self->outBuffer1;
 8001708:	f504 5000 	add.w	r0, r4, #8192	@ 0x2000
 800170c:	e9c1 4000 	strd	r4, r0, [r1]
    self->ppState   = 1;
 8001710:	721a      	strb	r2, [r3, #8]
    self->bufferReady = true;
 8001712:	741a      	strb	r2, [r3, #16]
}
 8001714:	bd10      	pop	{r4, pc}
 8001716:	bf00      	nop
 8001718:	38000000 	.word	0x38000000

0800171c <pipeInit>:
}

void pipeInit(pipe *self)
{
 800171c:	4684      	mov	ip, r0
    self->delayIndex = 0;
    self->bufferReady = false;

    self->adcHalfComplete = pipe_ADC_HalfComplete;
    self->adcComplete     = pipe_ADC_Complete;
    self->updateDelayBuffer = pipe_updateDelayBuffer;
 800171e:	4811      	ldr	r0, [pc, #68]	@ (8001764 <pipeInit+0x48>)
    self->ppState   = 0;
 8001720:	2100      	movs	r1, #0
    self->inBuffer  = self->inBuffer2;
 8001722:	f50c 4280 	add.w	r2, ip, #16384	@ 0x4000
    self->ppState   = 0;
 8001726:	f50c 4370 	add.w	r3, ip, #61440	@ 0xf000
{
 800172a:	b470      	push	{r4, r5, r6}
    self->inBuffer  = self->inBuffer2;
 800172c:	f50c 5680 	add.w	r6, ip, #4096	@ 0x1000
    self->adcHalfComplete = pipe_ADC_HalfComplete;
 8001730:	4d0d      	ldr	r5, [pc, #52]	@ (8001768 <pipeInit+0x4c>)
    self->adcComplete     = pipe_ADC_Complete;
 8001732:	4c0e      	ldr	r4, [pc, #56]	@ (800176c <pipeInit+0x50>)
    self->inBuffer  = self->inBuffer2;
 8001734:	6016      	str	r6, [r2, #0]
    self->outBuffer = self->outBuffer2;
 8001736:	f50c 5640 	add.w	r6, ip, #12288	@ 0x3000
 800173a:	6056      	str	r6, [r2, #4]
    self->updateDACOutput = pipe_updateDACOutput;
 800173c:	4a0c      	ldr	r2, [pc, #48]	@ (8001770 <pipeInit+0x54>)
    self->adcHalfComplete = pipe_ADC_HalfComplete;
 800173e:	615d      	str	r5, [r3, #20]
    self->ppState   = 0;
 8001740:	7219      	strb	r1, [r3, #8]
    self->adcComplete     = pipe_ADC_Complete;
 8001742:	619c      	str	r4, [r3, #24]
    self->delayIndex = 0;
 8001744:	60d9      	str	r1, [r3, #12]
    self->bufferReady = false;
 8001746:	7419      	strb	r1, [r3, #16]
    self->updateDACOutput = pipe_updateDACOutput;
 8001748:	e9c3 0207 	strd	r0, r2, [r3, #28]
    self->getDelayBuffer = pipe_getDelayBuffer;
 800174c:	4809      	ldr	r0, [pc, #36]	@ (8001774 <pipeInit+0x58>)
    self->loadProcess = pipe_loadProcess;
 800174e:	4a0a      	ldr	r2, [pc, #40]	@ (8001778 <pipeInit+0x5c>)
 8001750:	e9c3 0209 	strd	r0, r2, [r3, #36]	@ 0x24

    for(int i = 0; i < BUFFER_SIZE ; i++) {

    	self->processBuffer[i] = 0;
 8001754:	f244 0008 	movw	r0, #16392	@ 0x4008
 8001758:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800175c:	4460      	add	r0, ip

    }

}
 800175e:	bc70      	pop	{r4, r5, r6}
    	self->processBuffer[i] = 0;
 8001760:	f006 be01 	b.w	8008366 <memset>
 8001764:	080015c5 	.word	0x080015c5
 8001768:	080016bd 	.word	0x080016bd
 800176c:	08001655 	.word	0x08001655
 8001770:	080015f9 	.word	0x080015f9
 8001774:	08001581 	.word	0x08001581
 8001778:	080015b1 	.word	0x080015b1

0800177c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800177c:	4b07      	ldr	r3, [pc, #28]	@ (800179c <HAL_MspInit+0x20>)
{
 800177e:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001780:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001784:	f042 0202 	orr.w	r2, r2, #2
 8001788:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 800178c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001790:	f003 0302 	and.w	r3, r3, #2
 8001794:	9301      	str	r3, [sp, #4]
 8001796:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001798:	b002      	add	sp, #8
 800179a:	4770      	bx	lr
 800179c:	58024400 	.word	0x58024400

080017a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017a0:	b570      	push	{r4, r5, r6, lr}
 80017a2:	b0b8      	sub	sp, #224	@ 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a4:	2100      	movs	r1, #0
{
 80017a6:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017a8:	22c0      	movs	r2, #192	@ 0xc0
 80017aa:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	9106      	str	r1, [sp, #24]
 80017ae:	e9cd 1102 	strd	r1, r1, [sp, #8]
 80017b2:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017b6:	f006 fdd6 	bl	8008366 <memset>
  if(hadc->Instance==ADC1)
 80017ba:	4b31      	ldr	r3, [pc, #196]	@ (8001880 <HAL_ADC_MspInit+0xe0>)
 80017bc:	6822      	ldr	r2, [r4, #0]
 80017be:	429a      	cmp	r2, r3
 80017c0:	d001      	beq.n	80017c6 <HAL_ADC_MspInit+0x26>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017c2:	b038      	add	sp, #224	@ 0xe0
 80017c4:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80017c6:	2300      	movs	r3, #0
 80017c8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017cc:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80017ce:	e9cd 2308 	strd	r2, r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 80017d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017d6:	9331      	str	r3, [sp, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017d8:	f003 fd74 	bl	80052c4 <HAL_RCCEx_PeriphCLKConfig>
 80017dc:	2800      	cmp	r0, #0
 80017de:	d148      	bne.n	8001872 <HAL_ADC_MspInit+0xd2>
    __HAL_RCC_ADC12_CLK_ENABLE();
 80017e0:	4b28      	ldr	r3, [pc, #160]	@ (8001884 <HAL_ADC_MspInit+0xe4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e2:	2600      	movs	r6, #0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e4:	a902      	add	r1, sp, #8
    hdma_adc1.Instance = DMA1_Stream0;
 80017e6:	4d28      	ldr	r5, [pc, #160]	@ (8001888 <HAL_ADC_MspInit+0xe8>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 80017e8:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80017ec:	f042 0220 	orr.w	r2, r2, #32
 80017f0:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 80017f4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 80017f8:	f002 0220 	and.w	r2, r2, #32
 80017fc:	9200      	str	r2, [sp, #0]
 80017fe:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001800:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001804:	f042 0201 	orr.w	r2, r2, #1
 8001808:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800180c:	2201      	movs	r2, #1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001812:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001814:	f003 0301 	and.w	r3, r3, #1
 8001818:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800181a:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800181c:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800181e:	481b      	ldr	r0, [pc, #108]	@ (800188c <HAL_ADC_MspInit+0xec>)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001820:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001824:	f002 fc9a 	bl	800415c <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8001828:	4a19      	ldr	r2, [pc, #100]	@ (8001890 <HAL_ADC_MspInit+0xf0>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800182a:	2309      	movs	r3, #9
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800182c:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800182e:	626e      	str	r6, [r5, #36]	@ 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001830:	e885 004c 	stmia.w	r5, {r2, r3, r6}
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001834:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001838:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800183c:	e9c5 6203 	strd	r6, r2, [r5, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001840:	616b      	str	r3, [r5, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001842:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001846:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800184a:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800184e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001852:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001854:	f001 fcac 	bl	80031b0 <HAL_DMA_Init>
 8001858:	b970      	cbnz	r0, 8001878 <HAL_ADC_MspInit+0xd8>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800185a:	2200      	movs	r2, #0
 800185c:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800185e:	64e5      	str	r5, [r4, #76]	@ 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001860:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001862:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001864:	f001 f95c 	bl	8002b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001868:	2012      	movs	r0, #18
 800186a:	f001 f995 	bl	8002b98 <HAL_NVIC_EnableIRQ>
}
 800186e:	b038      	add	sp, #224	@ 0xe0
 8001870:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001872:	f7ff fc49 	bl	8001108 <Error_Handler>
 8001876:	e7b3      	b.n	80017e0 <HAL_ADC_MspInit+0x40>
      Error_Handler();
 8001878:	f7ff fc46 	bl	8001108 <Error_Handler>
 800187c:	e7ed      	b.n	800185a <HAL_ADC_MspInit+0xba>
 800187e:	bf00      	nop
 8001880:	40022000 	.word	0x40022000
 8001884:	58024400 	.word	0x58024400
 8001888:	2407c22c 	.word	0x2407c22c
 800188c:	58020000 	.word	0x58020000
 8001890:	40020010 	.word	0x40020010

08001894 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8001894:	4b2c      	ldr	r3, [pc, #176]	@ (8001948 <HAL_DAC_MspInit+0xb4>)
 8001896:	6802      	ldr	r2, [r0, #0]
{
 8001898:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 800189a:	429a      	cmp	r2, r3
{
 800189c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189e:	f04f 0400 	mov.w	r4, #0
 80018a2:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80018a6:	9404      	str	r4, [sp, #16]
 80018a8:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 80018ac:	d001      	beq.n	80018b2 <HAL_DAC_MspInit+0x1e>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 80018ae:	b008      	add	sp, #32
 80018b0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 80018b2:	4b26      	ldr	r3, [pc, #152]	@ (800194c <HAL_DAC_MspInit+0xb8>)
 80018b4:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018b6:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80018b8:	4e25      	ldr	r6, [pc, #148]	@ (8001950 <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 80018ba:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80018be:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80018c2:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80018c6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80018ca:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 80018ce:	9200      	str	r2, [sp, #0]
 80018d0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80018d6:	f042 0201 	orr.w	r2, r2, #1
 80018da:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018de:	2210      	movs	r2, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018e4:	f003 0301 	and.w	r3, r3, #1
 80018e8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018ea:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ec:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ee:	4819      	ldr	r0, [pc, #100]	@ (8001954 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f4:	f002 fc32 	bl	800415c <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80018f8:	4a17      	ldr	r2, [pc, #92]	@ (8001958 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80018fa:	2343      	movs	r3, #67	@ 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80018fc:	4630      	mov	r0, r6
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80018fe:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001900:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001902:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001904:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001908:	2240      	movs	r2, #64	@ 0x40
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800190a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800190e:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001910:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001914:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001916:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800191a:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800191e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001922:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001924:	f001 fc44 	bl	80031b0 <HAL_DMA_Init>
 8001928:	b958      	cbnz	r0, 8001942 <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800192a:	2200      	movs	r2, #0
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 800192c:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800192e:	2036      	movs	r0, #54	@ 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001930:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001932:	4611      	mov	r1, r2
 8001934:	f001 f8f4 	bl	8002b20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001938:	2036      	movs	r0, #54	@ 0x36
 800193a:	f001 f92d 	bl	8002b98 <HAL_NVIC_EnableIRQ>
}
 800193e:	b008      	add	sp, #32
 8001940:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001942:	f7ff fbe1 	bl	8001108 <Error_Handler>
 8001946:	e7f0      	b.n	800192a <HAL_DAC_MspInit+0x96>
 8001948:	40007400 	.word	0x40007400
 800194c:	58024400 	.word	0x58024400
 8001950:	2407c1a0 	.word	0x2407c1a0
 8001954:	58020000 	.word	0x58020000
 8001958:	40020028 	.word	0x40020028

0800195c <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM8)
 800195c:	4b0a      	ldr	r3, [pc, #40]	@ (8001988 <HAL_TIM_Base_MspInit+0x2c>)
 800195e:	6802      	ldr	r2, [r0, #0]
 8001960:	429a      	cmp	r2, r3
 8001962:	d000      	beq.n	8001966 <HAL_TIM_Base_MspInit+0xa>
 8001964:	4770      	bx	lr
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001966:	4b09      	ldr	r3, [pc, #36]	@ (800198c <HAL_TIM_Base_MspInit+0x30>)
{
 8001968:	b082      	sub	sp, #8
    __HAL_RCC_TIM8_CLK_ENABLE();
 800196a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800196e:	f042 0202 	orr.w	r2, r2, #2
 8001972:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001976:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800197a:	f003 0302 	and.w	r3, r3, #2
 800197e:	9301      	str	r3, [sp, #4]
 8001980:	9b01      	ldr	r3, [sp, #4]

  /* USER CODE END TIM8_MspInit 1 */

  }

}
 8001982:	b002      	add	sp, #8
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	40010400 	.word	0x40010400
 800198c:	58024400 	.word	0x58024400

08001990 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001990:	e7fe      	b.n	8001990 <NMI_Handler>
 8001992:	bf00      	nop

08001994 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001994:	e7fe      	b.n	8001994 <HardFault_Handler>
 8001996:	bf00      	nop

08001998 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001998:	e7fe      	b.n	8001998 <MemManage_Handler>
 800199a:	bf00      	nop

0800199c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800199c:	e7fe      	b.n	800199c <BusFault_Handler>
 800199e:	bf00      	nop

080019a0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019a0:	e7fe      	b.n	80019a0 <UsageFault_Handler>
 80019a2:	bf00      	nop

080019a4 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop

080019a8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop

080019ac <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop

080019b0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019b0:	f000 b95c 	b.w	8001c6c <HAL_IncTick>

080019b4 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80019b4:	4801      	ldr	r0, [pc, #4]	@ (80019bc <DMA1_Stream0_IRQHandler+0x8>)
 80019b6:	f002 b9bf 	b.w	8003d38 <HAL_DMA_IRQHandler>
 80019ba:	bf00      	nop
 80019bc:	2407c22c 	.word	0x2407c22c

080019c0 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80019c0:	4801      	ldr	r0, [pc, #4]	@ (80019c8 <DMA1_Stream1_IRQHandler+0x8>)
 80019c2:	f002 b9b9 	b.w	8003d38 <HAL_DMA_IRQHandler>
 80019c6:	bf00      	nop
 80019c8:	2407c1a0 	.word	0x2407c1a0

080019cc <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80019cc:	4801      	ldr	r0, [pc, #4]	@ (80019d4 <ADC_IRQHandler+0x8>)
 80019ce:	f000 b96f 	b.w	8001cb0 <HAL_ADC_IRQHandler>
 80019d2:	bf00      	nop
 80019d4:	2407c2a4 	.word	0x2407c2a4

080019d8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80019d8:	4801      	ldr	r0, [pc, #4]	@ (80019e0 <TIM6_DAC_IRQHandler+0x8>)
 80019da:	f001 ba01 	b.w	8002de0 <HAL_DAC_IRQHandler>
 80019de:	bf00      	nop
 80019e0:	2407c218 	.word	0x2407c218

080019e4 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80019e4:	2001      	movs	r0, #1
 80019e6:	4770      	bx	lr

080019e8 <_kill>:

int _kill(int pid, int sig)
{
 80019e8:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019ea:	f006 fd0b 	bl	8008404 <__errno>
 80019ee:	2216      	movs	r2, #22
 80019f0:	4603      	mov	r3, r0
  return -1;
}
 80019f2:	f04f 30ff 	mov.w	r0, #4294967295
  errno = EINVAL;
 80019f6:	601a      	str	r2, [r3, #0]
}
 80019f8:	bd08      	pop	{r3, pc}
 80019fa:	bf00      	nop

080019fc <_exit>:

void _exit (int status)
{
 80019fc:	b508      	push	{r3, lr}
  errno = EINVAL;
 80019fe:	f006 fd01 	bl	8008404 <__errno>
 8001a02:	2316      	movs	r3, #22
 8001a04:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001a06:	e7fe      	b.n	8001a06 <_exit+0xa>

08001a08 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a08:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a0a:	1e16      	subs	r6, r2, #0
 8001a0c:	dd07      	ble.n	8001a1e <_read+0x16>
 8001a0e:	460c      	mov	r4, r1
 8001a10:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8001a12:	f3af 8000 	nop.w
 8001a16:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1a:	42a5      	cmp	r5, r4
 8001a1c:	d1f9      	bne.n	8001a12 <_read+0xa>
  }

  return len;
}
 8001a1e:	4630      	mov	r0, r6
 8001a20:	bd70      	pop	{r4, r5, r6, pc}
 8001a22:	bf00      	nop

08001a24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a24:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a26:	1e16      	subs	r6, r2, #0
 8001a28:	dd07      	ble.n	8001a3a <_write+0x16>
 8001a2a:	460c      	mov	r4, r1
 8001a2c:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8001a2e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001a32:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a36:	42a5      	cmp	r5, r4
 8001a38:	d1f9      	bne.n	8001a2e <_write+0xa>
  }
  return len;
}
 8001a3a:	4630      	mov	r0, r6
 8001a3c:	bd70      	pop	{r4, r5, r6, pc}
 8001a3e:	bf00      	nop

08001a40 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001a40:	f04f 30ff 	mov.w	r0, #4294967295
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop

08001a48 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001a48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8001a4c:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8001a4e:	604b      	str	r3, [r1, #4]
}
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop

08001a54 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001a54:	2001      	movs	r0, #1
 8001a56:	4770      	bx	lr

08001a58 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001a58:	2000      	movs	r0, #0
 8001a5a:	4770      	bx	lr

08001a5c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a5c:	490d      	ldr	r1, [pc, #52]	@ (8001a94 <_sbrk+0x38>)
{
 8001a5e:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a60:	4a0d      	ldr	r2, [pc, #52]	@ (8001a98 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8001a62:	6808      	ldr	r0, [r1, #0]
{
 8001a64:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a66:	4c0d      	ldr	r4, [pc, #52]	@ (8001a9c <_sbrk+0x40>)
 8001a68:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001a6a:	b120      	cbz	r0, 8001a76 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a6c:	4403      	add	r3, r0
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d807      	bhi.n	8001a82 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001a72:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8001a74:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001a76:	4c0a      	ldr	r4, [pc, #40]	@ (8001aa0 <_sbrk+0x44>)
 8001a78:	4620      	mov	r0, r4
 8001a7a:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001a7c:	4403      	add	r3, r0
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d9f7      	bls.n	8001a72 <_sbrk+0x16>
    errno = ENOMEM;
 8001a82:	f006 fcbf 	bl	8008404 <__errno>
 8001a86:	220c      	movs	r2, #12
 8001a88:	4603      	mov	r3, r0
    return (void *)-1;
 8001a8a:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 8001a8e:	601a      	str	r2, [r3, #0]
}
 8001a90:	bd10      	pop	{r4, pc}
 8001a92:	bf00      	nop
 8001a94:	2407e308 	.word	0x2407e308
 8001a98:	24080000 	.word	0x24080000
 8001a9c:	00000400 	.word	0x00000400
 8001aa0:	2407e460 	.word	0x2407e460

08001aa4 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001aa4:	4927      	ldr	r1, [pc, #156]	@ (8001b44 <SystemInit+0xa0>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001aa6:	4a28      	ldr	r2, [pc, #160]	@ (8001b48 <SystemInit+0xa4>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001aa8:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8001aac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
{
 8001ab0:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001ab6:	6813      	ldr	r3, [r2, #0]
 8001ab8:	f003 030f 	and.w	r3, r3, #15
 8001abc:	2b06      	cmp	r3, #6
 8001abe:	d805      	bhi.n	8001acc <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001ac0:	6813      	ldr	r3, [r2, #0]
 8001ac2:	f023 030f 	bic.w	r3, r3, #15
 8001ac6:	f043 0307 	orr.w	r3, r3, #7
 8001aca:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001acc:	4b1f      	ldr	r3, [pc, #124]	@ (8001b4c <SystemInit+0xa8>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ace:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001ad0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b50 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8001ad2:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001ad4:	481c      	ldr	r0, [pc, #112]	@ (8001b48 <SystemInit+0xa4>)
  RCC->CR |= RCC_CR_HSION;
 8001ad6:	f041 0101 	orr.w	r1, r1, #1
 8001ada:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001adc:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8001ade:	6819      	ldr	r1, [r3, #0]
 8001ae0:	400a      	ands	r2, r1
 8001ae2:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001ae4:	6803      	ldr	r3, [r0, #0]
 8001ae6:	071b      	lsls	r3, r3, #28
 8001ae8:	d505      	bpl.n	8001af6 <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001aea:	6803      	ldr	r3, [r0, #0]
 8001aec:	f023 030f 	bic.w	r3, r3, #15
 8001af0:	f043 0307 	orr.w	r3, r3, #7
 8001af4:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001af6:	4b15      	ldr	r3, [pc, #84]	@ (8001b4c <SystemInit+0xa8>)
 8001af8:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001afa:	4916      	ldr	r1, [pc, #88]	@ (8001b54 <SystemInit+0xb0>)
  RCC->PLLCFGR = 0x01FF0000;
 8001afc:	4816      	ldr	r0, [pc, #88]	@ (8001b58 <SystemInit+0xb4>)
  RCC->PLLCKSELR = 0x02020200;
 8001afe:	4c17      	ldr	r4, [pc, #92]	@ (8001b5c <SystemInit+0xb8>)
  RCC->D1CFGR = 0x00000000;
 8001b00:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 8001b02:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8001b04:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8001b06:	629c      	str	r4, [r3, #40]	@ 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8001b08:	62d8      	str	r0, [r3, #44]	@ 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8001b0a:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001b0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001b0e:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001b10:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001b12:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001b14:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001b16:	6819      	ldr	r1, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001b18:	4811      	ldr	r0, [pc, #68]	@ (8001b60 <SystemInit+0xbc>)
  RCC->CR &= 0xFFFBFFFFU;
 8001b1a:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 8001b1e:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 8001b20:	661a      	str	r2, [r3, #96]	@ 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001b22:	6803      	ldr	r3, [r0, #0]
 8001b24:	f36f 030f 	bfc	r3, #0, #16
 8001b28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001b2c:	d203      	bcs.n	8001b36 <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001b2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <SystemInit+0xc0>)
 8001b30:	2201      	movs	r2, #1
 8001b32:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001b36:	4b0c      	ldr	r3, [pc, #48]	@ (8001b68 <SystemInit+0xc4>)
 8001b38:	f243 02d2 	movw	r2, #12498	@ 0x30d2
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001b40:	601a      	str	r2, [r3, #0]
}
 8001b42:	4770      	bx	lr
 8001b44:	e000ed00 	.word	0xe000ed00
 8001b48:	52002000 	.word	0x52002000
 8001b4c:	58024400 	.word	0x58024400
 8001b50:	eaf6ed7f 	.word	0xeaf6ed7f
 8001b54:	01010280 	.word	0x01010280
 8001b58:	01ff0000 	.word	0x01ff0000
 8001b5c:	02020200 	.word	0x02020200
 8001b60:	5c001000 	.word	0x5c001000
 8001b64:	51008000 	.word	0x51008000
 8001b68:	52004000 	.word	0x52004000

08001b6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001b6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ba4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b70:	f7ff ff98 	bl	8001aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b74:	480c      	ldr	r0, [pc, #48]	@ (8001ba8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001b76:	490d      	ldr	r1, [pc, #52]	@ (8001bac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001b78:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001b7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b7c:	e002      	b.n	8001b84 <LoopCopyDataInit>

08001b7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b82:	3304      	adds	r3, #4

08001b84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b88:	d3f9      	bcc.n	8001b7e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001bb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001b8c:	4c0a      	ldr	r4, [pc, #40]	@ (8001bb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001b8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b90:	e001      	b.n	8001b96 <LoopFillZerobss>

08001b92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b94:	3204      	adds	r2, #4

08001b96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b98:	d3fb      	bcc.n	8001b92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b9a:	f006 fc39 	bl	8008410 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b9e:	f7ff f865 	bl	8000c6c <main>
  bx  lr
 8001ba2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ba4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001ba8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001bac:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 8001bb0:	08080aac 	.word	0x08080aac
  ldr r2, =_sbss
 8001bb4:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 8001bb8:	2407e45c 	.word	0x2407e45c

08001bbc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001bbc:	e7fe      	b.n	8001bbc <ADC3_IRQHandler>
	...

08001bc0 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c00 <HAL_InitTick+0x40>)
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	b90b      	cbnz	r3, 8001bca <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8001bc6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001bc8:	4770      	bx	lr
{
 8001bca:	b510      	push	{r4, lr}
 8001bcc:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001bce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001bd2:	4a0c      	ldr	r2, [pc, #48]	@ (8001c04 <HAL_InitTick+0x44>)
 8001bd4:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bd8:	6810      	ldr	r0, [r2, #0]
 8001bda:	fbb0 f0f3 	udiv	r0, r0, r3
 8001bde:	f000 ffe9 	bl	8002bb4 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001be2:	2c0f      	cmp	r4, #15
 8001be4:	d800      	bhi.n	8001be8 <HAL_InitTick+0x28>
 8001be6:	b108      	cbz	r0, 8001bec <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8001be8:	2001      	movs	r0, #1
}
 8001bea:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bec:	2200      	movs	r2, #0
 8001bee:	4621      	mov	r1, r4
 8001bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf4:	f000 ff94 	bl	8002b20 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bf8:	4b03      	ldr	r3, [pc, #12]	@ (8001c08 <HAL_InitTick+0x48>)
 8001bfa:	2000      	movs	r0, #0
 8001bfc:	601c      	str	r4, [r3, #0]
}
 8001bfe:	bd10      	pop	{r4, pc}
 8001c00:	24000008 	.word	0x24000008
 8001c04:	24000004 	.word	0x24000004
 8001c08:	2400000c 	.word	0x2400000c

08001c0c <HAL_Init>:
{
 8001c0c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c0e:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c10:	4c12      	ldr	r4, [pc, #72]	@ (8001c5c <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c12:	f000 ff73 	bl	8002afc <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c16:	f003 f835 	bl	8004c84 <HAL_RCC_GetSysClockFreq>
 8001c1a:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <HAL_Init+0x54>)
 8001c1c:	4911      	ldr	r1, [pc, #68]	@ (8001c64 <HAL_Init+0x58>)
 8001c1e:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c20:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c22:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c26:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c2a:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c2c:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c2e:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8001c32:	490d      	ldr	r1, [pc, #52]	@ (8001c68 <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c34:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c38:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c3a:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8001c3e:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c40:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c42:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c44:	f7ff ffbc 	bl	8001bc0 <HAL_InitTick>
 8001c48:	b110      	cbz	r0, 8001c50 <HAL_Init+0x44>
    return HAL_ERROR;
 8001c4a:	2401      	movs	r4, #1
}
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	bd10      	pop	{r4, pc}
 8001c50:	4604      	mov	r4, r0
  HAL_MspInit();
 8001c52:	f7ff fd93 	bl	800177c <HAL_MspInit>
}
 8001c56:	4620      	mov	r0, r4
 8001c58:	bd10      	pop	{r4, pc}
 8001c5a:	bf00      	nop
 8001c5c:	24000000 	.word	0x24000000
 8001c60:	58024400 	.word	0x58024400
 8001c64:	0806d540 	.word	0x0806d540
 8001c68:	24000004 	.word	0x24000004

08001c6c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001c6c:	4a03      	ldr	r2, [pc, #12]	@ (8001c7c <HAL_IncTick+0x10>)
 8001c6e:	4b04      	ldr	r3, [pc, #16]	@ (8001c80 <HAL_IncTick+0x14>)
 8001c70:	6811      	ldr	r1, [r2, #0]
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	440b      	add	r3, r1
 8001c76:	6013      	str	r3, [r2, #0]
}
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	2407e30c 	.word	0x2407e30c
 8001c80:	24000008 	.word	0x24000008

08001c84 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001c84:	4b01      	ldr	r3, [pc, #4]	@ (8001c8c <HAL_GetTick+0x8>)
 8001c86:	6818      	ldr	r0, [r3, #0]
}
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	2407e30c 	.word	0x2407e30c

08001c90 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8001c90:	4b01      	ldr	r3, [pc, #4]	@ (8001c98 <HAL_GetREVID+0x8>)
 8001c92:	6818      	ldr	r0, [r3, #0]
}
 8001c94:	0c00      	lsrs	r0, r0, #16
 8001c96:	4770      	bx	lr
 8001c98:	5c001000 	.word	0x5c001000

08001c9c <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001c9c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8001c9e:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ca0:	f7fe ff2e 	bl	8000b00 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ca4:	bd08      	pop	{r3, pc}
 8001ca6:	bf00      	nop

08001ca8 <HAL_ADC_LevelOutOfWindowCallback>:
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop

08001cac <HAL_ADC_ErrorCallback>:
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop

08001cb0 <HAL_ADC_IRQHandler>:
{
 8001cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001cb2:	4a8e      	ldr	r2, [pc, #568]	@ (8001eec <HAL_ADC_IRQHandler+0x23c>)
{
 8001cb4:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001cb6:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001cb8:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001cba:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001cbc:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001cbe:	f000 8095 	beq.w	8001dec <HAL_ADC_IRQHandler+0x13c>
 8001cc2:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	f000 8090 	beq.w	8001dec <HAL_ADC_IRQHandler+0x13c>
 8001ccc:	4a88      	ldr	r2, [pc, #544]	@ (8001ef0 <HAL_ADC_IRQHandler+0x240>)
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001cce:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001cd0:	07a9      	lsls	r1, r5, #30
 8001cd2:	f007 071f 	and.w	r7, r7, #31
 8001cd6:	d502      	bpl.n	8001cde <HAL_ADC_IRQHandler+0x2e>
 8001cd8:	07b2      	lsls	r2, r6, #30
 8001cda:	f100 80aa 	bmi.w	8001e32 <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001cde:	0769      	lsls	r1, r5, #29
 8001ce0:	d579      	bpl.n	8001dd6 <HAL_ADC_IRQHandler+0x126>
 8001ce2:	0772      	lsls	r2, r6, #29
 8001ce4:	d577      	bpl.n	8001dd6 <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ce6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001ce8:	06d2      	lsls	r2, r2, #27
 8001cea:	d403      	bmi.n	8001cf4 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001cee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001cf2:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001cf4:	68da      	ldr	r2, [r3, #12]
 8001cf6:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8001cfa:	d11c      	bne.n	8001d36 <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001cfc:	4a7d      	ldr	r2, [pc, #500]	@ (8001ef4 <HAL_ADC_IRQHandler+0x244>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	f000 80e7 	beq.w	8001ed2 <HAL_ADC_IRQHandler+0x222>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d04:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001d06:	0491      	lsls	r1, r2, #18
 8001d08:	d415      	bmi.n	8001d36 <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	0712      	lsls	r2, r2, #28
 8001d0e:	d512      	bpl.n	8001d36 <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	0750      	lsls	r0, r2, #29
 8001d14:	f100 80f2 	bmi.w	8001efc <HAL_ADC_IRQHandler+0x24c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	f022 020c 	bic.w	r2, r2, #12
 8001d1e:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d20:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001d22:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d26:	6563      	str	r3, [r4, #84]	@ 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001d28:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001d2a:	04d9      	lsls	r1, r3, #19
 8001d2c:	d403      	bmi.n	8001d36 <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d2e:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8001d36:	4620      	mov	r0, r4
 8001d38:	f7fe ff02 	bl	8000b40 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001d3c:	6823      	ldr	r3, [r4, #0]
 8001d3e:	220c      	movs	r2, #12
 8001d40:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001d42:	06aa      	lsls	r2, r5, #26
 8001d44:	d54d      	bpl.n	8001de2 <HAL_ADC_IRQHandler+0x132>
 8001d46:	06b0      	lsls	r0, r6, #26
 8001d48:	d54b      	bpl.n	8001de2 <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d4a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001d4c:	06d0      	lsls	r0, r2, #27
 8001d4e:	d403      	bmi.n	8001d58 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001d52:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001d56:	6562      	str	r2, [r4, #84]	@ 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001d58:	4966      	ldr	r1, [pc, #408]	@ (8001ef4 <HAL_ADC_IRQHandler+0x244>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001d5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001d5c:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001d5e:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001d60:	f402 72c0 	and.w	r2, r2, #384	@ 0x180
 8001d64:	d073      	beq.n	8001e4e <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d66:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001d68:	b9d2      	cbnz	r2, 8001da0 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001d6a:	018a      	lsls	r2, r1, #6
 8001d6c:	f100 80a9 	bmi.w	8001ec2 <HAL_ADC_IRQHandler+0x212>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	0650      	lsls	r0, r2, #25
 8001d74:	d514      	bpl.n	8001da0 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001d76:	0289      	lsls	r1, r1, #10
 8001d78:	d412      	bmi.n	8001da0 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001d7a:	689a      	ldr	r2, [r3, #8]
 8001d7c:	0712      	lsls	r2, r2, #28
 8001d7e:	f100 80c8 	bmi.w	8001f12 <HAL_ADC_IRQHandler+0x262>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001d88:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001d8a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001d8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d90:	6563      	str	r3, [r4, #84]	@ 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001d92:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001d94:	05d8      	lsls	r0, r3, #23
 8001d96:	d403      	bmi.n	8001da0 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d98:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001d9a:	f043 0301 	orr.w	r3, r3, #1
 8001d9e:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001da0:	4620      	mov	r0, r4
 8001da2:	f000 fe3f 	bl	8002a24 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001da6:	6823      	ldr	r3, [r4, #0]
 8001da8:	2260      	movs	r2, #96	@ 0x60
 8001daa:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001dac:	0629      	lsls	r1, r5, #24
 8001dae:	d501      	bpl.n	8001db4 <HAL_ADC_IRQHandler+0x104>
 8001db0:	0632      	lsls	r2, r6, #24
 8001db2:	d45f      	bmi.n	8001e74 <HAL_ADC_IRQHandler+0x1c4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001db4:	05e8      	lsls	r0, r5, #23
 8001db6:	d501      	bpl.n	8001dbc <HAL_ADC_IRQHandler+0x10c>
 8001db8:	05f1      	lsls	r1, r6, #23
 8001dba:	d466      	bmi.n	8001e8a <HAL_ADC_IRQHandler+0x1da>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001dbc:	05aa      	lsls	r2, r5, #22
 8001dbe:	d501      	bpl.n	8001dc4 <HAL_ADC_IRQHandler+0x114>
 8001dc0:	05b0      	lsls	r0, r6, #22
 8001dc2:	d44b      	bmi.n	8001e5c <HAL_ADC_IRQHandler+0x1ac>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001dc4:	06e9      	lsls	r1, r5, #27
 8001dc6:	d501      	bpl.n	8001dcc <HAL_ADC_IRQHandler+0x11c>
 8001dc8:	06f2      	lsls	r2, r6, #27
 8001dca:	d411      	bmi.n	8001df0 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001dcc:	0569      	lsls	r1, r5, #21
 8001dce:	d501      	bpl.n	8001dd4 <HAL_ADC_IRQHandler+0x124>
 8001dd0:	0572      	lsls	r2, r6, #21
 8001dd2:	d466      	bmi.n	8001ea2 <HAL_ADC_IRQHandler+0x1f2>
}
 8001dd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001dd6:	0728      	lsls	r0, r5, #28
 8001dd8:	d5b3      	bpl.n	8001d42 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001dda:	0731      	lsls	r1, r6, #28
 8001ddc:	d483      	bmi.n	8001ce6 <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001dde:	06aa      	lsls	r2, r5, #26
 8001de0:	d4b1      	bmi.n	8001d46 <HAL_ADC_IRQHandler+0x96>
 8001de2:	0669      	lsls	r1, r5, #25
 8001de4:	d5e2      	bpl.n	8001dac <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001de6:	0672      	lsls	r2, r6, #25
 8001de8:	d5e0      	bpl.n	8001dac <HAL_ADC_IRQHandler+0xfc>
 8001dea:	e7ae      	b.n	8001d4a <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001dec:	4a42      	ldr	r2, [pc, #264]	@ (8001ef8 <HAL_ADC_IRQHandler+0x248>)
 8001dee:	e76e      	b.n	8001cce <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001df0:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001df2:	b17a      	cbz	r2, 8001e14 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001df4:	2f00      	cmp	r7, #0
 8001df6:	d075      	beq.n	8001ee4 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001df8:	4a3c      	ldr	r2, [pc, #240]	@ (8001eec <HAL_ADC_IRQHandler+0x23c>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	f000 8087 	beq.w	8001f0e <HAL_ADC_IRQHandler+0x25e>
 8001e00:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001e04:	4293      	cmp	r3, r2
 8001e06:	f000 8082 	beq.w	8001f0e <HAL_ADC_IRQHandler+0x25e>
 8001e0a:	4a39      	ldr	r2, [pc, #228]	@ (8001ef0 <HAL_ADC_IRQHandler+0x240>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8001e0c:	6892      	ldr	r2, [r2, #8]
 8001e0e:	f412 4f40 	tst.w	r2, #49152	@ 0xc000
 8001e12:	d00b      	beq.n	8001e2c <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001e14:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      HAL_ADC_ErrorCallback(hadc);
 8001e16:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001e18:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e1c:	6563      	str	r3, [r4, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001e20:	f043 0302 	orr.w	r3, r3, #2
 8001e24:	65a3      	str	r3, [r4, #88]	@ 0x58
      HAL_ADC_ErrorCallback(hadc);
 8001e26:	f7ff ff41 	bl	8001cac <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e2a:	6823      	ldr	r3, [r4, #0]
 8001e2c:	2210      	movs	r2, #16
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	e7cc      	b.n	8001dcc <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e32:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001e34:	06d8      	lsls	r0, r3, #27
 8001e36:	d403      	bmi.n	8001e40 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001e38:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001e3a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e3e:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001e40:	4620      	mov	r0, r4
 8001e42:	f000 fdf7 	bl	8002a34 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001e46:	6823      	ldr	r3, [r4, #0]
 8001e48:	2202      	movs	r2, #2
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	e747      	b.n	8001cde <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e4e:	21c1      	movs	r1, #193	@ 0xc1
 8001e50:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001e52:	07c9      	lsls	r1, r1, #31
 8001e54:	d487      	bmi.n	8001d66 <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001e56:	4925      	ldr	r1, [pc, #148]	@ (8001eec <HAL_ADC_IRQHandler+0x23c>)
 8001e58:	68c9      	ldr	r1, [r1, #12]
 8001e5a:	e785      	b.n	8001d68 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001e5c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001e5e:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001e60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e64:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001e66:	f000 fde3 	bl	8002a30 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001e6a:	6823      	ldr	r3, [r4, #0]
 8001e6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	e7a7      	b.n	8001dc4 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e74:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e76:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7c:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e7e:	f7ff ff13 	bl	8001ca8 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001e82:	6823      	ldr	r3, [r4, #0]
 8001e84:	2280      	movs	r2, #128	@ 0x80
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	e794      	b.n	8001db4 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001e8a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001e8c:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001e8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e92:	6563      	str	r3, [r4, #84]	@ 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001e94:	f000 fdca 	bl	8002a2c <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001e98:	6823      	ldr	r3, [r4, #0]
 8001e9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	e78c      	b.n	8001dbc <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001ea2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001ea4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001ea8:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001eaa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001eae:	6562      	str	r2, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001eb0:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 8001eb2:	f042 0208 	orr.w	r2, r2, #8
 8001eb6:	65a2      	str	r2, [r4, #88]	@ 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001eb8:	6019      	str	r1, [r3, #0]
}
 8001eba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001ebe:	f000 bdb3 	b.w	8002a28 <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001ec2:	f400 6040 	and.w	r0, r0, #3072	@ 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001ec6:	f401 5200 	and.w	r2, r1, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001eca:	4302      	orrs	r2, r0
 8001ecc:	f47f af68 	bne.w	8001da0 <HAL_ADC_IRQHandler+0xf0>
 8001ed0:	e74e      	b.n	8001d70 <HAL_ADC_IRQHandler+0xc0>
 8001ed2:	f240 2221 	movw	r2, #545	@ 0x221
 8001ed6:	40fa      	lsrs	r2, r7
 8001ed8:	07d0      	lsls	r0, r2, #31
 8001eda:	f53f af13 	bmi.w	8001d04 <HAL_ADC_IRQHandler+0x54>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001ede:	4a03      	ldr	r2, [pc, #12]	@ (8001eec <HAL_ADC_IRQHandler+0x23c>)
 8001ee0:	68d2      	ldr	r2, [r2, #12]
 8001ee2:	e710      	b.n	8001d06 <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8001ee4:	68da      	ldr	r2, [r3, #12]
 8001ee6:	0790      	lsls	r0, r2, #30
 8001ee8:	d0a0      	beq.n	8001e2c <HAL_ADC_IRQHandler+0x17c>
 8001eea:	e793      	b.n	8001e14 <HAL_ADC_IRQHandler+0x164>
 8001eec:	40022000 	.word	0x40022000
 8001ef0:	58026300 	.word	0x58026300
 8001ef4:	40022100 	.word	0x40022100
 8001ef8:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001efc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001efe:	f043 0310 	orr.w	r3, r3, #16
 8001f02:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001f0c:	e713      	b.n	8001d36 <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001f0e:	4a05      	ldr	r2, [pc, #20]	@ (8001f24 <HAL_ADC_IRQHandler+0x274>)
 8001f10:	e77c      	b.n	8001e0c <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f12:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001f14:	f043 0310 	orr.w	r3, r3, #16
 8001f18:	6563      	str	r3, [r4, #84]	@ 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001f1c:	f043 0301 	orr.w	r3, r3, #1
 8001f20:	65a3      	str	r3, [r4, #88]	@ 0x58
 8001f22:	e73d      	b.n	8001da0 <HAL_ADC_IRQHandler+0xf0>
 8001f24:	40022300 	.word	0x40022300

08001f28 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f28:	6b83      	ldr	r3, [r0, #56]	@ 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001f2a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001f2c:	f012 0f50 	tst.w	r2, #80	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f30:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
{
 8001f32:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001f34:	d11d      	bne.n	8001f72 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001f36:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f3c:	655a      	str	r2, [r3, #84]	@ 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001f3e:	680a      	ldr	r2, [r1, #0]
 8001f40:	f012 0f08 	tst.w	r2, #8
 8001f44:	68ca      	ldr	r2, [r1, #12]
 8001f46:	d01b      	beq.n	8001f80 <ADC_DMAConvCplt+0x58>
 8001f48:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8001f4c:	d10d      	bne.n	8001f6a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001f4e:	68ca      	ldr	r2, [r1, #12]
 8001f50:	0494      	lsls	r4, r2, #18
 8001f52:	d40a      	bmi.n	8001f6a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f54:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001f56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f5a:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f5c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001f5e:	04d1      	lsls	r1, r2, #19
 8001f60:	d403      	bmi.n	8001f6a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f62:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001f64:	f042 0201 	orr.w	r2, r2, #1
 8001f68:	655a      	str	r2, [r3, #84]	@ 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7fe fde8 	bl	8000b40 <HAL_ADC_ConvCpltCallback>
}
 8001f70:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f72:	06d2      	lsls	r2, r2, #27
 8001f74:	d40a      	bmi.n	8001f8c <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001f78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f7e:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8001f80:	0790      	lsls	r0, r2, #30
 8001f82:	d0e7      	beq.n	8001f54 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7fe fddb 	bl	8000b40 <HAL_ADC_ConvCpltCallback>
 8001f8a:	e7f1      	b.n	8001f70 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7ff fe8d 	bl	8001cac <HAL_ADC_ErrorCallback>
}
 8001f92:	bd10      	pop	{r4, pc}

08001f94 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f94:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8001f96:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001f98:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001f9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f9e:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001fa0:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001fa2:	f043 0304 	orr.w	r3, r3, #4
 8001fa6:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001fa8:	f7ff fe80 	bl	8001cac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fac:	bd08      	pop	{r3, pc}
 8001fae:	bf00      	nop

08001fb0 <HAL_ADC_ConfigChannel>:
{
 8001fb0:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0;
 8001fb2:	2200      	movs	r2, #0
{
 8001fb4:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8001fb6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001fb8:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8001fbc:	2a01      	cmp	r2, #1
 8001fbe:	f000 80ef 	beq.w	80021a0 <HAL_ADC_ConfigChannel+0x1f0>
 8001fc2:	2401      	movs	r4, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fc4:	6802      	ldr	r2, [r0, #0]
 8001fc6:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 8001fc8:	f880 4050 	strb.w	r4, [r0, #80]	@ 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001fcc:	6890      	ldr	r0, [r2, #8]
 8001fce:	0745      	lsls	r5, r0, #29
 8001fd0:	d509      	bpl.n	8001fe6 <HAL_ADC_ConfigChannel+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fd2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8001fd4:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fd6:	f042 0220 	orr.w	r2, r2, #32
 8001fda:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8001fe2:	b002      	add	sp, #8
 8001fe4:	bd70      	pop	{r4, r5, r6, pc}
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001fe6:	680d      	ldr	r5, [r1, #0]
 8001fe8:	2d00      	cmp	r5, #0
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001fea:	ea4f 6095 	mov.w	r0, r5, lsr #26
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001fee:	db0d      	blt.n	800200c <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001ff0:	f3c5 0613 	ubfx	r6, r5, #0, #20
 8001ff4:	2e00      	cmp	r6, #0
 8001ff6:	f000 80c1 	beq.w	800217c <HAL_ADC_ConfigChannel+0x1cc>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffa:	fa95 f5a5 	rbit	r5, r5
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ffe:	b115      	cbz	r5, 8002006 <HAL_ADC_ConfigChannel+0x56>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8002000:	fab5 f585 	clz	r5, r5
 8002004:	40ac      	lsls	r4, r5
 8002006:	69d5      	ldr	r5, [r2, #28]
 8002008:	432c      	orrs	r4, r5
 800200a:	61d4      	str	r4, [r2, #28]
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800200c:	684c      	ldr	r4, [r1, #4]
  MODIFY_REG(*preg,
 800200e:	f04f 0c1f 	mov.w	ip, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002012:	f102 0e30 	add.w	lr, r2, #48	@ 0x30
  MODIFY_REG(*preg,
 8002016:	f000 001f 	and.w	r0, r0, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800201a:	09a5      	lsrs	r5, r4, #6
  MODIFY_REG(*preg,
 800201c:	ea04 040c 	and.w	r4, r4, ip
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002020:	f005 050c 	and.w	r5, r5, #12
  MODIFY_REG(*preg,
 8002024:	fa0c fc04 	lsl.w	ip, ip, r4
 8002028:	40a0      	lsls	r0, r4
 800202a:	f85e 4005 	ldr.w	r4, [lr, r5]
 800202e:	ea24 0c0c 	bic.w	ip, r4, ip
 8002032:	ea4c 0000 	orr.w	r0, ip, r0
 8002036:	f84e 0005 	str.w	r0, [lr, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800203a:	6890      	ldr	r0, [r2, #8]
 800203c:	f010 0f04 	tst.w	r0, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002040:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002042:	d101      	bne.n	8002048 <HAL_ADC_ConfigChannel+0x98>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002044:	0700      	lsls	r0, r0, #28
 8002046:	d542      	bpl.n	80020ce <HAL_ADC_ConfigChannel+0x11e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002048:	6890      	ldr	r0, [r2, #8]
 800204a:	07c6      	lsls	r6, r0, #31
 800204c:	d43d      	bmi.n	80020ca <HAL_ADC_ConfigChannel+0x11a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800204e:	68cd      	ldr	r5, [r1, #12]
 8002050:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 8002052:	f005 0618 	and.w	r6, r5, #24
 8002056:	48a9      	ldr	r0, [pc, #676]	@ (80022fc <HAL_ADC_ConfigChannel+0x34c>)
 8002058:	f8d2 10c0 	ldr.w	r1, [r2, #192]	@ 0xc0
 800205c:	40f0      	lsrs	r0, r6
 800205e:	f3c4 0613 	ubfx	r6, r4, #0, #20
 8002062:	4020      	ands	r0, r4
 8002064:	ea21 0106 	bic.w	r1, r1, r6
 8002068:	4301      	orrs	r1, r0
 800206a:	f8c2 10c0 	str.w	r1, [r2, #192]	@ 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800206e:	49a4      	ldr	r1, [pc, #656]	@ (8002300 <HAL_ADC_ConfigChannel+0x350>)
 8002070:	428d      	cmp	r5, r1
 8002072:	f000 808a 	beq.w	800218a <HAL_ADC_ConfigChannel+0x1da>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002076:	2c00      	cmp	r4, #0
 8002078:	da27      	bge.n	80020ca <HAL_ADC_ConfigChannel+0x11a>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800207a:	49a2      	ldr	r1, [pc, #648]	@ (8002304 <HAL_ADC_ConfigChannel+0x354>)
 800207c:	428a      	cmp	r2, r1
 800207e:	f000 80bd 	beq.w	80021fc <HAL_ADC_ConfigChannel+0x24c>
 8002082:	f501 7180 	add.w	r1, r1, #256	@ 0x100
 8002086:	428a      	cmp	r2, r1
 8002088:	f000 80b8 	beq.w	80021fc <HAL_ADC_ConfigChannel+0x24c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800208c:	489e      	ldr	r0, [pc, #632]	@ (8002308 <HAL_ADC_ConfigChannel+0x358>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800208e:	499f      	ldr	r1, [pc, #636]	@ (800230c <HAL_ADC_ConfigChannel+0x35c>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002090:	6886      	ldr	r6, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002092:	688d      	ldr	r5, [r1, #8]
 8002094:	07ed      	lsls	r5, r5, #31
 8002096:	d49c      	bmi.n	8001fd2 <HAL_ADC_ConfigChannel+0x22>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002098:	4d9d      	ldr	r5, [pc, #628]	@ (8002310 <HAL_ADC_ConfigChannel+0x360>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800209a:	f006 7ce0 	and.w	ip, r6, #29360128	@ 0x1c00000
 800209e:	42ac      	cmp	r4, r5
 80020a0:	f000 8156 	beq.w	8002350 <HAL_ADC_ConfigChannel+0x3a0>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80020a4:	4d9b      	ldr	r5, [pc, #620]	@ (8002314 <HAL_ADC_ConfigChannel+0x364>)
 80020a6:	42ac      	cmp	r4, r5
 80020a8:	f000 8118 	beq.w	80022dc <HAL_ADC_ConfigChannel+0x32c>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80020ac:	4d9a      	ldr	r5, [pc, #616]	@ (8002318 <HAL_ADC_ConfigChannel+0x368>)
 80020ae:	42ac      	cmp	r4, r5
 80020b0:	d10b      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_VREFINT_INSTANCE(hadc))
 80020b2:	0274      	lsls	r4, r6, #9
 80020b4:	d409      	bmi.n	80020ca <HAL_ADC_ConfigChannel+0x11a>
 80020b6:	428a      	cmp	r2, r1
 80020b8:	d107      	bne.n	80020ca <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80020ba:	6882      	ldr	r2, [r0, #8]
 80020bc:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80020c0:	ea42 020c 	orr.w	r2, r2, ip
 80020c4:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80020c8:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020ca:	2000      	movs	r0, #0
 80020cc:	e786      	b.n	8001fdc <HAL_ADC_ConfigChannel+0x2c>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80020ce:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80020d0:	f102 0c14 	add.w	ip, r2, #20
  MODIFY_REG(*preg,
 80020d4:	f04f 0e07 	mov.w	lr, #7
 80020d8:	688e      	ldr	r6, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80020da:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 80020dc:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80020e0:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 80020e4:	fa0e fe04 	lsl.w	lr, lr, r4
 80020e8:	fa06 f404 	lsl.w	r4, r6, r4
 80020ec:	f85c 0005 	ldr.w	r0, [ip, r5]
 80020f0:	ea20 000e 	bic.w	r0, r0, lr
 80020f4:	4320      	orrs	r0, r4
 80020f6:	f84c 0005 	str.w	r0, [ip, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80020fa:	4888      	ldr	r0, [pc, #544]	@ (800231c <HAL_ADC_ConfigChannel+0x36c>)
 80020fc:	694d      	ldr	r5, [r1, #20]
 80020fe:	6800      	ldr	r0, [r0, #0]
 8002100:	f000 4070 	and.w	r0, r0, #4026531840	@ 0xf0000000
 8002104:	f1b0 5f80 	cmp.w	r0, #268435456	@ 0x10000000
 8002108:	68d0      	ldr	r0, [r2, #12]
 800210a:	d039      	beq.n	8002180 <HAL_ADC_ConfigChannel+0x1d0>
 800210c:	f010 0f10 	tst.w	r0, #16
 8002110:	68d0      	ldr	r0, [r2, #12]
 8002112:	d035      	beq.n	8002180 <HAL_ADC_ConfigChannel+0x1d0>
 8002114:	0840      	lsrs	r0, r0, #1
 8002116:	f000 0008 	and.w	r0, r0, #8
 800211a:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800211c:	690e      	ldr	r6, [r1, #16]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800211e:	6808      	ldr	r0, [r1, #0]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002120:	2e04      	cmp	r6, #4
 8002122:	d040      	beq.n	80021a6 <HAL_ADC_ConfigChannel+0x1f6>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002124:	f102 0c60 	add.w	ip, r2, #96	@ 0x60
    MODIFY_REG(*preg,
 8002128:	f000 44f8 	and.w	r4, r0, #2080374784	@ 0x7c000000
 800212c:	f85c 0026 	ldr.w	r0, [ip, r6, lsl #2]
 8002130:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8002134:	4320      	orrs	r0, r4
 8002136:	4328      	orrs	r0, r5
 8002138:	f84c 0026 	str.w	r0, [ip, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800213c:	7e4c      	ldrb	r4, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800213e:	690d      	ldr	r5, [r1, #16]
 8002140:	f1a4 0401 	sub.w	r4, r4, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002144:	f85c 0025 	ldr.w	r0, [ip, r5, lsl #2]
 8002148:	fab4 f484 	clz	r4, r4
 800214c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8002150:	0964      	lsrs	r4, r4, #5
 8002152:	ea40 70c4 	orr.w	r0, r0, r4, lsl #31
 8002156:	f84c 0025 	str.w	r0, [ip, r5, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800215a:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800215c:	690d      	ldr	r5, [r1, #16]
 800215e:	f1a0 0001 	sub.w	r0, r0, #1
 8002162:	6914      	ldr	r4, [r2, #16]
 8002164:	f005 051f 	and.w	r5, r5, #31
 8002168:	fab0 f080 	clz	r0, r0
 800216c:	f424 44f0 	bic.w	r4, r4, #30720	@ 0x7800
 8002170:	0940      	lsrs	r0, r0, #5
 8002172:	02c0      	lsls	r0, r0, #11
 8002174:	40a8      	lsls	r0, r5
 8002176:	4320      	orrs	r0, r4
 8002178:	6110      	str	r0, [r2, #16]
}
 800217a:	e765      	b.n	8002048 <HAL_ADC_ConfigChannel+0x98>
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800217c:	4084      	lsls	r4, r0
 800217e:	e742      	b.n	8002006 <HAL_ADC_ConfigChannel+0x56>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002180:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8002184:	0040      	lsls	r0, r0, #1
 8002186:	4085      	lsls	r5, r0
 8002188:	e7c8      	b.n	800211c <HAL_ADC_ConfigChannel+0x16c>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800218a:	495e      	ldr	r1, [pc, #376]	@ (8002304 <HAL_ADC_ConfigChannel+0x354>)
 800218c:	428a      	cmp	r2, r1
 800218e:	d07a      	beq.n	8002286 <HAL_ADC_ConfigChannel+0x2d6>
 8002190:	4963      	ldr	r1, [pc, #396]	@ (8002320 <HAL_ADC_ConfigChannel+0x370>)
 8002192:	428a      	cmp	r2, r1
 8002194:	d040      	beq.n	8002218 <HAL_ADC_ConfigChannel+0x268>
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002196:	69d1      	ldr	r1, [r2, #28]
 8002198:	f041 0101 	orr.w	r1, r1, #1
 800219c:	61d1      	str	r1, [r2, #28]
}
 800219e:	e76a      	b.n	8002076 <HAL_ADC_ConfigChannel+0xc6>
  __HAL_LOCK(hadc);
 80021a0:	2002      	movs	r0, #2
}
 80021a2:	b002      	add	sp, #8
 80021a4:	bd70      	pop	{r4, r5, r6, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021a6:	6e15      	ldr	r5, [r2, #96]	@ 0x60
 80021a8:	0684      	lsls	r4, r0, #26
 80021aa:	f005 45f8 	and.w	r5, r5, #2080374784	@ 0x7c000000
 80021ae:	ebb5 6f80 	cmp.w	r5, r0, lsl #26
 80021b2:	d014      	beq.n	80021de <HAL_ADC_ConfigChannel+0x22e>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021b4:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80021b6:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80021ba:	4284      	cmp	r4, r0
 80021bc:	d019      	beq.n	80021f2 <HAL_ADC_ConfigChannel+0x242>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021be:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 80021c0:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80021c4:	4284      	cmp	r4, r0
 80021c6:	d00f      	beq.n	80021e8 <HAL_ADC_ConfigChannel+0x238>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80021c8:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 80021ca:	f000 40f8 	and.w	r0, r0, #2080374784	@ 0x7c000000
 80021ce:	4284      	cmp	r4, r0
 80021d0:	f47f af3a 	bne.w	8002048 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80021d4:	6ed0      	ldr	r0, [r2, #108]	@ 0x6c
 80021d6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80021da:	66d0      	str	r0, [r2, #108]	@ 0x6c
 80021dc:	e734      	b.n	8002048 <HAL_ADC_ConfigChannel+0x98>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80021de:	6e10      	ldr	r0, [r2, #96]	@ 0x60
 80021e0:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80021e4:	6610      	str	r0, [r2, #96]	@ 0x60
 80021e6:	e7e5      	b.n	80021b4 <HAL_ADC_ConfigChannel+0x204>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80021e8:	6e90      	ldr	r0, [r2, #104]	@ 0x68
 80021ea:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80021ee:	6690      	str	r0, [r2, #104]	@ 0x68
 80021f0:	e7ea      	b.n	80021c8 <HAL_ADC_ConfigChannel+0x218>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80021f2:	6e50      	ldr	r0, [r2, #100]	@ 0x64
 80021f4:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80021f8:	6650      	str	r0, [r2, #100]	@ 0x64
 80021fa:	e7e0      	b.n	80021be <HAL_ADC_ConfigChannel+0x20e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80021fc:	4949      	ldr	r1, [pc, #292]	@ (8002324 <HAL_ADC_ConfigChannel+0x374>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021fe:	4a41      	ldr	r2, [pc, #260]	@ (8002304 <HAL_ADC_ConfigChannel+0x354>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002200:	6889      	ldr	r1, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002202:	6892      	ldr	r2, [r2, #8]
 8002204:	f012 0f01 	tst.w	r2, #1
 8002208:	4a45      	ldr	r2, [pc, #276]	@ (8002320 <HAL_ADC_ConfigChannel+0x370>)
 800220a:	6892      	ldr	r2, [r2, #8]
 800220c:	f47f aee1 	bne.w	8001fd2 <HAL_ADC_ConfigChannel+0x22>
 8002210:	07d2      	lsls	r2, r2, #31
 8002212:	f53f aede 	bmi.w	8001fd2 <HAL_ADC_ConfigChannel+0x22>
 8002216:	e758      	b.n	80020ca <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002218:	4943      	ldr	r1, [pc, #268]	@ (8002328 <HAL_ADC_ConfigChannel+0x378>)
 800221a:	428c      	cmp	r4, r1
 800221c:	d058      	beq.n	80022d0 <HAL_ADC_ConfigChannel+0x320>
 800221e:	4943      	ldr	r1, [pc, #268]	@ (800232c <HAL_ADC_ConfigChannel+0x37c>)
 8002220:	428c      	cmp	r4, r1
 8002222:	d057      	beq.n	80022d4 <HAL_ADC_ConfigChannel+0x324>
 8002224:	4942      	ldr	r1, [pc, #264]	@ (8002330 <HAL_ADC_ConfigChannel+0x380>)
 8002226:	428c      	cmp	r4, r1
 8002228:	f000 80b5 	beq.w	8002396 <HAL_ADC_ConfigChannel+0x3e6>
 800222c:	4941      	ldr	r1, [pc, #260]	@ (8002334 <HAL_ADC_ConfigChannel+0x384>)
 800222e:	428c      	cmp	r4, r1
 8002230:	f000 80b3 	beq.w	800239a <HAL_ADC_ConfigChannel+0x3ea>
 8002234:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 8002238:	3110      	adds	r1, #16
 800223a:	428c      	cmp	r4, r1
 800223c:	f000 80af 	beq.w	800239e <HAL_ADC_ConfigChannel+0x3ee>
 8002240:	493d      	ldr	r1, [pc, #244]	@ (8002338 <HAL_ADC_ConfigChannel+0x388>)
 8002242:	428c      	cmp	r4, r1
 8002244:	f000 80ad 	beq.w	80023a2 <HAL_ADC_ConfigChannel+0x3f2>
 8002248:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 800224c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8002250:	428c      	cmp	r4, r1
 8002252:	f000 80a8 	beq.w	80023a6 <HAL_ADC_ConfigChannel+0x3f6>
 8002256:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 800225a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800225e:	428c      	cmp	r4, r1
 8002260:	f000 80a3 	beq.w	80023aa <HAL_ADC_ConfigChannel+0x3fa>
 8002264:	4935      	ldr	r1, [pc, #212]	@ (800233c <HAL_ADC_ConfigChannel+0x38c>)
 8002266:	428c      	cmp	r4, r1
 8002268:	d195      	bne.n	8002196 <HAL_ADC_ConfigChannel+0x1e6>
 800226a:	4935      	ldr	r1, [pc, #212]	@ (8002340 <HAL_ADC_ConfigChannel+0x390>)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226c:	fa91 f1a1 	rbit	r1, r1
  if (value == 0U)
 8002270:	2900      	cmp	r1, #0
 8002272:	d031      	beq.n	80022d8 <HAL_ADC_ConfigChannel+0x328>
  return __builtin_clz(value);
 8002274:	fab1 f181 	clz	r1, r1
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8002278:	2001      	movs	r0, #1
 800227a:	fa00 f101 	lsl.w	r1, r0, r1
 800227e:	69d0      	ldr	r0, [r2, #28]
 8002280:	4301      	orrs	r1, r0
 8002282:	61d1      	str	r1, [r2, #28]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002284:	e721      	b.n	80020ca <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002286:	4928      	ldr	r1, [pc, #160]	@ (8002328 <HAL_ADC_ConfigChannel+0x378>)
 8002288:	428c      	cmp	r4, r1
 800228a:	d021      	beq.n	80022d0 <HAL_ADC_ConfigChannel+0x320>
 800228c:	4927      	ldr	r1, [pc, #156]	@ (800232c <HAL_ADC_ConfigChannel+0x37c>)
 800228e:	428c      	cmp	r4, r1
 8002290:	d020      	beq.n	80022d4 <HAL_ADC_ConfigChannel+0x324>
 8002292:	4927      	ldr	r1, [pc, #156]	@ (8002330 <HAL_ADC_ConfigChannel+0x380>)
 8002294:	428c      	cmp	r4, r1
 8002296:	d07e      	beq.n	8002396 <HAL_ADC_ConfigChannel+0x3e6>
 8002298:	4926      	ldr	r1, [pc, #152]	@ (8002334 <HAL_ADC_ConfigChannel+0x384>)
 800229a:	428c      	cmp	r4, r1
 800229c:	d07d      	beq.n	800239a <HAL_ADC_ConfigChannel+0x3ea>
 800229e:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 80022a2:	3110      	adds	r1, #16
 80022a4:	428c      	cmp	r4, r1
 80022a6:	d07a      	beq.n	800239e <HAL_ADC_ConfigChannel+0x3ee>
 80022a8:	4923      	ldr	r1, [pc, #140]	@ (8002338 <HAL_ADC_ConfigChannel+0x388>)
 80022aa:	428c      	cmp	r4, r1
 80022ac:	d079      	beq.n	80023a2 <HAL_ADC_ConfigChannel+0x3f2>
 80022ae:	f101 2104 	add.w	r1, r1, #67109888	@ 0x4000400
 80022b2:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 80022b6:	428c      	cmp	r4, r1
 80022b8:	d075      	beq.n	80023a6 <HAL_ADC_ConfigChannel+0x3f6>
 80022ba:	f101 6186 	add.w	r1, r1, #70254592	@ 0x4300000
 80022be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80022c2:	428c      	cmp	r4, r1
 80022c4:	d071      	beq.n	80023aa <HAL_ADC_ConfigChannel+0x3fa>
 80022c6:	491f      	ldr	r1, [pc, #124]	@ (8002344 <HAL_ADC_ConfigChannel+0x394>)
 80022c8:	428c      	cmp	r4, r1
 80022ca:	d1cb      	bne.n	8002264 <HAL_ADC_ConfigChannel+0x2b4>
 80022cc:	491e      	ldr	r1, [pc, #120]	@ (8002348 <HAL_ADC_ConfigChannel+0x398>)
 80022ce:	e7cd      	b.n	800226c <HAL_ADC_ConfigChannel+0x2bc>
 80022d0:	2101      	movs	r1, #1
 80022d2:	e7cb      	b.n	800226c <HAL_ADC_ConfigChannel+0x2bc>
 80022d4:	491d      	ldr	r1, [pc, #116]	@ (800234c <HAL_ADC_ConfigChannel+0x39c>)
 80022d6:	e7c9      	b.n	800226c <HAL_ADC_ConfigChannel+0x2bc>
 80022d8:	2101      	movs	r1, #1
 80022da:	e7d0      	b.n	800227e <HAL_ADC_ConfigChannel+0x2ce>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80022dc:	01f5      	lsls	r5, r6, #7
 80022de:	f53f aef4 	bmi.w	80020ca <HAL_ADC_ConfigChannel+0x11a>
 80022e2:	428a      	cmp	r2, r1
 80022e4:	f47f aef1 	bne.w	80020ca <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80022e8:	6882      	ldr	r2, [r0, #8]
 80022ea:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 80022ee:	ea42 020c 	orr.w	r2, r2, ip
 80022f2:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80022f6:	6082      	str	r2, [r0, #8]
}
 80022f8:	e6e7      	b.n	80020ca <HAL_ADC_ConfigChannel+0x11a>
 80022fa:	bf00      	nop
 80022fc:	000fffff 	.word	0x000fffff
 8002300:	47ff0000 	.word	0x47ff0000
 8002304:	40022000 	.word	0x40022000
 8002308:	58026300 	.word	0x58026300
 800230c:	58026000 	.word	0x58026000
 8002310:	cb840000 	.word	0xcb840000
 8002314:	c7520000 	.word	0xc7520000
 8002318:	cfb80000 	.word	0xcfb80000
 800231c:	5c001000 	.word	0x5c001000
 8002320:	40022100 	.word	0x40022100
 8002324:	40022300 	.word	0x40022300
 8002328:	04300002 	.word	0x04300002
 800232c:	08600004 	.word	0x08600004
 8002330:	0c900008 	.word	0x0c900008
 8002334:	10c00010 	.word	0x10c00010
 8002338:	2a000400 	.word	0x2a000400
 800233c:	4b840000 	.word	0x4b840000
 8002340:	4fb80000 	.word	0x4fb80000
 8002344:	43210000 	.word	0x43210000
 8002348:	47520000 	.word	0x47520000
 800234c:	19200040 	.word	0x19200040
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002350:	0236      	lsls	r6, r6, #8
 8002352:	f53f aeba 	bmi.w	80020ca <HAL_ADC_ConfigChannel+0x11a>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002356:	428a      	cmp	r2, r1
 8002358:	f47f aeb7 	bne.w	80020ca <HAL_ADC_ConfigChannel+0x11a>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800235c:	6882      	ldr	r2, [r0, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800235e:	4914      	ldr	r1, [pc, #80]	@ (80023b0 <HAL_ADC_ConfigChannel+0x400>)
 8002360:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8002364:	ea42 020c 	orr.w	r2, r2, ip
 8002368:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800236c:	6082      	str	r2, [r0, #8]
 800236e:	680a      	ldr	r2, [r1, #0]
 8002370:	4910      	ldr	r1, [pc, #64]	@ (80023b4 <HAL_ADC_ConfigChannel+0x404>)
 8002372:	0992      	lsrs	r2, r2, #6
 8002374:	fba1 1202 	umull	r1, r2, r1, r2
 8002378:	0992      	lsrs	r2, r2, #6
 800237a:	3201      	adds	r2, #1
 800237c:	0052      	lsls	r2, r2, #1
 800237e:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8002380:	9a01      	ldr	r2, [sp, #4]
 8002382:	2a00      	cmp	r2, #0
 8002384:	f43f aea1 	beq.w	80020ca <HAL_ADC_ConfigChannel+0x11a>
                wait_loop_index--;
 8002388:	9a01      	ldr	r2, [sp, #4]
 800238a:	3a01      	subs	r2, #1
 800238c:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 800238e:	9a01      	ldr	r2, [sp, #4]
 8002390:	2a00      	cmp	r2, #0
 8002392:	d1f9      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x3d8>
 8002394:	e699      	b.n	80020ca <HAL_ADC_ConfigChannel+0x11a>
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002396:	4908      	ldr	r1, [pc, #32]	@ (80023b8 <HAL_ADC_ConfigChannel+0x408>)
 8002398:	e768      	b.n	800226c <HAL_ADC_ConfigChannel+0x2bc>
 800239a:	4908      	ldr	r1, [pc, #32]	@ (80023bc <HAL_ADC_ConfigChannel+0x40c>)
 800239c:	e766      	b.n	800226c <HAL_ADC_ConfigChannel+0x2bc>
 800239e:	4908      	ldr	r1, [pc, #32]	@ (80023c0 <HAL_ADC_ConfigChannel+0x410>)
 80023a0:	e764      	b.n	800226c <HAL_ADC_ConfigChannel+0x2bc>
 80023a2:	4908      	ldr	r1, [pc, #32]	@ (80023c4 <HAL_ADC_ConfigChannel+0x414>)
 80023a4:	e762      	b.n	800226c <HAL_ADC_ConfigChannel+0x2bc>
 80023a6:	4908      	ldr	r1, [pc, #32]	@ (80023c8 <HAL_ADC_ConfigChannel+0x418>)
 80023a8:	e760      	b.n	800226c <HAL_ADC_ConfigChannel+0x2bc>
 80023aa:	4908      	ldr	r1, [pc, #32]	@ (80023cc <HAL_ADC_ConfigChannel+0x41c>)
 80023ac:	e75e      	b.n	800226c <HAL_ADC_ConfigChannel+0x2bc>
 80023ae:	bf00      	nop
 80023b0:	24000004 	.word	0x24000004
 80023b4:	053e2d63 	.word	0x053e2d63
 80023b8:	1d500080 	.word	0x1d500080
 80023bc:	21800100 	.word	0x21800100
 80023c0:	25b00200 	.word	0x25b00200
 80023c4:	2e300800 	.word	0x2e300800
 80023c8:	32601000 	.word	0x32601000
 80023cc:	36902000 	.word	0x36902000

080023d0 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023d0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	07d1      	lsls	r1, r2, #31
 80023d6:	d501      	bpl.n	80023dc <ADC_Enable+0xc>
  return HAL_OK;
 80023d8:	2000      	movs	r0, #0
}
 80023da:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80023dc:	6899      	ldr	r1, [r3, #8]
 80023de:	4a23      	ldr	r2, [pc, #140]	@ (800246c <ADC_Enable+0x9c>)
 80023e0:	4211      	tst	r1, r2
{
 80023e2:	b570      	push	{r4, r5, r6, lr}
 80023e4:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80023e6:	d12f      	bne.n	8002448 <ADC_Enable+0x78>
  MODIFY_REG(ADCx->CR,
 80023e8:	6899      	ldr	r1, [r3, #8]
 80023ea:	4a21      	ldr	r2, [pc, #132]	@ (8002470 <ADC_Enable+0xa0>)
 80023ec:	400a      	ands	r2, r1
 80023ee:	f042 0201 	orr.w	r2, r2, #1
 80023f2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 80023f4:	f7ff fc46 	bl	8001c84 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023f8:	6823      	ldr	r3, [r4, #0]
 80023fa:	4a1e      	ldr	r2, [pc, #120]	@ (8002474 <ADC_Enable+0xa4>)
    tickstart = HAL_GetTick();
 80023fc:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80023fe:	4293      	cmp	r3, r2
 8002400:	d02c      	beq.n	800245c <ADC_Enable+0x8c>
 8002402:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8002406:	4293      	cmp	r3, r2
 8002408:	d028      	beq.n	800245c <ADC_Enable+0x8c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800240a:	f102 52c0 	add.w	r2, r2, #402653184	@ 0x18000000
 800240e:	f502 4284 	add.w	r2, r2, #16896	@ 0x4200
 8002412:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	07d2      	lsls	r2, r2, #31
 8002418:	d414      	bmi.n	8002444 <ADC_Enable+0x74>
  MODIFY_REG(ADCx->CR,
 800241a:	4e15      	ldr	r6, [pc, #84]	@ (8002470 <ADC_Enable+0xa0>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	07d0      	lsls	r0, r2, #31
 8002420:	d404      	bmi.n	800242c <ADC_Enable+0x5c>
  MODIFY_REG(ADCx->CR,
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	4032      	ands	r2, r6
 8002426:	f042 0201 	orr.w	r2, r2, #1
 800242a:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800242c:	f7ff fc2a 	bl	8001c84 <HAL_GetTick>
 8002430:	1b43      	subs	r3, r0, r5
 8002432:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002434:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002436:	d902      	bls.n	800243e <ADC_Enable+0x6e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	07d1      	lsls	r1, r2, #31
 800243c:	d504      	bpl.n	8002448 <ADC_Enable+0x78>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	07d2      	lsls	r2, r2, #31
 8002442:	d5eb      	bpl.n	800241c <ADC_Enable+0x4c>
  return HAL_OK;
 8002444:	2000      	movs	r0, #0
}
 8002446:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002448:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 800244a:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800244c:	f043 0310 	orr.w	r3, r3, #16
 8002450:	6563      	str	r3, [r4, #84]	@ 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002452:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 800245a:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800245c:	4a06      	ldr	r2, [pc, #24]	@ (8002478 <ADC_Enable+0xa8>)
 800245e:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002460:	06d6      	lsls	r6, r2, #27
 8002462:	d0d7      	beq.n	8002414 <ADC_Enable+0x44>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002464:	4a05      	ldr	r2, [pc, #20]	@ (800247c <ADC_Enable+0xac>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002466:	4293      	cmp	r3, r2
 8002468:	d1d4      	bne.n	8002414 <ADC_Enable+0x44>
 800246a:	e7eb      	b.n	8002444 <ADC_Enable+0x74>
 800246c:	8000003f 	.word	0x8000003f
 8002470:	7fffffc0 	.word	0x7fffffc0
 8002474:	40022000 	.word	0x40022000
 8002478:	40022300 	.word	0x40022300
 800247c:	40022100 	.word	0x40022100

08002480 <HAL_ADC_Start_DMA>:
{
 8002480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002484:	4b3b      	ldr	r3, [pc, #236]	@ (8002574 <HAL_ADC_Start_DMA+0xf4>)
{
 8002486:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002488:	6800      	ldr	r0, [r0, #0]
{
 800248a:	460e      	mov	r6, r1
 800248c:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800248e:	4298      	cmp	r0, r3
 8002490:	d01c      	beq.n	80024cc <HAL_ADC_Start_DMA+0x4c>
 8002492:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002496:	4298      	cmp	r0, r3
 8002498:	d018      	beq.n	80024cc <HAL_ADC_Start_DMA+0x4c>
 800249a:	4b37      	ldr	r3, [pc, #220]	@ (8002578 <HAL_ADC_Start_DMA+0xf8>)
 800249c:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800249e:	6885      	ldr	r5, [r0, #8]
 80024a0:	f015 0504 	ands.w	r5, r5, #4
 80024a4:	d118      	bne.n	80024d8 <HAL_ADC_Start_DMA+0x58>
    __HAL_LOCK(hadc);
 80024a6:	f894 2050 	ldrb.w	r2, [r4, #80]	@ 0x50
 80024aa:	2a01      	cmp	r2, #1
 80024ac:	d014      	beq.n	80024d8 <HAL_ADC_Start_DMA+0x58>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80024ae:	f003 081f 	and.w	r8, r3, #31
 80024b2:	f240 2321 	movw	r3, #545	@ 0x221
 80024b6:	2001      	movs	r0, #1
 80024b8:	fa23 f308 	lsr.w	r3, r3, r8
 80024bc:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024c0:	4003      	ands	r3, r0
 80024c2:	d10c      	bne.n	80024de <HAL_ADC_Start_DMA+0x5e>
      __HAL_UNLOCK(hadc);
 80024c4:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 80024c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024cc:	4b2b      	ldr	r3, [pc, #172]	@ (800257c <HAL_ADC_Start_DMA+0xfc>)
 80024ce:	689b      	ldr	r3, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024d0:	6885      	ldr	r5, [r0, #8]
 80024d2:	f015 0504 	ands.w	r5, r5, #4
 80024d6:	d0e6      	beq.n	80024a6 <HAL_ADC_Start_DMA+0x26>
    __HAL_LOCK(hadc);
 80024d8:	2002      	movs	r0, #2
}
 80024da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80024de:	4620      	mov	r0, r4
 80024e0:	f7ff ff76 	bl	80023d0 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80024e4:	2800      	cmp	r0, #0
 80024e6:	d140      	bne.n	800256a <HAL_ADC_Start_DMA+0xea>
        ADC_STATE_CLR_SET(hadc->State,
 80024e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80024ea:	4b25      	ldr	r3, [pc, #148]	@ (8002580 <HAL_ADC_Start_DMA+0x100>)
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024ec:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 80024ee:	4013      	ands	r3, r2
 80024f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024f4:	6563      	str	r3, [r4, #84]	@ 0x54
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024f6:	f1b8 0f00 	cmp.w	r8, #0
 80024fa:	d002      	beq.n	8002502 <HAL_ADC_Start_DMA+0x82>
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80024fc:	4b21      	ldr	r3, [pc, #132]	@ (8002584 <HAL_ADC_Start_DMA+0x104>)
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80024fe:	4299      	cmp	r1, r3
 8002500:	d003      	beq.n	800250a <HAL_ADC_Start_DMA+0x8a>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002502:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8002504:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002508:	6563      	str	r3, [r4, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800250a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800250c:	f413 5380 	ands.w	r3, r3, #4096	@ 0x1000
 8002510:	d02e      	beq.n	8002570 <HAL_ADC_Start_DMA+0xf0>
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002512:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002514:	f023 0306 	bic.w	r3, r3, #6
 8002518:	65a3      	str	r3, [r4, #88]	@ 0x58
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800251a:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800251c:	4632      	mov	r2, r6
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800251e:	4d1a      	ldr	r5, [pc, #104]	@ (8002588 <HAL_ADC_Start_DMA+0x108>)
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002520:	463b      	mov	r3, r7
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8002522:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002524:	3140      	adds	r1, #64	@ 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002526:	63c5      	str	r5, [r0, #60]	@ 0x3c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002528:	4d18      	ldr	r5, [pc, #96]	@ (800258c <HAL_ADC_Start_DMA+0x10c>)
 800252a:	6405      	str	r5, [r0, #64]	@ 0x40
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800252c:	4d18      	ldr	r5, [pc, #96]	@ (8002590 <HAL_ADC_Start_DMA+0x110>)
 800252e:	64c5      	str	r5, [r0, #76]	@ 0x4c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002530:	251c      	movs	r5, #28
 8002532:	f841 5c40 	str.w	r5, [r1, #-64]
        __HAL_UNLOCK(hadc);
 8002536:	2500      	movs	r5, #0
 8002538:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800253c:	f851 5c3c 	ldr.w	r5, [r1, #-60]
 8002540:	f045 0510 	orr.w	r5, r5, #16
 8002544:	f841 5c3c 	str.w	r5, [r1, #-60]
 8002548:	f851 5c34 	ldr.w	r5, [r1, #-52]
 800254c:	f025 0503 	bic.w	r5, r5, #3
 8002550:	4335      	orrs	r5, r6
 8002552:	f841 5c34 	str.w	r5, [r1, #-52]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002556:	f001 f8bb 	bl	80036d0 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 800255a:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 800255c:	4b0d      	ldr	r3, [pc, #52]	@ (8002594 <HAL_ADC_Start_DMA+0x114>)
 800255e:	6891      	ldr	r1, [r2, #8]
 8002560:	400b      	ands	r3, r1
 8002562:	f043 0304 	orr.w	r3, r3, #4
 8002566:	6093      	str	r3, [r2, #8]
}
 8002568:	e7b7      	b.n	80024da <HAL_ADC_Start_DMA+0x5a>
        __HAL_UNLOCK(hadc);
 800256a:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 800256e:	e7b4      	b.n	80024da <HAL_ADC_Start_DMA+0x5a>
          ADC_CLEAR_ERRORCODE(hadc);
 8002570:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002572:	e7d2      	b.n	800251a <HAL_ADC_Start_DMA+0x9a>
 8002574:	40022000 	.word	0x40022000
 8002578:	58026300 	.word	0x58026300
 800257c:	40022300 	.word	0x40022300
 8002580:	fffff0fe 	.word	0xfffff0fe
 8002584:	40022100 	.word	0x40022100
 8002588:	08001f29 	.word	0x08001f29
 800258c:	08001c9d 	.word	0x08001c9d
 8002590:	08001f95 	.word	0x08001f95
 8002594:	7fffffc0 	.word	0x7fffffc0

08002598 <ADC_Disable>:
{
 8002598:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800259a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	0795      	lsls	r5, r2, #30
 80025a0:	d502      	bpl.n	80025a8 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025a2:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 80025a4:	2000      	movs	r0, #0
}
 80025a6:	bd38      	pop	{r3, r4, r5, pc}
 80025a8:	689a      	ldr	r2, [r3, #8]
 80025aa:	07d4      	lsls	r4, r2, #31
 80025ac:	d5fa      	bpl.n	80025a4 <ADC_Disable+0xc>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	4604      	mov	r4, r0
 80025b2:	f002 020d 	and.w	r2, r2, #13
 80025b6:	2a01      	cmp	r2, #1
 80025b8:	d009      	beq.n	80025ce <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ba:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      return HAL_ERROR;
 80025bc:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025be:	f043 0310 	orr.w	r3, r3, #16
 80025c2:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025c4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	65a3      	str	r3, [r4, #88]	@ 0x58
}
 80025cc:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 80025ce:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80025d0:	2103      	movs	r1, #3
 80025d2:	4a0d      	ldr	r2, [pc, #52]	@ (8002608 <ADC_Disable+0x70>)
 80025d4:	4002      	ands	r2, r0
 80025d6:	f042 0202 	orr.w	r2, r2, #2
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 80025de:	f7ff fb51 	bl	8001c84 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025e2:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80025e4:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	07d9      	lsls	r1, r3, #31
 80025ea:	d403      	bmi.n	80025f4 <ADC_Disable+0x5c>
 80025ec:	e7da      	b.n	80025a4 <ADC_Disable+0xc>
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	07db      	lsls	r3, r3, #31
 80025f2:	d5d7      	bpl.n	80025a4 <ADC_Disable+0xc>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80025f4:	f7ff fb46 	bl	8001c84 <HAL_GetTick>
 80025f8:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80025fa:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80025fc:	2802      	cmp	r0, #2
 80025fe:	d9f6      	bls.n	80025ee <ADC_Disable+0x56>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002600:	689a      	ldr	r2, [r3, #8]
 8002602:	07d2      	lsls	r2, r2, #31
 8002604:	d5f3      	bpl.n	80025ee <ADC_Disable+0x56>
 8002606:	e7d8      	b.n	80025ba <ADC_Disable+0x22>
 8002608:	7fffffc0 	.word	0x7fffffc0

0800260c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 800260c:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800260e:	4a4f      	ldr	r2, [pc, #316]	@ (800274c <ADC_ConfigureBoostMode+0x140>)
{
 8002610:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002612:	6803      	ldr	r3, [r0, #0]
 8002614:	4293      	cmp	r3, r2
 8002616:	d024      	beq.n	8002662 <ADC_ConfigureBoostMode+0x56>
 8002618:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 800261c:	4293      	cmp	r3, r2
 800261e:	d020      	beq.n	8002662 <ADC_ConfigureBoostMode+0x56>
 8002620:	4b4b      	ldr	r3, [pc, #300]	@ (8002750 <ADC_ConfigureBoostMode+0x144>)
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 8002628:	d020      	beq.n	800266c <ADC_ConfigureBoostMode+0x60>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800262a:	f002 fce3 	bl	8004ff4 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 800262e:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8002630:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8002632:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002636:	d06d      	beq.n	8002714 <ADC_ConfigureBoostMode+0x108>
 8002638:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800263c:	d072      	beq.n	8002724 <ADC_ConfigureBoostMode+0x118>
 800263e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002642:	d067      	beq.n	8002714 <ADC_ConfigureBoostMode+0x108>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002644:	f7ff fb24 	bl	8001c90 <HAL_GetREVID>
 8002648:	f241 0303 	movw	r3, #4099	@ 0x1003
 800264c:	4298      	cmp	r0, r3
 800264e:	d82d      	bhi.n	80026ac <ADC_ConfigureBoostMode+0xa0>
  {
    if (freq > 20000000UL)
 8002650:	4a40      	ldr	r2, [pc, #256]	@ (8002754 <ADC_ConfigureBoostMode+0x148>)
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002652:	6823      	ldr	r3, [r4, #0]
    if (freq > 20000000UL)
 8002654:	4295      	cmp	r5, r2
 8002656:	d947      	bls.n	80026e8 <ADC_ConfigureBoostMode+0xdc>
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800265e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002660:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002662:	4b3d      	ldr	r3, [pc, #244]	@ (8002758 <ADC_ConfigureBoostMode+0x14c>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f413 3f40 	tst.w	r3, #196608	@ 0x30000
 800266a:	d1de      	bne.n	800262a <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 800266c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002670:	2100      	movs	r1, #0
 8002672:	f003 ff39 	bl	80064e8 <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8002676:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002678:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 800267a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800267e:	d04d      	beq.n	800271c <ADC_ConfigureBoostMode+0x110>
 8002680:	d825      	bhi.n	80026ce <ADC_ConfigureBoostMode+0xc2>
 8002682:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002686:	d04b      	beq.n	8002720 <ADC_ConfigureBoostMode+0x114>
 8002688:	d84e      	bhi.n	8002728 <ADC_ConfigureBoostMode+0x11c>
 800268a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800268e:	d008      	beq.n	80026a2 <ADC_ConfigureBoostMode+0x96>
 8002690:	d855      	bhi.n	800273e <ADC_ConfigureBoostMode+0x132>
 8002692:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002696:	d004      	beq.n	80026a2 <ADC_ConfigureBoostMode+0x96>
 8002698:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800269c:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 80026a0:	d1d0      	bne.n	8002644 <ADC_ConfigureBoostMode+0x38>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80026a2:	0c9b      	lsrs	r3, r3, #18
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 80026aa:	e7cb      	b.n	8002644 <ADC_ConfigureBoostMode+0x38>
    if (freq <= 6250000UL)
 80026ac:	4a2b      	ldr	r2, [pc, #172]	@ (800275c <ADC_ConfigureBoostMode+0x150>)
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80026ae:	6823      	ldr	r3, [r4, #0]
    if (freq <= 6250000UL)
 80026b0:	4295      	cmp	r5, r2
 80026b2:	d923      	bls.n	80026fc <ADC_ConfigureBoostMode+0xf0>
    else if (freq <= 12500000UL)
 80026b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002760 <ADC_ConfigureBoostMode+0x154>)
 80026b6:	4295      	cmp	r5, r2
 80026b8:	d925      	bls.n	8002706 <ADC_ConfigureBoostMode+0xfa>
    else if (freq <= 25000000UL)
 80026ba:	4a2a      	ldr	r2, [pc, #168]	@ (8002764 <ADC_ConfigureBoostMode+0x158>)
 80026bc:	4295      	cmp	r5, r2
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80026be:	689a      	ldr	r2, [r3, #8]
    else if (freq <= 25000000UL)
 80026c0:	d839      	bhi.n	8002736 <ADC_ConfigureBoostMode+0x12a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80026c2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80026c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ca:	609a      	str	r2, [r3, #8]
}
 80026cc:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 80026ce:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80026d2:	d02e      	beq.n	8002732 <ADC_ConfigureBoostMode+0x126>
 80026d4:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80026d8:	d1b4      	bne.n	8002644 <ADC_ConfigureBoostMode+0x38>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80026da:	f7ff fad9 	bl	8001c90 <HAL_GetREVID>
 80026de:	f241 0303 	movw	r3, #4099	@ 0x1003
 80026e2:	4298      	cmp	r0, r3
 80026e4:	d805      	bhi.n	80026f2 <ADC_ConfigureBoostMode+0xe6>
 80026e6:	6823      	ldr	r3, [r4, #0]
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80026e8:	689a      	ldr	r2, [r3, #8]
 80026ea:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80026ee:	609a      	str	r2, [r3, #8]
}
 80026f0:	bd38      	pop	{r3, r4, r5, pc}
    if (freq <= 6250000UL)
 80026f2:	4b1a      	ldr	r3, [pc, #104]	@ (800275c <ADC_ConfigureBoostMode+0x150>)
 80026f4:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 80026f8:	6823      	ldr	r3, [r4, #0]
 80026fa:	d304      	bcc.n	8002706 <ADC_ConfigureBoostMode+0xfa>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002702:	609a      	str	r2, [r3, #8]
}
 8002704:	bd38      	pop	{r3, r4, r5, pc}
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800270c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002710:	609a      	str	r2, [r3, #8]
}
 8002712:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002714:	0c1b      	lsrs	r3, r3, #16
 8002716:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 800271a:	e793      	b.n	8002644 <ADC_ConfigureBoostMode+0x38>
        freq /= 64UL;
 800271c:	0985      	lsrs	r5, r0, #6
        break;
 800271e:	e791      	b.n	8002644 <ADC_ConfigureBoostMode+0x38>
        freq /= 16UL;
 8002720:	0905      	lsrs	r5, r0, #4
        break;
 8002722:	e78f      	b.n	8002644 <ADC_ConfigureBoostMode+0x38>
        freq /= 4UL;
 8002724:	0885      	lsrs	r5, r0, #2
        break;
 8002726:	e78d      	b.n	8002644 <ADC_ConfigureBoostMode+0x38>
    switch (hadc->Init.ClockPrescaler)
 8002728:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800272c:	d18a      	bne.n	8002644 <ADC_ConfigureBoostMode+0x38>
        freq /= 32UL;
 800272e:	0945      	lsrs	r5, r0, #5
        break;
 8002730:	e788      	b.n	8002644 <ADC_ConfigureBoostMode+0x38>
        freq /= 128UL;
 8002732:	09c5      	lsrs	r5, r0, #7
        break;
 8002734:	e786      	b.n	8002644 <ADC_ConfigureBoostMode+0x38>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002736:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800273a:	609a      	str	r2, [r3, #8]
}
 800273c:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 800273e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002742:	d0ae      	beq.n	80026a2 <ADC_ConfigureBoostMode+0x96>
 8002744:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002748:	d0ab      	beq.n	80026a2 <ADC_ConfigureBoostMode+0x96>
 800274a:	e77b      	b.n	8002644 <ADC_ConfigureBoostMode+0x38>
 800274c:	40022000 	.word	0x40022000
 8002750:	58026300 	.word	0x58026300
 8002754:	01312d00 	.word	0x01312d00
 8002758:	40022300 	.word	0x40022300
 800275c:	00bebc21 	.word	0x00bebc21
 8002760:	017d7841 	.word	0x017d7841
 8002764:	02faf081 	.word	0x02faf081

08002768 <HAL_ADC_Init>:
{
 8002768:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 800276a:	2300      	movs	r3, #0
{
 800276c:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 800276e:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8002770:	2800      	cmp	r0, #0
 8002772:	f000 80a9 	beq.w	80028c8 <HAL_ADC_Init+0x160>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002776:	6d45      	ldr	r5, [r0, #84]	@ 0x54
 8002778:	4604      	mov	r4, r0
 800277a:	2d00      	cmp	r5, #0
 800277c:	f000 80aa 	beq.w	80028d4 <HAL_ADC_Init+0x16c>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002780:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002782:	6893      	ldr	r3, [r2, #8]
 8002784:	009d      	lsls	r5, r3, #2
 8002786:	d503      	bpl.n	8002790 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002788:	6891      	ldr	r1, [r2, #8]
 800278a:	4b71      	ldr	r3, [pc, #452]	@ (8002950 <HAL_ADC_Init+0x1e8>)
 800278c:	400b      	ands	r3, r1
 800278e:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002790:	6893      	ldr	r3, [r2, #8]
 8002792:	00d8      	lsls	r0, r3, #3
 8002794:	d416      	bmi.n	80027c4 <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002796:	4b6f      	ldr	r3, [pc, #444]	@ (8002954 <HAL_ADC_Init+0x1ec>)
 8002798:	496f      	ldr	r1, [pc, #444]	@ (8002958 <HAL_ADC_Init+0x1f0>)
 800279a:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 800279c:	6890      	ldr	r0, [r2, #8]
 800279e:	099b      	lsrs	r3, r3, #6
 80027a0:	fba1 1303 	umull	r1, r3, r1, r3
 80027a4:	496d      	ldr	r1, [pc, #436]	@ (800295c <HAL_ADC_Init+0x1f4>)
 80027a6:	099b      	lsrs	r3, r3, #6
 80027a8:	4001      	ands	r1, r0
 80027aa:	3301      	adds	r3, #1
 80027ac:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80027b0:	6091      	str	r1, [r2, #8]
 80027b2:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80027b4:	9b01      	ldr	r3, [sp, #4]
 80027b6:	b12b      	cbz	r3, 80027c4 <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 80027b8:	9b01      	ldr	r3, [sp, #4]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80027be:	9b01      	ldr	r3, [sp, #4]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1f9      	bne.n	80027b8 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80027c4:	6893      	ldr	r3, [r2, #8]
 80027c6:	00d9      	lsls	r1, r3, #3
 80027c8:	f100 8082 	bmi.w	80028d0 <HAL_ADC_Init+0x168>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027cc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 80027ce:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027d0:	f043 0310 	orr.w	r3, r3, #16
 80027d4:	6563      	str	r3, [r4, #84]	@ 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80027d8:	432b      	orrs	r3, r5
 80027da:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027dc:	6893      	ldr	r3, [r2, #8]
 80027de:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80027e2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80027e4:	d16c      	bne.n	80028c0 <HAL_ADC_Init+0x158>
 80027e6:	06db      	lsls	r3, r3, #27
 80027e8:	d46a      	bmi.n	80028c0 <HAL_ADC_Init+0x158>
    ADC_STATE_CLR_SET(hadc->State,
 80027ea:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80027ec:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80027f0:	f043 0302 	orr.w	r3, r3, #2
 80027f4:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80027f6:	6893      	ldr	r3, [r2, #8]
 80027f8:	07de      	lsls	r6, r3, #31
 80027fa:	d40c      	bmi.n	8002816 <HAL_ADC_Init+0xae>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027fc:	4b58      	ldr	r3, [pc, #352]	@ (8002960 <HAL_ADC_Init+0x1f8>)
 80027fe:	429a      	cmp	r2, r3
 8002800:	f000 8081 	beq.w	8002906 <HAL_ADC_Init+0x19e>
 8002804:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002808:	429a      	cmp	r2, r3
 800280a:	d07c      	beq.n	8002906 <HAL_ADC_Init+0x19e>
 800280c:	4b55      	ldr	r3, [pc, #340]	@ (8002964 <HAL_ADC_Init+0x1fc>)
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	07d9      	lsls	r1, r3, #31
 8002812:	f140 808a 	bpl.w	800292a <HAL_ADC_Init+0x1c2>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002816:	f7ff fa3b 	bl	8001c90 <HAL_GetREVID>
 800281a:	f241 0303 	movw	r3, #4099	@ 0x1003
 800281e:	68a1      	ldr	r1, [r4, #8]
 8002820:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002822:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8002824:	d85c      	bhi.n	80028e0 <HAL_ADC_Init+0x178>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002826:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800282a:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800282c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800282e:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8002832:	4302      	orrs	r2, r0
 8002834:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002836:	2b01      	cmp	r3, #1
 8002838:	d103      	bne.n	8002842 <HAL_ADC_Init+0xda>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800283a:	6a23      	ldr	r3, [r4, #32]
 800283c:	3b01      	subs	r3, #1
 800283e:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002842:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002844:	b123      	cbz	r3, 8002850 <HAL_ADC_Init+0xe8>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002846:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800284a:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800284c:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800284e:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002850:	6823      	ldr	r3, [r4, #0]
 8002852:	4945      	ldr	r1, [pc, #276]	@ (8002968 <HAL_ADC_Init+0x200>)
 8002854:	68d8      	ldr	r0, [r3, #12]
 8002856:	4001      	ands	r1, r0
 8002858:	4311      	orrs	r1, r2
 800285a:	60d9      	str	r1, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800285c:	689a      	ldr	r2, [r3, #8]
 800285e:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002862:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002864:	d11c      	bne.n	80028a0 <HAL_ADC_Init+0x138>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002866:	0712      	lsls	r2, r2, #28
 8002868:	d41a      	bmi.n	80028a0 <HAL_ADC_Init+0x138>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800286a:	68d8      	ldr	r0, [r3, #12]
 800286c:	4a3f      	ldr	r2, [pc, #252]	@ (800296c <HAL_ADC_Init+0x204>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800286e:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002870:	4002      	ands	r2, r0
 8002872:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 8002876:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002878:	430a      	orrs	r2, r1
 800287a:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 800287c:	f894 2038 	ldrb.w	r2, [r4, #56]	@ 0x38
 8002880:	2a01      	cmp	r2, #1
 8002882:	d054      	beq.n	800292e <HAL_ADC_Init+0x1c6>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002884:	691a      	ldr	r2, [r3, #16]
 8002886:	f022 0201 	bic.w	r2, r2, #1
 800288a:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800288c:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800288e:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002890:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002892:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002896:	430a      	orrs	r2, r1
 8002898:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 800289a:	f7ff feb7 	bl	800260c <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800289e:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80028a0:	68e2      	ldr	r2, [r4, #12]
 80028a2:	2a01      	cmp	r2, #1
 80028a4:	d027      	beq.n	80028f6 <HAL_ADC_Init+0x18e>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028a8:	f022 020f 	bic.w	r2, r2, #15
 80028ac:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028ae:	6d63      	ldr	r3, [r4, #84]	@ 0x54
}
 80028b0:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028b2:	f023 0303 	bic.w	r3, r3, #3
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	6563      	str	r3, [r4, #84]	@ 0x54
}
 80028bc:	b002      	add	sp, #8
 80028be:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028c0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80028c2:	f043 0310 	orr.w	r3, r3, #16
 80028c6:	6563      	str	r3, [r4, #84]	@ 0x54
    return HAL_ERROR;
 80028c8:	2501      	movs	r5, #1
}
 80028ca:	4628      	mov	r0, r5
 80028cc:	b002      	add	sp, #8
 80028ce:	bd70      	pop	{r4, r5, r6, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d0:	2500      	movs	r5, #0
 80028d2:	e783      	b.n	80027dc <HAL_ADC_Init+0x74>
    HAL_ADC_MspInit(hadc);
 80028d4:	f7fe ff64 	bl	80017a0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80028d8:	65a5      	str	r5, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 80028da:	f884 5050 	strb.w	r5, [r4, #80]	@ 0x50
 80028de:	e74f      	b.n	8002780 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80028e0:	2910      	cmp	r1, #16
 80028e2:	d1a0      	bne.n	8002826 <HAL_ADC_Init+0xbe>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80028e4:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80028e6:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80028e8:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 80028ec:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80028ee:	430a      	orrs	r2, r1
 80028f0:	f042 021c 	orr.w	r2, r2, #28
 80028f4:	e79f      	b.n	8002836 <HAL_ADC_Init+0xce>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028f6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028f8:	69a2      	ldr	r2, [r4, #24]
 80028fa:	f021 010f 	bic.w	r1, r1, #15
 80028fe:	3a01      	subs	r2, #1
 8002900:	430a      	orrs	r2, r1
 8002902:	631a      	str	r2, [r3, #48]	@ 0x30
 8002904:	e7d3      	b.n	80028ae <HAL_ADC_Init+0x146>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002906:	4b16      	ldr	r3, [pc, #88]	@ (8002960 <HAL_ADC_Init+0x1f8>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f013 0f01 	tst.w	r3, #1
 800290e:	4b18      	ldr	r3, [pc, #96]	@ (8002970 <HAL_ADC_Init+0x208>)
 8002910:	689b      	ldr	r3, [r3, #8]
 8002912:	d180      	bne.n	8002816 <HAL_ADC_Init+0xae>
 8002914:	07d8      	lsls	r0, r3, #31
 8002916:	f53f af7e 	bmi.w	8002816 <HAL_ADC_Init+0xae>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800291a:	4a16      	ldr	r2, [pc, #88]	@ (8002974 <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800291c:	6893      	ldr	r3, [r2, #8]
 800291e:	6861      	ldr	r1, [r4, #4]
 8002920:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8002924:	430b      	orrs	r3, r1
 8002926:	6093      	str	r3, [r2, #8]
}
 8002928:	e775      	b.n	8002816 <HAL_ADC_Init+0xae>
 800292a:	4a13      	ldr	r2, [pc, #76]	@ (8002978 <HAL_ADC_Init+0x210>)
 800292c:	e7f6      	b.n	800291c <HAL_ADC_Init+0x1b4>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800292e:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	@ 0x3c
 8002932:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8002934:	3901      	subs	r1, #1
 8002936:	6918      	ldr	r0, [r3, #16]
 8002938:	4332      	orrs	r2, r6
 800293a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800293e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002940:	430a      	orrs	r2, r1
 8002942:	490e      	ldr	r1, [pc, #56]	@ (800297c <HAL_ADC_Init+0x214>)
 8002944:	4001      	ands	r1, r0
 8002946:	430a      	orrs	r2, r1
 8002948:	f042 0201 	orr.w	r2, r2, #1
 800294c:	611a      	str	r2, [r3, #16]
 800294e:	e79d      	b.n	800288c <HAL_ADC_Init+0x124>
 8002950:	5fffffc0 	.word	0x5fffffc0
 8002954:	24000004 	.word	0x24000004
 8002958:	053e2d63 	.word	0x053e2d63
 800295c:	6fffffc0 	.word	0x6fffffc0
 8002960:	40022000 	.word	0x40022000
 8002964:	58026000 	.word	0x58026000
 8002968:	fff0c003 	.word	0xfff0c003
 800296c:	ffffbffc 	.word	0xffffbffc
 8002970:	40022100 	.word	0x40022100
 8002974:	40022300 	.word	0x40022300
 8002978:	58026300 	.word	0x58026300
 800297c:	fc00f81e 	.word	0xfc00f81e

08002980 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8002980:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002982:	2300      	movs	r3, #0
{
 8002984:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 8002986:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002988:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 800298c:	2b01      	cmp	r3, #1
 800298e:	d040      	beq.n	8002a12 <HAL_ADCEx_Calibration_Start+0x92>
 8002990:	2301      	movs	r3, #1
 8002992:	4604      	mov	r4, r0
 8002994:	460e      	mov	r6, r1
 8002996:	4615      	mov	r5, r2
 8002998:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800299c:	f7ff fdfc 	bl	8002598 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80029a0:	b9e8      	cbnz	r0, 80029de <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029a2:	6d67      	ldr	r7, [r4, #84]	@ 0x54
  MODIFY_REG(ADCx->CR,
 80029a4:	f005 4280 	and.w	r2, r5, #1073741824	@ 0x40000000
 80029a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a18 <HAL_ADCEx_Calibration_Start+0x98>)
 80029aa:	f406 3180 	and.w	r1, r6, #65536	@ 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80029ae:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80029b0:	403b      	ands	r3, r7
 80029b2:	f043 0302 	orr.w	r3, r3, #2
 80029b6:	6563      	str	r3, [r4, #84]	@ 0x54
 80029b8:	4b18      	ldr	r3, [pc, #96]	@ (8002a1c <HAL_ADCEx_Calibration_Start+0x9c>)
 80029ba:	68ae      	ldr	r6, [r5, #8]
 80029bc:	4033      	ands	r3, r6
 80029be:	4313      	orrs	r3, r2
 80029c0:	430b      	orrs	r3, r1
 80029c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029c6:	60ab      	str	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80029c8:	68ab      	ldr	r3, [r5, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80029ca:	4a15      	ldr	r2, [pc, #84]	@ (8002a20 <HAL_ADCEx_Calibration_Start+0xa0>)
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	db0f      	blt.n	80029f0 <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029d0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80029d2:	f023 0303 	bic.w	r3, r3, #3
 80029d6:	f043 0301 	orr.w	r3, r3, #1
 80029da:	6563      	str	r3, [r4, #84]	@ 0x54
 80029dc:	e003      	b.n	80029e6 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029de:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80029e0:	f043 0310 	orr.w	r3, r3, #16
 80029e4:	6563      	str	r3, [r4, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80029e6:	2300      	movs	r3, #0
 80029e8:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
}
 80029ec:	b003      	add	sp, #12
 80029ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 80029f0:	9b01      	ldr	r3, [sp, #4]
 80029f2:	3301      	adds	r3, #1
 80029f4:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80029f6:	9b01      	ldr	r3, [sp, #4]
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d3e5      	bcc.n	80029c8 <HAL_ADCEx_Calibration_Start+0x48>
        ADC_STATE_CLR_SET(hadc->State,
 80029fc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
        __HAL_UNLOCK(hadc);
 80029fe:	2200      	movs	r2, #0
        return HAL_ERROR;
 8002a00:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8002a02:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8002a06:	f884 2050 	strb.w	r2, [r4, #80]	@ 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8002a0a:	f043 0310 	orr.w	r3, r3, #16
 8002a0e:	6563      	str	r3, [r4, #84]	@ 0x54
        return HAL_ERROR;
 8002a10:	e7ec      	b.n	80029ec <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 8002a12:	2002      	movs	r0, #2
}
 8002a14:	b003      	add	sp, #12
 8002a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a18:	ffffeefd 	.word	0xffffeefd
 8002a1c:	3ffeffc0 	.word	0x3ffeffc0
 8002a20:	25c3f800 	.word	0x25c3f800

08002a24 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop

08002a28 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            and if a new injected context is set when queue is full (maximum 2
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop

08002a2c <HAL_ADCEx_LevelOutOfWindow2Callback>:
/**
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
 8002a2c:	4770      	bx	lr
 8002a2e:	bf00      	nop

08002a30 <HAL_ADCEx_LevelOutOfWindow3Callback>:
/**
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop

08002a34 <HAL_ADCEx_EndOfSamplingCallback>:
/**
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop

08002a38 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a38:	f890 2050 	ldrb.w	r2, [r0, #80]	@ 0x50
 8002a3c:	2a01      	cmp	r2, #1
 8002a3e:	d035      	beq.n	8002aac <HAL_ADCEx_MultiModeConfigChannel+0x74>
 8002a40:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002a42:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8002a44:	2001      	movs	r0, #1
{
 8002a46:	b4f0      	push	{r4, r5, r6, r7}
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a48:	4d28      	ldr	r5, [pc, #160]	@ (8002aec <HAL_ADCEx_MultiModeConfigChannel+0xb4>)
{
 8002a4a:	b09a      	sub	sp, #104	@ 0x68
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a4c:	681c      	ldr	r4, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002a4e:	9216      	str	r2, [sp, #88]	@ 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a50:	42ac      	cmp	r4, r5
  __HAL_LOCK(hadc);
 8002a52:	f883 0050 	strb.w	r0, [r3, #80]	@ 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002a56:	9217      	str	r2, [sp, #92]	@ 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002a58:	d008      	beq.n	8002a6c <HAL_ADCEx_MultiModeConfigChannel+0x34>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a5a:	6d59      	ldr	r1, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a60:	f041 0120 	orr.w	r1, r1, #32
 8002a64:	6559      	str	r1, [r3, #84]	@ 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 8002a66:	b01a      	add	sp, #104	@ 0x68
 8002a68:	bcf0      	pop	{r4, r5, r6, r7}
 8002a6a:	4770      	bx	lr
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002a6c:	4a20      	ldr	r2, [pc, #128]	@ (8002af0 <HAL_ADCEx_MultiModeConfigChannel+0xb8>)
 8002a6e:	6890      	ldr	r0, [r2, #8]
 8002a70:	0740      	lsls	r0, r0, #29
 8002a72:	d50b      	bpl.n	8002a8c <HAL_ADCEx_MultiModeConfigChannel+0x54>
 8002a74:	68a2      	ldr	r2, [r4, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a76:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
    tmp_hal_status = HAL_ERROR;
 8002a78:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a7a:	f042 0220 	orr.w	r2, r2, #32
 8002a7e:	655a      	str	r2, [r3, #84]	@ 0x54
  __HAL_UNLOCK(hadc);
 8002a80:	2200      	movs	r2, #0
 8002a82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
}
 8002a86:	b01a      	add	sp, #104	@ 0x68
 8002a88:	bcf0      	pop	{r4, r5, r6, r7}
 8002a8a:	4770      	bx	lr
 8002a8c:	68a0      	ldr	r0, [r4, #8]
 8002a8e:	0745      	lsls	r5, r0, #29
 8002a90:	d4f1      	bmi.n	8002a76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a92:	6808      	ldr	r0, [r1, #0]
 8002a94:	b9a0      	cbnz	r0, 8002ac0 <HAL_ADCEx_MultiModeConfigChannel+0x88>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8002a96:	4917      	ldr	r1, [pc, #92]	@ (8002af4 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 8002a98:	6888      	ldr	r0, [r1, #8]
 8002a9a:	f420 4040 	bic.w	r0, r0, #49152	@ 0xc000
 8002a9e:	6088      	str	r0, [r1, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002aa0:	68a0      	ldr	r0, [r4, #8]
 8002aa2:	07c0      	lsls	r0, r0, #31
 8002aa4:	d504      	bpl.n	8002ab0 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 8002aa6:	6892      	ldr	r2, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	e7e9      	b.n	8002a80 <HAL_ADCEx_MultiModeConfigChannel+0x48>
  __HAL_LOCK(hadc);
 8002aac:	2002      	movs	r0, #2
}
 8002aae:	4770      	bx	lr
 8002ab0:	6892      	ldr	r2, [r2, #8]
 8002ab2:	07d5      	lsls	r5, r2, #31
 8002ab4:	d4f8      	bmi.n	8002aa8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002ab6:	6888      	ldr	r0, [r1, #8]
 8002ab8:	4a0f      	ldr	r2, [pc, #60]	@ (8002af8 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8002aba:	4002      	ands	r2, r0
 8002abc:	608a      	str	r2, [r1, #8]
 8002abe:	e7f3      	b.n	8002aa8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002ac0:	4e0c      	ldr	r6, [pc, #48]	@ (8002af4 <HAL_ADCEx_MultiModeConfigChannel+0xbc>)
 8002ac2:	684f      	ldr	r7, [r1, #4]
 8002ac4:	68b5      	ldr	r5, [r6, #8]
 8002ac6:	f425 4540 	bic.w	r5, r5, #49152	@ 0xc000
 8002aca:	433d      	orrs	r5, r7
 8002acc:	60b5      	str	r5, [r6, #8]
 8002ace:	68a4      	ldr	r4, [r4, #8]
 8002ad0:	07e4      	lsls	r4, r4, #31
 8002ad2:	d4e8      	bmi.n	8002aa6 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002ad4:	6892      	ldr	r2, [r2, #8]
 8002ad6:	07d7      	lsls	r7, r2, #31
 8002ad8:	d4e6      	bmi.n	8002aa8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
        MODIFY_REG(tmpADC_Common->CCR,
 8002ada:	688a      	ldr	r2, [r1, #8]
 8002adc:	68b4      	ldr	r4, [r6, #8]
 8002ade:	4310      	orrs	r0, r2
 8002ae0:	4a05      	ldr	r2, [pc, #20]	@ (8002af8 <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
 8002ae2:	4022      	ands	r2, r4
 8002ae4:	4310      	orrs	r0, r2
 8002ae6:	60b0      	str	r0, [r6, #8]
 8002ae8:	e7de      	b.n	8002aa8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
 8002aea:	bf00      	nop
 8002aec:	40022000 	.word	0x40022000
 8002af0:	40022100 	.word	0x40022100
 8002af4:	40022300 	.word	0x40022300
 8002af8:	fffff0e0 	.word	0xfffff0e0

08002afc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002afc:	4906      	ldr	r1, [pc, #24]	@ (8002b18 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002afe:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b02:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8002b04:	4b05      	ldr	r3, [pc, #20]	@ (8002b1c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b06:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b08:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b0c:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b10:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8002b12:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002b14:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002b16:	4770      	bx	lr
 8002b18:	e000ed00 	.word	0xe000ed00
 8002b1c:	05fa0000 	.word	0x05fa0000

08002b20 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b20:	4b1a      	ldr	r3, [pc, #104]	@ (8002b8c <HAL_NVIC_SetPriority+0x6c>)
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b28:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b2a:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b2e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b32:	f1be 0f04 	cmp.w	lr, #4
 8002b36:	bf28      	it	cs
 8002b38:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b3c:	f1bc 0f06 	cmp.w	ip, #6
 8002b40:	d91a      	bls.n	8002b78 <HAL_NVIC_SetPriority+0x58>
 8002b42:	f1a3 0c03 	sub.w	ip, r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b46:	f04f 33ff 	mov.w	r3, #4294967295
 8002b4a:	fa03 f30c 	lsl.w	r3, r3, ip
 8002b4e:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b52:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8002b56:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b58:	fa03 f30e 	lsl.w	r3, r3, lr
 8002b5c:	ea21 0303 	bic.w	r3, r1, r3
 8002b60:	fa03 f30c 	lsl.w	r3, r3, ip
 8002b64:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b68:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002b6c:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8002b6e:	db06      	blt.n	8002b7e <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b70:	4a07      	ldr	r2, [pc, #28]	@ (8002b90 <HAL_NVIC_SetPriority+0x70>)
 8002b72:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002b74:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b78:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b7a:	4694      	mov	ip, r2
 8002b7c:	e7e9      	b.n	8002b52 <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b7e:	f000 000f 	and.w	r0, r0, #15
 8002b82:	4a04      	ldr	r2, [pc, #16]	@ (8002b94 <HAL_NVIC_SetPriority+0x74>)
 8002b84:	5413      	strb	r3, [r2, r0]
 8002b86:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b8a:	bf00      	nop
 8002b8c:	e000ed00 	.word	0xe000ed00
 8002b90:	e000e400 	.word	0xe000e400
 8002b94:	e000ed14 	.word	0xe000ed14

08002b98 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002b98:	2800      	cmp	r0, #0
 8002b9a:	db07      	blt.n	8002bac <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	f000 011f 	and.w	r1, r0, #31
 8002ba2:	4a03      	ldr	r2, [pc, #12]	@ (8002bb0 <HAL_NVIC_EnableIRQ+0x18>)
 8002ba4:	0940      	lsrs	r0, r0, #5
 8002ba6:	408b      	lsls	r3, r1
 8002ba8:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	e000e100 	.word	0xe000e100

08002bb4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bb4:	1e43      	subs	r3, r0, #1
 8002bb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bba:	d301      	bcc.n	8002bc0 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bbc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002bbe:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bc0:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bc4:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bc6:	4905      	ldr	r1, [pc, #20]	@ (8002bdc <HAL_SYSTICK_Config+0x28>)
 8002bc8:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bcc:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bce:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd0:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bd4:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bd6:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bd8:	4770      	bx	lr
 8002bda:	bf00      	nop
 8002bdc:	e000ed00 	.word	0xe000ed00

08002be0 <HAL_MPU_Disable>:
  __ASM volatile ("dmb 0xF":::"memory");
 8002be0:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002be4:	4b04      	ldr	r3, [pc, #16]	@ (8002bf8 <HAL_MPU_Disable+0x18>)

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002be6:	2100      	movs	r1, #0
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002be8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002bea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002bee:	625a      	str	r2, [r3, #36]	@ 0x24
  MPU->CTRL = 0;
 8002bf0:	f8c3 1094 	str.w	r1, [r3, #148]	@ 0x94
}
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002bfc:	4b06      	ldr	r3, [pc, #24]	@ (8002c18 <HAL_MPU_Enable+0x1c>)
 8002bfe:	f040 0001 	orr.w	r0, r0, #1
 8002c02:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002c06:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c08:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002c0c:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002c0e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002c12:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002c16:	4770      	bx	lr
 8002c18:	e000ed00 	.word	0xe000ed00

08002c1c <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002c1c:	4a16      	ldr	r2, [pc, #88]	@ (8002c78 <HAL_MPU_ConfigRegion+0x5c>)
 8002c1e:	7843      	ldrb	r3, [r0, #1]
 8002c20:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002c24:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8002c28:	f023 0301 	bic.w	r3, r3, #1
 8002c2c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002c30:	6843      	ldr	r3, [r0, #4]
 8002c32:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c36:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c38:	f890 c00c 	ldrb.w	ip, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c3c:	061b      	lsls	r3, r3, #24
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002c3e:	7801      	ldrb	r1, [r0, #0]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c40:	ea43 730c 	orr.w	r3, r3, ip, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002c44:	f890 c00a 	ldrb.w	ip, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c48:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002c4a:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c4c:	ea43 43cc 	orr.w	r3, r3, ip, lsl #19
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002c50:	f890 c00e 	ldrb.w	ip, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c54:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002c58:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c5a:	ea43 434c 	orr.w	r3, r3, ip, lsl #17
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002c5e:	f890 c009 	ldrb.w	ip, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002c66:	7a01      	ldrb	r1, [r0, #8]
 8002c68:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8002c6c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c70:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	e000ed00 	.word	0xe000ed00

08002c7c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002c7c:	b188      	cbz	r0, 8002ca2 <HAL_DAC_Init+0x26>
{
 8002c7e:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002c80:	7903      	ldrb	r3, [r0, #4]
 8002c82:	4604      	mov	r4, r0
 8002c84:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002c88:	b13b      	cbz	r3, 8002c9a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002c8a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8002c8c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002c8e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002c90:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8002c92:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002c94:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8002c96:	7122      	strb	r2, [r4, #4]
}
 8002c98:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8002c9a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8002c9c:	f7fe fdfa 	bl	8001894 <HAL_DAC_MspInit>
 8002ca0:	e7f3      	b.n	8002c8a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8002ca2:	2001      	movs	r0, #1
}
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop

08002ca8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002caa:	9f06      	ldr	r7, [sp, #24]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002cac:	2800      	cmp	r0, #0
 8002cae:	d05e      	beq.n	8002d6e <HAL_DAC_Start_DMA+0xc6>
 8002cb0:	460e      	mov	r6, r1
 8002cb2:	4611      	mov	r1, r2
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002cb4:	7942      	ldrb	r2, [r0, #5]
 8002cb6:	4604      	mov	r4, r0
 8002cb8:	2a01      	cmp	r2, #1
 8002cba:	d060      	beq.n	8002d7e <HAL_DAC_Start_DMA+0xd6>
 8002cbc:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002cbe:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hdac);
 8002cc0:	7142      	strb	r2, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	7102      	strb	r2, [r0, #4]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002cc6:	682a      	ldr	r2, [r5, #0]
  if (Channel == DAC_CHANNEL_1)
 8002cc8:	bb3e      	cbnz	r6, 8002d1a <HAL_DAC_Start_DMA+0x72>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002cca:	6880      	ldr	r0, [r0, #8]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002ccc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8002cd0:	f8df c0b0 	ldr.w	ip, [pc, #176]	@ 8002d84 <HAL_DAC_Start_DMA+0xdc>
 8002cd4:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8002cd8:	f8df c0ac 	ldr.w	ip, [pc, #172]	@ 8002d88 <HAL_DAC_Start_DMA+0xe0>
 8002cdc:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002ce0:	f8df c0a8 	ldr.w	ip, [pc, #168]	@ 8002d8c <HAL_DAC_Start_DMA+0xe4>
 8002ce4:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002ce8:	602a      	str	r2, [r5, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002cea:	2f00      	cmp	r7, #0
 8002cec:	d044      	beq.n	8002d78 <HAL_DAC_Start_DMA+0xd0>
 8002cee:	2f04      	cmp	r7, #4
 8002cf0:	d137      	bne.n	8002d62 <HAL_DAC_Start_DMA+0xba>
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
        break;
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002cf2:	f105 020c 	add.w	r2, r5, #12
  }

  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002cf6:	682f      	ldr	r7, [r5, #0]
 8002cf8:	f447 5700 	orr.w	r7, r7, #8192	@ 0x2000
 8002cfc:	602f      	str	r7, [r5, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002cfe:	f000 fce7 	bl	80036d0 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002d02:	2300      	movs	r3, #0
 8002d04:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8002d06:	bb38      	cbnz	r0, 8002d58 <HAL_DAC_Start_DMA+0xb0>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002d08:	6822      	ldr	r2, [r4, #0]
 8002d0a:	f006 0110 	and.w	r1, r6, #16
 8002d0e:	2301      	movs	r3, #1
 8002d10:	6814      	ldr	r4, [r2, #0]
 8002d12:	408b      	lsls	r3, r1
 8002d14:	4323      	orrs	r3, r4
 8002d16:	6013      	str	r3, [r2, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 8002d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002d1a:	68c0      	ldr	r0, [r0, #12]
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002d1c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002d20:	f8df c06c 	ldr.w	ip, [pc, #108]	@ 8002d90 <HAL_DAC_Start_DMA+0xe8>
 8002d24:	f8c0 c03c 	str.w	ip, [r0, #60]	@ 0x3c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002d28:	f8df c068 	ldr.w	ip, [pc, #104]	@ 8002d94 <HAL_DAC_Start_DMA+0xec>
 8002d2c:	f8c0 c040 	str.w	ip, [r0, #64]	@ 0x40
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002d30:	f8df c064 	ldr.w	ip, [pc, #100]	@ 8002d98 <HAL_DAC_Start_DMA+0xf0>
 8002d34:	f8c0 c04c 	str.w	ip, [r0, #76]	@ 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002d38:	602a      	str	r2, [r5, #0]
    switch (Alignment)
 8002d3a:	b1d7      	cbz	r7, 8002d72 <HAL_DAC_Start_DMA+0xca>
 8002d3c:	2f04      	cmp	r7, #4
 8002d3e:	d113      	bne.n	8002d68 <HAL_DAC_Start_DMA+0xc0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002d40:	f105 0218 	add.w	r2, r5, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002d44:	682f      	ldr	r7, [r5, #0]
 8002d46:	f047 5700 	orr.w	r7, r7, #536870912	@ 0x20000000
 8002d4a:	602f      	str	r7, [r5, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002d4c:	f000 fcc0 	bl	80036d0 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8002d50:	2300      	movs	r3, #0
 8002d52:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8002d54:	2800      	cmp	r0, #0
 8002d56:	d0d7      	beq.n	8002d08 <HAL_DAC_Start_DMA+0x60>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002d58:	6923      	ldr	r3, [r4, #16]
 8002d5a:	f043 0304 	orr.w	r3, r3, #4
 8002d5e:	6123      	str	r3, [r4, #16]
}
 8002d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002d62:	f105 0210 	add.w	r2, r5, #16
  if (Channel == DAC_CHANNEL_1)
 8002d66:	e7c6      	b.n	8002cf6 <HAL_DAC_Start_DMA+0x4e>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002d68:	f105 021c 	add.w	r2, r5, #28
  if (Channel == DAC_CHANNEL_1)
 8002d6c:	e7ea      	b.n	8002d44 <HAL_DAC_Start_DMA+0x9c>
    return HAL_ERROR;
 8002d6e:	2001      	movs	r0, #1
}
 8002d70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002d72:	f105 0214 	add.w	r2, r5, #20
  if (Channel == DAC_CHANNEL_1)
 8002d76:	e7e5      	b.n	8002d44 <HAL_DAC_Start_DMA+0x9c>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002d78:	f105 0208 	add.w	r2, r5, #8
  if (Channel == DAC_CHANNEL_1)
 8002d7c:	e7bb      	b.n	8002cf6 <HAL_DAC_Start_DMA+0x4e>
  __HAL_LOCK(hdac);
 8002d7e:	2002      	movs	r0, #2
}
 8002d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d82:	bf00      	nop
 8002d84:	08002da1 	.word	0x08002da1
 8002d88:	08002db5 	.word	0x08002db5
 8002d8c:	08002dc5 	.word	0x08002dc5
 8002d90:	08002f9d 	.word	0x08002f9d
 8002d94:	08002fb1 	.word	0x08002fb1
 8002d98:	08002fc1 	.word	0x08002fc1

08002d9c <HAL_DAC_ConvCpltCallbackCh1>:
  * @brief  Conversion complete callback in non-blocking mode for Channel1
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop

08002da0 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002da0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002da2:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002da4:	4620      	mov	r0, r4
 8002da6:	f7ff fff9 	bl	8002d9c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002daa:	2301      	movs	r3, #1
 8002dac:	7123      	strb	r3, [r4, #4]
}
 8002dae:	bd10      	pop	{r4, pc}

08002db0 <HAL_DAC_ConvHalfCpltCallbackCh1>:
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
 8002db0:	4770      	bx	lr
 8002db2:	bf00      	nop

08002db4 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002db4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8002db6:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002db8:	f7ff fffa 	bl	8002db0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002dbc:	bd08      	pop	{r3, pc}
 8002dbe:	bf00      	nop

08002dc0 <HAL_DAC_ErrorCallbackCh1>:
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop

08002dc4 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002dc4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dc6:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002dc8:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002dca:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002dcc:	f043 0304 	orr.w	r3, r3, #4
 8002dd0:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002dd2:	f7ff fff5 	bl	8002dc0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	7123      	strb	r3, [r4, #4]
}
 8002dda:	bd10      	pop	{r4, pc}

08002ddc <HAL_DAC_DMAUnderrunCallbackCh1>:
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop

08002de0 <HAL_DAC_IRQHandler>:
  uint32_t itsource = hdac->Instance->CR;
 8002de0:	6803      	ldr	r3, [r0, #0]
{
 8002de2:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = hdac->Instance->CR;
 8002de4:	681d      	ldr	r5, [r3, #0]
{
 8002de6:	4604      	mov	r4, r0
  uint32_t itflag   = hdac->Instance->SR;
 8002de8:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8002dea:	04aa      	lsls	r2, r5, #18
 8002dec:	d501      	bpl.n	8002df2 <HAL_DAC_IRQHandler+0x12>
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8002dee:	04b1      	lsls	r1, r6, #18
 8002df0:	d417      	bmi.n	8002e22 <HAL_DAC_IRQHandler+0x42>
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8002df2:	00aa      	lsls	r2, r5, #2
 8002df4:	d501      	bpl.n	8002dfa <HAL_DAC_IRQHandler+0x1a>
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8002df6:	00b3      	lsls	r3, r6, #2
 8002df8:	d400      	bmi.n	8002dfc <HAL_DAC_IRQHandler+0x1c>
}
 8002dfa:	bd70      	pop	{r4, r5, r6, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8002dfc:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002dfe:	6823      	ldr	r3, [r4, #0]
 8002e00:	f04f 5100 	mov.w	r1, #536870912	@ 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002e04:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8002e06:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002e08:	6922      	ldr	r2, [r4, #16]
 8002e0a:	f042 0202 	orr.w	r2, r2, #2
 8002e0e:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002e10:	6359      	str	r1, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
}
 8002e18:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002e1c:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002e1e:	f000 b8db 	b.w	8002fd8 <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8002e22:	2204      	movs	r2, #4
 8002e24:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002e26:	6902      	ldr	r2, [r0, #16]
 8002e28:	f042 0201 	orr.w	r2, r2, #1
 8002e2c:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002e2e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e32:	635a      	str	r2, [r3, #52]	@ 0x34
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002e3a:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002e3c:	f7ff ffce 	bl	8002ddc <HAL_DAC_DMAUnderrunCallbackCh1>
 8002e40:	e7d7      	b.n	8002df2 <HAL_DAC_IRQHandler+0x12>
 8002e42:	bf00      	nop

08002e44 <HAL_DAC_ConfigChannel>:
  if ((hdac == NULL) || (sConfig == NULL))
 8002e44:	2800      	cmp	r0, #0
 8002e46:	f000 8086 	beq.w	8002f56 <HAL_DAC_ConfigChannel+0x112>
{
 8002e4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e4e:	460d      	mov	r5, r1
  if ((hdac == NULL) || (sConfig == NULL))
 8002e50:	2900      	cmp	r1, #0
 8002e52:	d04d      	beq.n	8002ef0 <HAL_DAC_ConfigChannel+0xac>
  __HAL_LOCK(hdac);
 8002e54:	7943      	ldrb	r3, [r0, #5]
 8002e56:	4604      	mov	r4, r0
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8002e58:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d079      	beq.n	8002f52 <HAL_DAC_ConfigChannel+0x10e>
 8002e5e:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002e60:	2904      	cmp	r1, #4
 8002e62:	4616      	mov	r6, r2
  __HAL_LOCK(hdac);
 8002e64:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e66:	f04f 0302 	mov.w	r3, #2
 8002e6a:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002e6c:	d043      	beq.n	8002ef6 <HAL_DAC_ConfigChannel+0xb2>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002e6e:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 8002e72:	6803      	ldr	r3, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002e74:	6928      	ldr	r0, [r5, #16]
 8002e76:	2801      	cmp	r0, #1
 8002e78:	d108      	bne.n	8002e8c <HAL_DAC_ConfigChannel+0x48>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002e7a:	201f      	movs	r0, #31
    tmpreg1 = hdac->Instance->CCR;
 8002e7c:	6b9e      	ldr	r6, [r3, #56]	@ 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002e7e:	4090      	lsls	r0, r2
 8002e80:	ea26 0600 	bic.w	r6, r6, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002e84:	6968      	ldr	r0, [r5, #20]
 8002e86:	4090      	lsls	r0, r2
 8002e88:	4330      	orrs	r0, r6
    hdac->Instance->CCR = tmpreg1;
 8002e8a:	6398      	str	r0, [r3, #56]	@ 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002e8c:	2007      	movs	r0, #7
  tmpreg1 = hdac->Instance->MCR;
 8002e8e:	6bde      	ldr	r6, [r3, #60]	@ 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002e90:	4090      	lsls	r0, r2
 8002e92:	ea26 0600 	bic.w	r6, r6, r0
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002e96:	e9d5 7002 	ldrd	r7, r0, [r5, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8002e9a:	2801      	cmp	r0, #1
 8002e9c:	d055      	beq.n	8002f4a <HAL_DAC_ConfigChannel+0x106>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8002e9e:	2802      	cmp	r0, #2
 8002ea0:	d055      	beq.n	8002f4e <HAL_DAC_ConfigChannel+0x10a>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8002ea2:	fab7 f087 	clz	r0, r7
 8002ea6:	0940      	lsrs	r0, r0, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002ea8:	4339      	orrs	r1, r7
 8002eaa:	4301      	orrs	r1, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002eac:	6868      	ldr	r0, [r5, #4]
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002eae:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002eb2:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002eb4:	4090      	lsls	r0, r2
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002eb6:	4095      	lsls	r5, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002eb8:	4331      	orrs	r1, r6
  hdac->State = HAL_DAC_STATE_READY;
 8002eba:	2601      	movs	r6, #1
  hdac->Instance->MCR = tmpreg1;
 8002ebc:	63d9      	str	r1, [r3, #60]	@ 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002ebe:	6819      	ldr	r1, [r3, #0]
 8002ec0:	ea21 0105 	bic.w	r1, r1, r5
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002ec4:	f640 75fe 	movw	r5, #4094	@ 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002ec8:	6019      	str	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002eca:	4095      	lsls	r5, r2
  tmpreg1 = hdac->Instance->CR;
 8002ecc:	6819      	ldr	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002ece:	ea21 0105 	bic.w	r1, r1, r5
  __HAL_UNLOCK(hdac);
 8002ed2:	2500      	movs	r5, #0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002ed4:	4301      	orrs	r1, r0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002ed6:	20c0      	movs	r0, #192	@ 0xc0
  hdac->Instance->CR = tmpreg1;
 8002ed8:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002eda:	fa00 f102 	lsl.w	r1, r0, r2
 8002ede:	681a      	ldr	r2, [r3, #0]
  return status;
 8002ee0:	4628      	mov	r0, r5
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002ee2:	ea22 0201 	bic.w	r2, r2, r1
 8002ee6:	601a      	str	r2, [r3, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8002ee8:	7126      	strb	r6, [r4, #4]
  __HAL_UNLOCK(hdac);
 8002eea:	7165      	strb	r5, [r4, #5]
}
 8002eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 8002ef0:	2001      	movs	r0, #1
}
 8002ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tickstart = HAL_GetTick();
 8002ef6:	f7fe fec5 	bl	8001c84 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002efa:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8002efc:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8002efe:	b9be      	cbnz	r6, 8002f30 <HAL_DAC_ConfigChannel+0xec>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002f00:	f8df 8090 	ldr.w	r8, [pc, #144]	@ 8002f94 <HAL_DAC_ConfigChannel+0x150>
 8002f04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f06:	ea12 0f08 	tst.w	r2, r8
 8002f0a:	d026      	beq.n	8002f5a <HAL_DAC_ConfigChannel+0x116>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002f0c:	f7fe feba 	bl	8001c84 <HAL_GetTick>
 8002f10:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002f12:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002f14:	2801      	cmp	r0, #1
 8002f16:	d9f5      	bls.n	8002f04 <HAL_DAC_ConfigChannel+0xc0>
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002f18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f1a:	ea12 0f08 	tst.w	r2, r8
 8002f1e:	d0f1      	beq.n	8002f04 <HAL_DAC_ConfigChannel+0xc0>
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002f20:	6923      	ldr	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002f22:	2203      	movs	r2, #3
            return HAL_TIMEOUT;
 8002f24:	2003      	movs	r0, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002f26:	f043 0308 	orr.w	r3, r3, #8
 8002f2a:	6123      	str	r3, [r4, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002f2c:	7122      	strb	r2, [r4, #4]
            return HAL_TIMEOUT;
 8002f2e:	e7dd      	b.n	8002eec <HAL_DAC_ConfigChannel+0xa8>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002f30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f32:	2a00      	cmp	r2, #0
 8002f34:	da2a      	bge.n	8002f8c <HAL_DAC_ConfigChannel+0x148>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002f36:	f7fe fea5 	bl	8001c84 <HAL_GetTick>
 8002f3a:	1bc0      	subs	r0, r0, r7
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002f3c:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002f3e:	2801      	cmp	r0, #1
 8002f40:	d9f6      	bls.n	8002f30 <HAL_DAC_ConfigChannel+0xec>
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002f42:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f44:	2a00      	cmp	r2, #0
 8002f46:	daf3      	bge.n	8002f30 <HAL_DAC_ConfigChannel+0xec>
 8002f48:	e7ea      	b.n	8002f20 <HAL_DAC_ConfigChannel+0xdc>
    connectOnChip = 0x00000000UL;
 8002f4a:	2000      	movs	r0, #0
 8002f4c:	e7ac      	b.n	8002ea8 <HAL_DAC_ConfigChannel+0x64>
    connectOnChip = DAC_MCR_MODE1_0;
 8002f4e:	2001      	movs	r0, #1
 8002f50:	e7aa      	b.n	8002ea8 <HAL_DAC_ConfigChannel+0x64>
  __HAL_LOCK(hdac);
 8002f52:	2002      	movs	r0, #2
 8002f54:	e7ca      	b.n	8002eec <HAL_DAC_ConfigChannel+0xa8>
    return HAL_ERROR;
 8002f56:	2001      	movs	r0, #1
}
 8002f58:	4770      	bx	lr
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002f5a:	69aa      	ldr	r2, [r5, #24]
 8002f5c:	641a      	str	r2, [r3, #64]	@ 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002f5e:	f006 0210 	and.w	r2, r6, #16
 8002f62:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 8002f66:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002f68:	4090      	lsls	r0, r2
 8002f6a:	ea21 0100 	bic.w	r1, r1, r0
 8002f6e:	69e8      	ldr	r0, [r5, #28]
 8002f70:	4090      	lsls	r0, r2
 8002f72:	4301      	orrs	r1, r0
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002f74:	20ff      	movs	r0, #255	@ 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8002f76:	6499      	str	r1, [r3, #72]	@ 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8002f78:	4090      	lsls	r0, r2
 8002f7a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002f7c:	ea21 0100 	bic.w	r1, r1, r0
 8002f80:	6a28      	ldr	r0, [r5, #32]
 8002f82:	4090      	lsls	r0, r2
 8002f84:	4301      	orrs	r1, r0
 8002f86:	64d9      	str	r1, [r3, #76]	@ 0x4c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8002f88:	6829      	ldr	r1, [r5, #0]
 8002f8a:	e773      	b.n	8002e74 <HAL_DAC_ConfigChannel+0x30>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002f8c:	69aa      	ldr	r2, [r5, #24]
 8002f8e:	645a      	str	r2, [r3, #68]	@ 0x44
 8002f90:	e7e5      	b.n	8002f5e <HAL_DAC_ConfigChannel+0x11a>
 8002f92:	bf00      	nop
 8002f94:	20008000 	.word	0x20008000

08002f98 <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop

08002f9c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002f9c:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f9e:	6b84      	ldr	r4, [r0, #56]	@ 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002fa0:	4620      	mov	r0, r4
 8002fa2:	f7ff fff9 	bl	8002f98 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	7123      	strb	r3, [r4, #4]
}
 8002faa:	bd10      	pop	{r4, pc}

08002fac <HAL_DACEx_ConvHalfCpltCallbackCh2>:
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop

08002fb0 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002fb0:	6b80      	ldr	r0, [r0, #56]	@ 0x38
{
 8002fb2:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002fb4:	f7ff fffa 	bl	8002fac <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002fb8:	bd08      	pop	{r3, pc}
 8002fba:	bf00      	nop

08002fbc <HAL_DACEx_ErrorCallbackCh2>:
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop

08002fc0 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002fc0:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002fc2:	6b84      	ldr	r4, [r0, #56]	@ 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002fc4:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002fc6:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002fc8:	f043 0304 	orr.w	r3, r3, #4
 8002fcc:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002fce:	f7ff fff5 	bl	8002fbc <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	7123      	strb	r3, [r4, #4]
}
 8002fd6:	bd10      	pop	{r4, pc}

08002fd8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop

08002fdc <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002fdc:	4936      	ldr	r1, [pc, #216]	@ (80030b8 <DMA_CalcBaseAndBitshift+0xdc>)
{
 8002fde:	4602      	mov	r2, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002fe0:	6803      	ldr	r3, [r0, #0]
 8002fe2:	428b      	cmp	r3, r1
 8002fe4:	d033      	beq.n	800304e <DMA_CalcBaseAndBitshift+0x72>
 8002fe6:	3118      	adds	r1, #24
 8002fe8:	1a59      	subs	r1, r3, r1
 8002fea:	fab1 f181 	clz	r1, r1
 8002fee:	0949      	lsrs	r1, r1, #5
 8002ff0:	bb69      	cbnz	r1, 800304e <DMA_CalcBaseAndBitshift+0x72>
 8002ff2:	4832      	ldr	r0, [pc, #200]	@ (80030bc <DMA_CalcBaseAndBitshift+0xe0>)
 8002ff4:	4283      	cmp	r3, r0
 8002ff6:	d03e      	beq.n	8003076 <DMA_CalcBaseAndBitshift+0x9a>
 8002ff8:	3018      	adds	r0, #24
 8002ffa:	4283      	cmp	r3, r0
 8002ffc:	d03e      	beq.n	800307c <DMA_CalcBaseAndBitshift+0xa0>
 8002ffe:	3018      	adds	r0, #24
 8003000:	4283      	cmp	r3, r0
 8003002:	d034      	beq.n	800306e <DMA_CalcBaseAndBitshift+0x92>
 8003004:	3018      	adds	r0, #24
 8003006:	4283      	cmp	r3, r0
 8003008:	d03b      	beq.n	8003082 <DMA_CalcBaseAndBitshift+0xa6>
 800300a:	3018      	adds	r0, #24
 800300c:	4283      	cmp	r3, r0
 800300e:	d03e      	beq.n	800308e <DMA_CalcBaseAndBitshift+0xb2>
 8003010:	3018      	adds	r0, #24
 8003012:	4283      	cmp	r3, r0
 8003014:	d02a      	beq.n	800306c <DMA_CalcBaseAndBitshift+0x90>
 8003016:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 800301a:	4283      	cmp	r3, r0
 800301c:	d035      	beq.n	800308a <DMA_CalcBaseAndBitshift+0xae>
 800301e:	4928      	ldr	r1, [pc, #160]	@ (80030c0 <DMA_CalcBaseAndBitshift+0xe4>)
 8003020:	428b      	cmp	r3, r1
 8003022:	d031      	beq.n	8003088 <DMA_CalcBaseAndBitshift+0xac>
 8003024:	3118      	adds	r1, #24
 8003026:	428b      	cmp	r3, r1
 8003028:	d034      	beq.n	8003094 <DMA_CalcBaseAndBitshift+0xb8>
 800302a:	3118      	adds	r1, #24
 800302c:	428b      	cmp	r3, r1
 800302e:	d034      	beq.n	800309a <DMA_CalcBaseAndBitshift+0xbe>
 8003030:	3118      	adds	r1, #24
 8003032:	428b      	cmp	r3, r1
 8003034:	d034      	beq.n	80030a0 <DMA_CalcBaseAndBitshift+0xc4>
 8003036:	3118      	adds	r1, #24
 8003038:	428b      	cmp	r3, r1
 800303a:	d034      	beq.n	80030a6 <DMA_CalcBaseAndBitshift+0xca>
 800303c:	3118      	adds	r1, #24
 800303e:	428b      	cmp	r3, r1
 8003040:	d034      	beq.n	80030ac <DMA_CalcBaseAndBitshift+0xd0>
 8003042:	3118      	adds	r1, #24
 8003044:	428b      	cmp	r3, r1
 8003046:	d034      	beq.n	80030b2 <DMA_CalcBaseAndBitshift+0xd6>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003048:	f023 00ff 	bic.w	r0, r3, #255	@ 0xff
 800304c:	e011      	b.n	8003072 <DMA_CalcBaseAndBitshift+0x96>
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800304e:	b2db      	uxtb	r3, r3
 8003050:	491c      	ldr	r1, [pc, #112]	@ (80030c4 <DMA_CalcBaseAndBitshift+0xe8>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003052:	481d      	ldr	r0, [pc, #116]	@ (80030c8 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003054:	3b10      	subs	r3, #16
 8003056:	fba1 1303 	umull	r1, r3, r1, r3
{
 800305a:	b410      	push	{r4}
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800305c:	091b      	lsrs	r3, r3, #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800305e:	4c1b      	ldr	r4, [pc, #108]	@ (80030cc <DMA_CalcBaseAndBitshift+0xf0>)
 8003060:	5ce1      	ldrb	r1, [r4, r3]
  }

  return hdma->StreamBaseAddress;
}
 8003062:	f85d 4b04 	ldr.w	r4, [sp], #4
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003066:	e9c2 0116 	strd	r0, r1, [r2, #88]	@ 0x58
}
 800306a:	4770      	bx	lr
 800306c:	2116      	movs	r1, #22
 800306e:	4818      	ldr	r0, [pc, #96]	@ (80030d0 <DMA_CalcBaseAndBitshift+0xf4>)
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8003070:	65d1      	str	r1, [r2, #92]	@ 0x5c
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003072:	6590      	str	r0, [r2, #88]	@ 0x58
}
 8003074:	4770      	bx	lr
 8003076:	2110      	movs	r1, #16
 8003078:	4813      	ldr	r0, [pc, #76]	@ (80030c8 <DMA_CalcBaseAndBitshift+0xec>)
 800307a:	e7f9      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 800307c:	2116      	movs	r1, #22
 800307e:	4812      	ldr	r0, [pc, #72]	@ (80030c8 <DMA_CalcBaseAndBitshift+0xec>)
 8003080:	e7f6      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 8003082:	2106      	movs	r1, #6
 8003084:	4812      	ldr	r0, [pc, #72]	@ (80030d0 <DMA_CalcBaseAndBitshift+0xf4>)
 8003086:	e7f3      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 8003088:	2106      	movs	r1, #6
 800308a:	4812      	ldr	r0, [pc, #72]	@ (80030d4 <DMA_CalcBaseAndBitshift+0xf8>)
 800308c:	e7f0      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 800308e:	2110      	movs	r1, #16
 8003090:	480f      	ldr	r0, [pc, #60]	@ (80030d0 <DMA_CalcBaseAndBitshift+0xf4>)
 8003092:	e7ed      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 8003094:	2110      	movs	r1, #16
 8003096:	480f      	ldr	r0, [pc, #60]	@ (80030d4 <DMA_CalcBaseAndBitshift+0xf8>)
 8003098:	e7ea      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 800309a:	2116      	movs	r1, #22
 800309c:	480d      	ldr	r0, [pc, #52]	@ (80030d4 <DMA_CalcBaseAndBitshift+0xf8>)
 800309e:	e7e7      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 80030a0:	2100      	movs	r1, #0
 80030a2:	480d      	ldr	r0, [pc, #52]	@ (80030d8 <DMA_CalcBaseAndBitshift+0xfc>)
 80030a4:	e7e4      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 80030a6:	2106      	movs	r1, #6
 80030a8:	480b      	ldr	r0, [pc, #44]	@ (80030d8 <DMA_CalcBaseAndBitshift+0xfc>)
 80030aa:	e7e1      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 80030ac:	2110      	movs	r1, #16
 80030ae:	480a      	ldr	r0, [pc, #40]	@ (80030d8 <DMA_CalcBaseAndBitshift+0xfc>)
 80030b0:	e7de      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 80030b2:	2116      	movs	r1, #22
 80030b4:	4808      	ldr	r0, [pc, #32]	@ (80030d8 <DMA_CalcBaseAndBitshift+0xfc>)
 80030b6:	e7db      	b.n	8003070 <DMA_CalcBaseAndBitshift+0x94>
 80030b8:	40020010 	.word	0x40020010
 80030bc:	40020040 	.word	0x40020040
 80030c0:	40020428 	.word	0x40020428
 80030c4:	aaaaaaab 	.word	0xaaaaaaab
 80030c8:	40020000 	.word	0x40020000
 80030cc:	0806d550 	.word	0x0806d550
 80030d0:	40020004 	.word	0x40020004
 80030d4:	40020400 	.word	0x40020400
 80030d8:	40020404 	.word	0x40020404

080030dc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80030dc:	6802      	ldr	r2, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80030de:	4b28      	ldr	r3, [pc, #160]	@ (8003180 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
 80030e0:	4928      	ldr	r1, [pc, #160]	@ (8003184 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
{
 80030e2:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80030e4:	4d28      	ldr	r5, [pc, #160]	@ (8003188 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 80030e6:	4c29      	ldr	r4, [pc, #164]	@ (800318c <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 80030e8:	42aa      	cmp	r2, r5
 80030ea:	bf18      	it	ne
 80030ec:	429a      	cmpne	r2, r3
 80030ee:	bf0c      	ite	eq
 80030f0:	2301      	moveq	r3, #1
 80030f2:	2300      	movne	r3, #0
 80030f4:	428a      	cmp	r2, r1
 80030f6:	bf08      	it	eq
 80030f8:	f043 0301 	orreq.w	r3, r3, #1
 80030fc:	3128      	adds	r1, #40	@ 0x28
 80030fe:	42a2      	cmp	r2, r4
 8003100:	bf08      	it	eq
 8003102:	f043 0301 	orreq.w	r3, r3, #1
 8003106:	3428      	adds	r4, #40	@ 0x28
 8003108:	428a      	cmp	r2, r1
 800310a:	bf08      	it	eq
 800310c:	f043 0301 	orreq.w	r3, r3, #1
 8003110:	3128      	adds	r1, #40	@ 0x28
 8003112:	42a2      	cmp	r2, r4
 8003114:	bf08      	it	eq
 8003116:	f043 0301 	orreq.w	r3, r3, #1
 800311a:	428a      	cmp	r2, r1
 800311c:	bf08      	it	eq
 800311e:	f043 0301 	orreq.w	r3, r3, #1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
  else
  {
    /* DMA1/DMA2 Streams are connected to DMAMUX1 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003122:	b2d1      	uxtb	r1, r2
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003124:	b913      	cbnz	r3, 800312c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>
 8003126:	4b1a      	ldr	r3, [pc, #104]	@ (8003190 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
 8003128:	429a      	cmp	r2, r3
 800312a:	d111      	bne.n	8003150 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800312c:	f1a1 0308 	sub.w	r3, r1, #8
 8003130:	4c18      	ldr	r4, [pc, #96]	@ (8003194 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003132:	4a19      	ldr	r2, [pc, #100]	@ (8003198 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003134:	2101      	movs	r1, #1
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8003136:	fba4 4303 	umull	r4, r3, r4, r3
 800313a:	4c18      	ldr	r4, [pc, #96]	@ (800319c <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
 800313c:	091d      	lsrs	r5, r3, #4
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800313e:	eb02 1313 	add.w	r3, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003142:	40a9      	lsls	r1, r5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8003144:	009b      	lsls	r3, r3, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003146:	6681      	str	r1, [r0, #104]	@ 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8003148:	e9c0 3418 	strd	r3, r4, [r0, #96]	@ 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800314c:	bc30      	pop	{r4, r5}
 800314e:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003150:	f1a1 0310 	sub.w	r3, r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003154:	4912      	ldr	r1, [pc, #72]	@ (80031a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003156:	4c13      	ldr	r4, [pc, #76]	@ (80031a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003158:	4411      	add	r1, r2
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800315a:	fba4 4303 	umull	r4, r3, r4, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800315e:	29a8      	cmp	r1, #168	@ 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003160:	ea4f 1313 	mov.w	r3, r3, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003164:	d908      	bls.n	8003178 <DMA_CalcDMAMUXChannelBaseAndMask+0x9c>
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003166:	f003 041f 	and.w	r4, r3, #31
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800316a:	4a0f      	ldr	r2, [pc, #60]	@ (80031a8 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800316c:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800316e:	441a      	add	r2, r3
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003170:	40a1      	lsls	r1, r4
 8003172:	4c0e      	ldr	r4, [pc, #56]	@ (80031ac <DMA_CalcDMAMUXChannelBaseAndMask+0xd0>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8003174:	0093      	lsls	r3, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003176:	e7e6      	b.n	8003146 <DMA_CalcDMAMUXChannelBaseAndMask+0x6a>
      stream_number += 8U;
 8003178:	3308      	adds	r3, #8
 800317a:	461c      	mov	r4, r3
 800317c:	e7f5      	b.n	800316a <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
 800317e:	bf00      	nop
 8003180:	58025408 	.word	0x58025408
 8003184:	58025430 	.word	0x58025430
 8003188:	5802541c 	.word	0x5802541c
 800318c:	58025444 	.word	0x58025444
 8003190:	58025494 	.word	0x58025494
 8003194:	cccccccd 	.word	0xcccccccd
 8003198:	16009600 	.word	0x16009600
 800319c:	58025880 	.word	0x58025880
 80031a0:	bffdfbf0 	.word	0xbffdfbf0
 80031a4:	aaaaaaab 	.word	0xaaaaaaab
 80031a8:	10008200 	.word	0x10008200
 80031ac:	40020880 	.word	0x40020880

080031b0 <HAL_DMA_Init>:
{
 80031b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031b4:	4605      	mov	r5, r0
 80031b6:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 80031b8:	f7fe fd64 	bl	8001c84 <HAL_GetTick>
  if(hdma == NULL)
 80031bc:	2d00      	cmp	r5, #0
 80031be:	f000 81a1 	beq.w	8003504 <HAL_DMA_Init+0x354>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031c2:	682c      	ldr	r4, [r5, #0]
 80031c4:	4606      	mov	r6, r0
 80031c6:	4bac      	ldr	r3, [pc, #688]	@ (8003478 <HAL_DMA_Init+0x2c8>)
 80031c8:	4aac      	ldr	r2, [pc, #688]	@ (800347c <HAL_DMA_Init+0x2cc>)
 80031ca:	4294      	cmp	r4, r2
 80031cc:	bf18      	it	ne
 80031ce:	429c      	cmpne	r4, r3
 80031d0:	f102 0218 	add.w	r2, r2, #24
 80031d4:	bf0c      	ite	eq
 80031d6:	2301      	moveq	r3, #1
 80031d8:	2300      	movne	r3, #0
 80031da:	4294      	cmp	r4, r2
 80031dc:	bf08      	it	eq
 80031de:	f043 0301 	orreq.w	r3, r3, #1
 80031e2:	3218      	adds	r2, #24
 80031e4:	4294      	cmp	r4, r2
 80031e6:	bf08      	it	eq
 80031e8:	f043 0301 	orreq.w	r3, r3, #1
 80031ec:	3218      	adds	r2, #24
 80031ee:	4294      	cmp	r4, r2
 80031f0:	bf08      	it	eq
 80031f2:	f043 0301 	orreq.w	r3, r3, #1
 80031f6:	3218      	adds	r2, #24
 80031f8:	4294      	cmp	r4, r2
 80031fa:	bf08      	it	eq
 80031fc:	f043 0301 	orreq.w	r3, r3, #1
 8003200:	3218      	adds	r2, #24
 8003202:	4294      	cmp	r4, r2
 8003204:	bf08      	it	eq
 8003206:	f043 0301 	orreq.w	r3, r3, #1
 800320a:	3218      	adds	r2, #24
 800320c:	4294      	cmp	r4, r2
 800320e:	bf08      	it	eq
 8003210:	f043 0301 	orreq.w	r3, r3, #1
 8003214:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003218:	4294      	cmp	r4, r2
 800321a:	bf08      	it	eq
 800321c:	f043 0301 	orreq.w	r3, r3, #1
 8003220:	3218      	adds	r2, #24
 8003222:	4294      	cmp	r4, r2
 8003224:	bf08      	it	eq
 8003226:	f043 0301 	orreq.w	r3, r3, #1
 800322a:	3218      	adds	r2, #24
 800322c:	4294      	cmp	r4, r2
 800322e:	bf08      	it	eq
 8003230:	f043 0301 	orreq.w	r3, r3, #1
 8003234:	3218      	adds	r2, #24
 8003236:	4294      	cmp	r4, r2
 8003238:	bf08      	it	eq
 800323a:	f043 0301 	orreq.w	r3, r3, #1
 800323e:	3218      	adds	r2, #24
 8003240:	4294      	cmp	r4, r2
 8003242:	bf08      	it	eq
 8003244:	f043 0301 	orreq.w	r3, r3, #1
 8003248:	3218      	adds	r2, #24
 800324a:	4294      	cmp	r4, r2
 800324c:	bf08      	it	eq
 800324e:	f043 0301 	orreq.w	r3, r3, #1
 8003252:	3218      	adds	r2, #24
 8003254:	4294      	cmp	r4, r2
 8003256:	bf08      	it	eq
 8003258:	f043 0301 	orreq.w	r3, r3, #1
 800325c:	b91b      	cbnz	r3, 8003266 <HAL_DMA_Init+0xb6>
 800325e:	4b88      	ldr	r3, [pc, #544]	@ (8003480 <HAL_DMA_Init+0x2d0>)
 8003260:	429c      	cmp	r4, r3
 8003262:	f040 8196 	bne.w	8003592 <HAL_DMA_Init+0x3e2>
    __HAL_UNLOCK(hdma);
 8003266:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_BUSY;
 8003268:	2202      	movs	r2, #2
    __HAL_UNLOCK(hdma);
 800326a:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    hdma->State = HAL_DMA_STATE_BUSY;
 800326e:	f885 2035 	strb.w	r2, [r5, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8003272:	6823      	ldr	r3, [r4, #0]
 8003274:	f023 0301 	bic.w	r3, r3, #1
 8003278:	6023      	str	r3, [r4, #0]
 800327a:	e006      	b.n	800328a <HAL_DMA_Init+0xda>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800327c:	f7fe fd02 	bl	8001c84 <HAL_GetTick>
 8003280:	1b80      	subs	r0, r0, r6
 8003282:	2805      	cmp	r0, #5
 8003284:	f200 8142 	bhi.w	800350c <HAL_DMA_Init+0x35c>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003288:	682c      	ldr	r4, [r5, #0]
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	07df      	lsls	r7, r3, #31
 800328e:	d4f5      	bmi.n	800327c <HAL_DMA_Init+0xcc>
    registerValue |=  hdma->Init.Direction           |
 8003290:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003294:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 8003296:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003298:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800329a:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800329c:	430b      	orrs	r3, r1
 800329e:	6969      	ldr	r1, [r5, #20]
 80032a0:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a2:	69e9      	ldr	r1, [r5, #28]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80032a8:	4976      	ldr	r1, [pc, #472]	@ (8003484 <HAL_DMA_Init+0x2d4>)
 80032aa:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 80032ac:	6a28      	ldr	r0, [r5, #32]
 80032ae:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80032b0:	4875      	ldr	r0, [pc, #468]	@ (8003488 <HAL_DMA_Init+0x2d8>)
    registerValue |=  hdma->Init.Direction           |
 80032b2:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032b4:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 80032b6:	2904      	cmp	r1, #4
 80032b8:	f000 813d 	beq.w	8003536 <HAL_DMA_Init+0x386>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80032bc:	6800      	ldr	r0, [r0, #0]
 80032be:	f36f 000f 	bfc	r0, #0, #16
 80032c2:	f1b0 5f00 	cmp.w	r0, #536870912	@ 0x20000000
 80032c6:	f080 80f1 	bcs.w	80034ac <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80032ca:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80032cc:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80032ce:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80032d2:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80032d4:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80032d6:	4628      	mov	r0, r5
 80032d8:	f7ff fe80 	bl	8002fdc <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80032dc:	6dea      	ldr	r2, [r5, #92]	@ 0x5c
 80032de:	233f      	movs	r3, #63	@ 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80032e0:	496a      	ldr	r1, [pc, #424]	@ (800348c <HAL_DMA_Init+0x2dc>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80032e2:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80032e6:	4f6a      	ldr	r7, [pc, #424]	@ (8003490 <HAL_DMA_Init+0x2e0>)
 80032e8:	1a61      	subs	r1, r4, r1
 80032ea:	4e6a      	ldr	r6, [pc, #424]	@ (8003494 <HAL_DMA_Init+0x2e4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80032ec:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80032ee:	4a6a      	ldr	r2, [pc, #424]	@ (8003498 <HAL_DMA_Init+0x2e8>)
 80032f0:	fab1 f181 	clz	r1, r1
 80032f4:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80032f6:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80032f8:	eba4 0a02 	sub.w	sl, r4, r2
 80032fc:	4b67      	ldr	r3, [pc, #412]	@ (800349c <HAL_DMA_Init+0x2ec>)
 80032fe:	0949      	lsrs	r1, r1, #5
 8003300:	4a5e      	ldr	r2, [pc, #376]	@ (800347c <HAL_DMA_Init+0x2cc>)
 8003302:	faba fa8a 	clz	sl, sl
 8003306:	eba4 0903 	sub.w	r9, r4, r3
 800330a:	4b5b      	ldr	r3, [pc, #364]	@ (8003478 <HAL_DMA_Init+0x2c8>)
 800330c:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8003310:	fab7 f787 	clz	r7, r7
 8003314:	4294      	cmp	r4, r2
 8003316:	bf18      	it	ne
 8003318:	429c      	cmpne	r4, r3
 800331a:	f102 0218 	add.w	r2, r2, #24
 800331e:	fab9 f989 	clz	r9, r9
 8003322:	eba4 0606 	sub.w	r6, r4, r6
 8003326:	bf0c      	ite	eq
 8003328:	2301      	moveq	r3, #1
 800332a:	2300      	movne	r3, #0
 800332c:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8003330:	fab6 f686 	clz	r6, r6
 8003334:	4294      	cmp	r4, r2
 8003336:	bf08      	it	eq
 8003338:	f043 0301 	orreq.w	r3, r3, #1
 800333c:	3218      	adds	r2, #24
 800333e:	097f      	lsrs	r7, r7, #5
 8003340:	4294      	cmp	r4, r2
 8003342:	bf08      	it	eq
 8003344:	f043 0301 	orreq.w	r3, r3, #1
 8003348:	3218      	adds	r2, #24
 800334a:	0976      	lsrs	r6, r6, #5
 800334c:	4294      	cmp	r4, r2
 800334e:	bf08      	it	eq
 8003350:	f043 0301 	orreq.w	r3, r3, #1
 8003354:	3218      	adds	r2, #24
 8003356:	4294      	cmp	r4, r2
 8003358:	bf08      	it	eq
 800335a:	f043 0301 	orreq.w	r3, r3, #1
 800335e:	3218      	adds	r2, #24
 8003360:	4294      	cmp	r4, r2
 8003362:	bf08      	it	eq
 8003364:	f043 0301 	orreq.w	r3, r3, #1
 8003368:	3218      	adds	r2, #24
 800336a:	4294      	cmp	r4, r2
 800336c:	bf08      	it	eq
 800336e:	f043 0301 	orreq.w	r3, r3, #1
 8003372:	f502 7256 	add.w	r2, r2, #856	@ 0x358
 8003376:	4294      	cmp	r4, r2
 8003378:	bf08      	it	eq
 800337a:	f043 0301 	orreq.w	r3, r3, #1
 800337e:	3218      	adds	r2, #24
 8003380:	4294      	cmp	r4, r2
 8003382:	bf08      	it	eq
 8003384:	f043 0301 	orreq.w	r3, r3, #1
 8003388:	3218      	adds	r2, #24
 800338a:	4294      	cmp	r4, r2
 800338c:	bf08      	it	eq
 800338e:	f043 0301 	orreq.w	r3, r3, #1
 8003392:	3218      	adds	r2, #24
 8003394:	4294      	cmp	r4, r2
 8003396:	bf08      	it	eq
 8003398:	f043 0301 	orreq.w	r3, r3, #1
 800339c:	3218      	adds	r2, #24
 800339e:	4294      	cmp	r4, r2
 80033a0:	bf08      	it	eq
 80033a2:	f043 0301 	orreq.w	r3, r3, #1
 80033a6:	3218      	adds	r2, #24
 80033a8:	4294      	cmp	r4, r2
 80033aa:	bf08      	it	eq
 80033ac:	f043 0301 	orreq.w	r3, r3, #1
 80033b0:	3218      	adds	r2, #24
 80033b2:	4294      	cmp	r4, r2
 80033b4:	bf08      	it	eq
 80033b6:	f043 0301 	orreq.w	r3, r3, #1
 80033ba:	3218      	adds	r2, #24
 80033bc:	4294      	cmp	r4, r2
 80033be:	bf08      	it	eq
 80033c0:	f043 0301 	orreq.w	r3, r3, #1
 80033c4:	4a36      	ldr	r2, [pc, #216]	@ (80034a0 <HAL_DMA_Init+0x2f0>)
 80033c6:	ea4a 0303 	orr.w	r3, sl, r3
 80033ca:	eba4 0802 	sub.w	r8, r4, r2
 80033ce:	323c      	adds	r2, #60	@ 0x3c
 80033d0:	430b      	orrs	r3, r1
 80033d2:	fab8 f888 	clz	r8, r8
 80033d6:	eba4 0b02 	sub.w	fp, r4, r2
 80033da:	3214      	adds	r2, #20
 80033dc:	ea49 0303 	orr.w	r3, r9, r3
 80033e0:	ea4f 1858 	mov.w	r8, r8, lsr #5
 80033e4:	fabb fb8b 	clz	fp, fp
 80033e8:	1aa2      	subs	r2, r4, r2
 80033ea:	ea48 0303 	orr.w	r3, r8, r3
 80033ee:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 80033f2:	fab2 f282 	clz	r2, r2
 80033f6:	433b      	orrs	r3, r7
 80033f8:	0952      	lsrs	r2, r2, #5
 80033fa:	4333      	orrs	r3, r6
 80033fc:	9201      	str	r2, [sp, #4]
 80033fe:	ea5b 0303 	orrs.w	r3, fp, r3
 8003402:	d100      	bne.n	8003406 <HAL_DMA_Init+0x256>
 8003404:	b382      	cbz	r2, 8003468 <HAL_DMA_Init+0x2b8>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003406:	4628      	mov	r0, r5
 8003408:	9100      	str	r1, [sp, #0]
 800340a:	f7ff fe67 	bl	80030dc <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800340e:	68ab      	ldr	r3, [r5, #8]
 8003410:	9900      	ldr	r1, [sp, #0]
 8003412:	2b80      	cmp	r3, #128	@ 0x80
 8003414:	f000 8083 	beq.w	800351e <HAL_DMA_Init+0x36e>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003418:	686a      	ldr	r2, [r5, #4]
 800341a:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 800341c:	b2d0      	uxtb	r0, r2
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800341e:	3a01      	subs	r2, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003420:	e9d5 4c19 	ldrd	r4, ip, [r5, #100]	@ 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003424:	2a07      	cmp	r2, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003426:	6018      	str	r0, [r3, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003428:	f8c4 c004 	str.w	ip, [r4, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800342c:	d87e      	bhi.n	800352c <HAL_DMA_Init+0x37c>
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800342e:	ea4a 0a01 	orr.w	sl, sl, r1
  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003432:	1e44      	subs	r4, r0, #1
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003434:	ea49 090a 	orr.w	r9, r9, sl
 8003438:	ea48 0809 	orr.w	r8, r8, r9
 800343c:	ea47 0708 	orr.w	r7, r7, r8
 8003440:	433e      	orrs	r6, r7
 8003442:	ea5b 0606 	orrs.w	r6, fp, r6
 8003446:	d103      	bne.n	8003450 <HAL_DMA_Init+0x2a0>
 8003448:	9b01      	ldr	r3, [sp, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	f000 811d 	beq.w	800368a <HAL_DMA_Init+0x4da>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003450:	4a14      	ldr	r2, [pc, #80]	@ (80034a4 <HAL_DMA_Init+0x2f4>)

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8003452:	4915      	ldr	r1, [pc, #84]	@ (80034a8 <HAL_DMA_Init+0x2f8>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8003454:	4402      	add	r2, r0
 8003456:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8003458:	2301      	movs	r3, #1
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800345a:	2000      	movs	r0, #0
    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800345c:	40a3      	lsls	r3, r4
 800345e:	e9c5 211b 	strd	r2, r1, [r5, #108]	@ 0x6c
 8003462:	676b      	str	r3, [r5, #116]	@ 0x74
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003464:	6010      	str	r0, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003466:	604b      	str	r3, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003468:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800346a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800346c:	6568      	str	r0, [r5, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800346e:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
}
 8003472:	b003      	add	sp, #12
 8003474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003478:	40020010 	.word	0x40020010
 800347c:	40020028 	.word	0x40020028
 8003480:	400204b8 	.word	0x400204b8
 8003484:	fe10803f 	.word	0xfe10803f
 8003488:	5c001000 	.word	0x5c001000
 800348c:	5802541c 	.word	0x5802541c
 8003490:	58025458 	.word	0x58025458
 8003494:	5802546c 	.word	0x5802546c
 8003498:	58025408 	.word	0x58025408
 800349c:	58025430 	.word	0x58025430
 80034a0:	58025444 	.word	0x58025444
 80034a4:	1600963f 	.word	0x1600963f
 80034a8:	58025940 	.word	0x58025940
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80034ac:	6868      	ldr	r0, [r5, #4]
 80034ae:	282e      	cmp	r0, #46	@ 0x2e
 80034b0:	d932      	bls.n	8003518 <HAL_DMA_Init+0x368>
 80034b2:	383f      	subs	r0, #63	@ 0x3f
 80034b4:	2813      	cmp	r0, #19
 80034b6:	d806      	bhi.n	80034c6 <HAL_DMA_Init+0x316>
 80034b8:	4e7a      	ldr	r6, [pc, #488]	@ (80036a4 <HAL_DMA_Init+0x4f4>)
 80034ba:	fa26 f000 	lsr.w	r0, r6, r0
 80034be:	07c0      	lsls	r0, r0, #31
 80034c0:	d501      	bpl.n	80034c6 <HAL_DMA_Init+0x316>
        registerValue |= DMA_SxCR_TRBUFF;
 80034c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80034c6:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034c8:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80034ca:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034cc:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80034d0:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034d4:	f47f aefe 	bne.w	80032d4 <HAL_DMA_Init+0x124>
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034d8:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80034da:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80034dc:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034de:	2800      	cmp	r0, #0
 80034e0:	f43f aef8 	beq.w	80032d4 <HAL_DMA_Init+0x124>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80034e4:	2a00      	cmp	r2, #0
 80034e6:	d138      	bne.n	800355a <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 80034e8:	2901      	cmp	r1, #1
 80034ea:	d04d      	beq.n	8003588 <HAL_DMA_Init+0x3d8>
 80034ec:	f031 0202 	bics.w	r2, r1, #2
 80034f0:	f47f aef0 	bne.w	80032d4 <HAL_DMA_Init+0x124>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034f4:	01c2      	lsls	r2, r0, #7
 80034f6:	f57f aeed 	bpl.w	80032d4 <HAL_DMA_Init+0x124>
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034fa:	2240      	movs	r2, #64	@ 0x40
          hdma->State = HAL_DMA_STATE_READY;
 80034fc:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034fe:	656a      	str	r2, [r5, #84]	@ 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8003500:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 8003504:	2001      	movs	r0, #1
}
 8003506:	b003      	add	sp, #12
 8003508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800350c:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 800350e:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003510:	656a      	str	r2, [r5, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8003512:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
        return HAL_ERROR;
 8003516:	e7f5      	b.n	8003504 <HAL_DMA_Init+0x354>
 8003518:	2828      	cmp	r0, #40	@ 0x28
 800351a:	d9d4      	bls.n	80034c6 <HAL_DMA_Init+0x316>
 800351c:	e7d1      	b.n	80034c2 <HAL_DMA_Init+0x312>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800351e:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003520:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 8003522:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	@ 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003526:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003528:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800352a:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	e9c5 331b 	strd	r3, r3, [r5, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003532:	676b      	str	r3, [r5, #116]	@ 0x74
 8003534:	e798      	b.n	8003468 <HAL_DMA_Init+0x2b8>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003536:	6806      	ldr	r6, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003538:	e9d5 070b 	ldrd	r0, r7, [r5, #44]	@ 0x2c
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800353c:	f36f 060f 	bfc	r6, #0, #16
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003540:	4307      	orrs	r7, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003542:	f1b6 5f00 	cmp.w	r6, #536870912	@ 0x20000000
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003546:	ea43 0307 	orr.w	r3, r3, r7
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800354a:	d2af      	bcs.n	80034ac <HAL_DMA_Init+0x2fc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800354c:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800354e:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003550:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8003554:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003558:	e7bf      	b.n	80034da <HAL_DMA_Init+0x32a>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800355a:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 800355e:	d004      	beq.n	800356a <HAL_DMA_Init+0x3ba>
    switch (hdma->Init.FIFOThreshold)
 8003560:	2902      	cmp	r1, #2
 8003562:	d9ca      	bls.n	80034fa <HAL_DMA_Init+0x34a>
 8003564:	2903      	cmp	r1, #3
 8003566:	d0c5      	beq.n	80034f4 <HAL_DMA_Init+0x344>
 8003568:	e6b4      	b.n	80032d4 <HAL_DMA_Init+0x124>
    switch (hdma->Init.FIFOThreshold)
 800356a:	2903      	cmp	r1, #3
 800356c:	f63f aeb2 	bhi.w	80032d4 <HAL_DMA_Init+0x124>
 8003570:	a201      	add	r2, pc, #4	@ (adr r2, 8003578 <HAL_DMA_Init+0x3c8>)
 8003572:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8003576:	bf00      	nop
 8003578:	080034fb 	.word	0x080034fb
 800357c:	080034f5 	.word	0x080034f5
 8003580:	080034fb 	.word	0x080034fb
 8003584:	08003589 	.word	0x08003589
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003588:	f1b0 7fc0 	cmp.w	r0, #25165824	@ 0x1800000
 800358c:	f47f aea2 	bne.w	80032d4 <HAL_DMA_Init+0x124>
 8003590:	e7b3      	b.n	80034fa <HAL_DMA_Init+0x34a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003592:	4a45      	ldr	r2, [pc, #276]	@ (80036a8 <HAL_DMA_Init+0x4f8>)
 8003594:	4945      	ldr	r1, [pc, #276]	@ (80036ac <HAL_DMA_Init+0x4fc>)
 8003596:	4b46      	ldr	r3, [pc, #280]	@ (80036b0 <HAL_DMA_Init+0x500>)
 8003598:	eba4 0a02 	sub.w	sl, r4, r2
 800359c:	1a61      	subs	r1, r4, r1
 800359e:	4f45      	ldr	r7, [pc, #276]	@ (80036b4 <HAL_DMA_Init+0x504>)
 80035a0:	eba4 0903 	sub.w	r9, r4, r3
 80035a4:	faba fa8a 	clz	sl, sl
 80035a8:	3314      	adds	r3, #20
 80035aa:	fab1 f181 	clz	r1, r1
 80035ae:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 80035b2:	fab9 f989 	clz	r9, r9
 80035b6:	eba4 0803 	sub.w	r8, r4, r3
 80035ba:	0949      	lsrs	r1, r1, #5
 80035bc:	ea4f 1959 	mov.w	r9, r9, lsr #5
 80035c0:	1be7      	subs	r7, r4, r7
 80035c2:	fab8 f888 	clz	r8, r8
 80035c6:	ea4a 0301 	orr.w	r3, sl, r1
 80035ca:	4e3b      	ldr	r6, [pc, #236]	@ (80036b8 <HAL_DMA_Init+0x508>)
 80035cc:	3278      	adds	r2, #120	@ 0x78
 80035ce:	ea4f 1858 	mov.w	r8, r8, lsr #5
 80035d2:	ea49 0303 	orr.w	r3, r9, r3
 80035d6:	fab7 f787 	clz	r7, r7
 80035da:	1ba6      	subs	r6, r4, r6
 80035dc:	eba4 0b02 	sub.w	fp, r4, r2
 80035e0:	ea48 0303 	orr.w	r3, r8, r3
 80035e4:	097f      	lsrs	r7, r7, #5
 80035e6:	fab6 f686 	clz	r6, r6
 80035ea:	3214      	adds	r2, #20
 80035ec:	fabb fb8b 	clz	fp, fp
 80035f0:	433b      	orrs	r3, r7
 80035f2:	0976      	lsrs	r6, r6, #5
 80035f4:	1aa2      	subs	r2, r4, r2
 80035f6:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 80035fa:	4333      	orrs	r3, r6
 80035fc:	fab2 f282 	clz	r2, r2
 8003600:	ea5b 0303 	orrs.w	r3, fp, r3
 8003604:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8003608:	9201      	str	r2, [sp, #4]
 800360a:	d101      	bne.n	8003610 <HAL_DMA_Init+0x460>
 800360c:	2a00      	cmp	r2, #0
 800360e:	d043      	beq.n	8003698 <HAL_DMA_Init+0x4e8>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003610:	2302      	movs	r3, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003612:	f8df e0b8 	ldr.w	lr, [pc, #184]	@ 80036cc <HAL_DMA_Init+0x51c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8003616:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 800361a:	2300      	movs	r3, #0
 800361c:	f885 3034 	strb.w	r3, [r5, #52]	@ 0x34
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003620:	68ab      	ldr	r3, [r5, #8]
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003622:	6822      	ldr	r2, [r4, #0]
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003624:	2b40      	cmp	r3, #64	@ 0x40
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003626:	ea02 0e0e 	and.w	lr, r2, lr
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800362a:	d033      	beq.n	8003694 <HAL_DMA_Init+0x4e4>
 800362c:	f1a3 0380 	sub.w	r3, r3, #128	@ 0x80
 8003630:	fab3 f383 	clz	r3, r3
 8003634:	095b      	lsrs	r3, r3, #5
 8003636:	0398      	lsls	r0, r3, #14
 8003638:	9100      	str	r1, [sp, #0]
 800363a:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 800363e:	ea43 0c02 	orr.w	ip, r3, r2
 8003642:	696a      	ldr	r2, [r5, #20]
 8003644:	69ab      	ldr	r3, [r5, #24]
 8003646:	ea4c 0c02 	orr.w	ip, ip, r2
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800364a:	4a1c      	ldr	r2, [pc, #112]	@ (80036bc <HAL_DMA_Init+0x50c>)
 800364c:	ea4c 0c03 	orr.w	ip, ip, r3
 8003650:	69eb      	ldr	r3, [r5, #28]
 8003652:	4422      	add	r2, r4
 8003654:	ea4c 0c03 	orr.w	ip, ip, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003658:	6a2b      	ldr	r3, [r5, #32]
 800365a:	ea4e 1313 	orr.w	r3, lr, r3, lsr #4
 800365e:	ea43 03dc 	orr.w	r3, r3, ip, lsr #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003662:	4318      	orrs	r0, r3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003664:	4b16      	ldr	r3, [pc, #88]	@ (80036c0 <HAL_DMA_Init+0x510>)
 8003666:	fba3 2302 	umull	r2, r3, r3, r2
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800366a:	6020      	str	r0, [r4, #0]
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800366c:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800366e:	091b      	lsrs	r3, r3, #4
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	65eb      	str	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003674:	f7ff fcb2 	bl	8002fdc <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003678:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800367a:	4602      	mov	r2, r0
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800367c:	9900      	ldr	r1, [sp, #0]
 800367e:	f003 001f 	and.w	r0, r3, #31
 8003682:	2301      	movs	r3, #1
 8003684:	4083      	lsls	r3, r0
 8003686:	6053      	str	r3, [r2, #4]
 8003688:	e6bd      	b.n	8003406 <HAL_DMA_Init+0x256>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800368a:	4a0e      	ldr	r2, [pc, #56]	@ (80036c4 <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800368c:	490e      	ldr	r1, [pc, #56]	@ (80036c8 <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800368e:	4402      	add	r2, r0
 8003690:	0092      	lsls	r2, r2, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003692:	e6e1      	b.n	8003458 <HAL_DMA_Init+0x2a8>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003694:	2010      	movs	r0, #16
 8003696:	e7cf      	b.n	8003638 <HAL_DMA_Init+0x488>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003698:	2240      	movs	r2, #64	@ 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 800369a:	2303      	movs	r3, #3
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800369c:	656a      	str	r2, [r5, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800369e:	f885 3035 	strb.w	r3, [r5, #53]	@ 0x35
    return HAL_ERROR;
 80036a2:	e72f      	b.n	8003504 <HAL_DMA_Init+0x354>
 80036a4:	000f030f 	.word	0x000f030f
 80036a8:	58025408 	.word	0x58025408
 80036ac:	5802541c 	.word	0x5802541c
 80036b0:	58025430 	.word	0x58025430
 80036b4:	58025458 	.word	0x58025458
 80036b8:	5802546c 	.word	0x5802546c
 80036bc:	a7fdabf8 	.word	0xa7fdabf8
 80036c0:	cccccccd 	.word	0xcccccccd
 80036c4:	1000823f 	.word	0x1000823f
 80036c8:	40020940 	.word	0x40020940
 80036cc:	fffe000f 	.word	0xfffe000f

080036d0 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 80036d0:	2800      	cmp	r0, #0
 80036d2:	f000 8221 	beq.w	8003b18 <HAL_DMA_Start_IT+0x448>
{
 80036d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(hdma);
 80036da:	f890 4034 	ldrb.w	r4, [r0, #52]	@ 0x34
 80036de:	2c01      	cmp	r4, #1
 80036e0:	f000 8217 	beq.w	8003b12 <HAL_DMA_Start_IT+0x442>
 80036e4:	2401      	movs	r4, #1
 80036e6:	f880 4034 	strb.w	r4, [r0, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80036ea:	f890 4035 	ldrb.w	r4, [r0, #53]	@ 0x35
 80036ee:	2c01      	cmp	r4, #1
 80036f0:	d008      	beq.n	8003704 <HAL_DMA_Start_IT+0x34>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80036f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
    __HAL_UNLOCK(hdma);
 80036f6:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80036f8:	6542      	str	r2, [r0, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 80036fa:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
    return HAL_ERROR;
 80036fe:	2001      	movs	r0, #1
}
 8003700:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003704:	2402      	movs	r4, #2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003706:	4e69      	ldr	r6, [pc, #420]	@ (80038ac <HAL_DMA_Start_IT+0x1dc>)
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003708:	f8df e1a8 	ldr.w	lr, [pc, #424]	@ 80038b4 <HAL_DMA_Start_IT+0x1e4>
    hdma->State = HAL_DMA_STATE_BUSY;
 800370c:	f880 4035 	strb.w	r4, [r0, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003710:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 8003712:	4d67      	ldr	r5, [pc, #412]	@ (80038b0 <HAL_DMA_Start_IT+0x1e0>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003714:	6544      	str	r4, [r0, #84]	@ 0x54
    __HAL_DMA_DISABLE(hdma);
 8003716:	6804      	ldr	r4, [r0, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003718:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80038c8 <HAL_DMA_Start_IT+0x1f8>
 800371c:	4574      	cmp	r4, lr
 800371e:	bf18      	it	ne
 8003720:	42b4      	cmpne	r4, r6
    __HAL_DMA_DISABLE(hdma);
 8003722:	f8df c1a8 	ldr.w	ip, [pc, #424]	@ 80038cc <HAL_DMA_Start_IT+0x1fc>
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003726:	f8d0 a058 	ldr.w	sl, [r0, #88]	@ 0x58
 800372a:	bf0c      	ite	eq
 800372c:	2601      	moveq	r6, #1
 800372e:	2600      	movne	r6, #0
 8003730:	4544      	cmp	r4, r8
 8003732:	bf14      	ite	ne
 8003734:	46b1      	movne	r9, r6
 8003736:	f046 0901 	orreq.w	r9, r6, #1
    __HAL_DMA_DISABLE(hdma);
 800373a:	42ac      	cmp	r4, r5
 800373c:	bf18      	it	ne
 800373e:	4564      	cmpne	r4, ip
 8003740:	bf0c      	ite	eq
 8003742:	2501      	moveq	r5, #1
 8003744:	2500      	movne	r5, #0
 8003746:	f040 80c3 	bne.w	80038d0 <HAL_DMA_Start_IT+0x200>
 800374a:	f8d4 c000 	ldr.w	ip, [r4]
 800374e:	f02c 0c01 	bic.w	ip, ip, #1
 8003752:	f8c4 c000 	str.w	ip, [r4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003756:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800375a:	e9d0 7619 	ldrd	r7, r6, [r0, #100]	@ 0x64
 800375e:	607e      	str	r6, [r7, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003760:	f1bc 0f00 	cmp.w	ip, #0
 8003764:	d007      	beq.n	8003776 <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003766:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 800376a:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800376c:	b91d      	cbnz	r5, 8003776 <HAL_DMA_Start_IT+0xa6>
 800376e:	f1b9 0f00 	cmp.w	r9, #0
 8003772:	f000 8130 	beq.w	80039d6 <HAL_DMA_Start_IT+0x306>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003776:	6dc7      	ldr	r7, [r0, #92]	@ 0x5c
 8003778:	f04f 0e3f 	mov.w	lr, #63	@ 0x3f
 800377c:	f007 081f 	and.w	r8, r7, #31
 8003780:	fa0e fe08 	lsl.w	lr, lr, r8
 8003784:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003788:	6827      	ldr	r7, [r4, #0]
 800378a:	f427 2780 	bic.w	r7, r7, #262144	@ 0x40000
 800378e:	6027      	str	r7, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003790:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003792:	6883      	ldr	r3, [r0, #8]
 8003794:	2b40      	cmp	r3, #64	@ 0x40
 8003796:	f000 81c1 	beq.w	8003b1c <HAL_DMA_Start_IT+0x44c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800379a:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800379c:	60e2      	str	r2, [r4, #12]
      if(hdma->XferHalfCpltCallback != NULL)
 800379e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80037a0:	2d00      	cmp	r5, #0
 80037a2:	f040 81a1 	bne.w	8003ae8 <HAL_DMA_Start_IT+0x418>
 80037a6:	4b43      	ldr	r3, [pc, #268]	@ (80038b4 <HAL_DMA_Start_IT+0x1e4>)
 80037a8:	429c      	cmp	r4, r3
 80037aa:	f000 81de 	beq.w	8003b6a <HAL_DMA_Start_IT+0x49a>
 80037ae:	3318      	adds	r3, #24
 80037b0:	429c      	cmp	r4, r3
 80037b2:	f000 81f6 	beq.w	8003ba2 <HAL_DMA_Start_IT+0x4d2>
 80037b6:	f1b9 0f00 	cmp.w	r9, #0
 80037ba:	f040 81c7 	bne.w	8003b4c <HAL_DMA_Start_IT+0x47c>
 80037be:	4b3e      	ldr	r3, [pc, #248]	@ (80038b8 <HAL_DMA_Start_IT+0x1e8>)
 80037c0:	429c      	cmp	r4, r3
 80037c2:	f000 8201 	beq.w	8003bc8 <HAL_DMA_Start_IT+0x4f8>
 80037c6:	4b3d      	ldr	r3, [pc, #244]	@ (80038bc <HAL_DMA_Start_IT+0x1ec>)
 80037c8:	429c      	cmp	r4, r3
 80037ca:	f000 8209 	beq.w	8003be0 <HAL_DMA_Start_IT+0x510>
 80037ce:	3318      	adds	r3, #24
 80037d0:	429c      	cmp	r4, r3
 80037d2:	f000 8223 	beq.w	8003c1c <HAL_DMA_Start_IT+0x54c>
 80037d6:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80037da:	429c      	cmp	r4, r3
 80037dc:	f000 8233 	beq.w	8003c46 <HAL_DMA_Start_IT+0x576>
 80037e0:	3318      	adds	r3, #24
 80037e2:	429c      	cmp	r4, r3
 80037e4:	f000 8242 	beq.w	8003c6c <HAL_DMA_Start_IT+0x59c>
 80037e8:	3318      	adds	r3, #24
 80037ea:	429c      	cmp	r4, r3
 80037ec:	f000 8249 	beq.w	8003c82 <HAL_DMA_Start_IT+0x5b2>
 80037f0:	3318      	adds	r3, #24
 80037f2:	429c      	cmp	r4, r3
 80037f4:	f000 8250 	beq.w	8003c98 <HAL_DMA_Start_IT+0x5c8>
 80037f8:	3318      	adds	r3, #24
 80037fa:	429c      	cmp	r4, r3
 80037fc:	f000 8257 	beq.w	8003cae <HAL_DMA_Start_IT+0x5de>
 8003800:	3318      	adds	r3, #24
 8003802:	429c      	cmp	r4, r3
 8003804:	f000 8267 	beq.w	8003cd6 <HAL_DMA_Start_IT+0x606>
 8003808:	3318      	adds	r3, #24
 800380a:	429c      	cmp	r4, r3
 800380c:	f000 8265 	beq.w	8003cda <HAL_DMA_Start_IT+0x60a>
 8003810:	3318      	adds	r3, #24
 8003812:	429c      	cmp	r4, r3
 8003814:	f000 8275 	beq.w	8003d02 <HAL_DMA_Start_IT+0x632>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003818:	6823      	ldr	r3, [r4, #0]
 800381a:	f023 030e 	bic.w	r3, r3, #14
 800381e:	f043 030a 	orr.w	r3, r3, #10
 8003822:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003824:	b11a      	cbz	r2, 800382e <HAL_DMA_Start_IT+0x15e>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003826:	6823      	ldr	r3, [r4, #0]
 8003828:	f043 0304 	orr.w	r3, r3, #4
 800382c:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800382e:	4b24      	ldr	r3, [pc, #144]	@ (80038c0 <HAL_DMA_Start_IT+0x1f0>)
 8003830:	4a24      	ldr	r2, [pc, #144]	@ (80038c4 <HAL_DMA_Start_IT+0x1f4>)
 8003832:	4294      	cmp	r4, r2
 8003834:	bf18      	it	ne
 8003836:	429c      	cmpne	r4, r3
 8003838:	f102 0214 	add.w	r2, r2, #20
 800383c:	bf0c      	ite	eq
 800383e:	2301      	moveq	r3, #1
 8003840:	2300      	movne	r3, #0
 8003842:	4294      	cmp	r4, r2
 8003844:	bf08      	it	eq
 8003846:	f043 0301 	orreq.w	r3, r3, #1
 800384a:	3214      	adds	r2, #20
 800384c:	4294      	cmp	r4, r2
 800384e:	bf08      	it	eq
 8003850:	f043 0301 	orreq.w	r3, r3, #1
 8003854:	3214      	adds	r2, #20
 8003856:	4294      	cmp	r4, r2
 8003858:	bf08      	it	eq
 800385a:	f043 0301 	orreq.w	r3, r3, #1
 800385e:	3214      	adds	r2, #20
 8003860:	4294      	cmp	r4, r2
 8003862:	bf08      	it	eq
 8003864:	f043 0301 	orreq.w	r3, r3, #1
 8003868:	3214      	adds	r2, #20
 800386a:	4294      	cmp	r4, r2
 800386c:	bf08      	it	eq
 800386e:	f043 0301 	orreq.w	r3, r3, #1
 8003872:	3214      	adds	r2, #20
 8003874:	4294      	cmp	r4, r2
 8003876:	bf08      	it	eq
 8003878:	f043 0301 	orreq.w	r3, r3, #1
 800387c:	b17b      	cbz	r3, 800389e <HAL_DMA_Start_IT+0x1ce>
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800387e:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003880:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	03d2      	lsls	r2, r2, #15
 8003888:	f100 813e 	bmi.w	8003b08 <HAL_DMA_Start_IT+0x438>
      if(hdma->DMAmuxRequestGen != 0U)
 800388c:	f1bc 0f00 	cmp.w	ip, #0
 8003890:	d005      	beq.n	800389e <HAL_DMA_Start_IT+0x1ce>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003892:	f8dc 3000 	ldr.w	r3, [ip]
 8003896:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800389a:	f8cc 3000 	str.w	r3, [ip]
    __HAL_DMA_ENABLE(hdma);
 800389e:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038a0:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80038a2:	f043 0301 	orr.w	r3, r3, #1
 80038a6:	6023      	str	r3, [r4, #0]
}
 80038a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038ac:	40020070 	.word	0x40020070
 80038b0:	40020028 	.word	0x40020028
 80038b4:	40020040 	.word	0x40020040
 80038b8:	40020088 	.word	0x40020088
 80038bc:	400200a0 	.word	0x400200a0
 80038c0:	58025408 	.word	0x58025408
 80038c4:	5802541c 	.word	0x5802541c
 80038c8:	40020058 	.word	0x40020058
 80038cc:	40020010 	.word	0x40020010
    __HAL_DMA_DISABLE(hdma);
 80038d0:	4574      	cmp	r4, lr
 80038d2:	f000 8154 	beq.w	8003b7e <HAL_DMA_Start_IT+0x4ae>
 80038d6:	4544      	cmp	r4, r8
 80038d8:	f000 815a 	beq.w	8003b90 <HAL_DMA_Start_IT+0x4c0>
 80038dc:	f1b9 0f00 	cmp.w	r9, #0
 80038e0:	f040 811f 	bne.w	8003b22 <HAL_DMA_Start_IT+0x452>
 80038e4:	f8df c434 	ldr.w	ip, [pc, #1076]	@ 8003d1c <HAL_DMA_Start_IT+0x64c>
 80038e8:	4564      	cmp	r4, ip
 80038ea:	f000 8164 	beq.w	8003bb6 <HAL_DMA_Start_IT+0x4e6>
 80038ee:	f10c 0c18 	add.w	ip, ip, #24
 80038f2:	4564      	cmp	r4, ip
 80038f4:	f000 8180 	beq.w	8003bf8 <HAL_DMA_Start_IT+0x528>
 80038f8:	f10c 0c18 	add.w	ip, ip, #24
 80038fc:	4564      	cmp	r4, ip
 80038fe:	f000 8184 	beq.w	8003c0a <HAL_DMA_Start_IT+0x53a>
 8003902:	f50c 7c56 	add.w	ip, ip, #856	@ 0x358
 8003906:	4564      	cmp	r4, ip
 8003908:	f000 8194 	beq.w	8003c34 <HAL_DMA_Start_IT+0x564>
 800390c:	f10c 0c18 	add.w	ip, ip, #24
 8003910:	4564      	cmp	r4, ip
 8003912:	f000 81a2 	beq.w	8003c5a <HAL_DMA_Start_IT+0x58a>
 8003916:	f10c 0c18 	add.w	ip, ip, #24
 800391a:	4564      	cmp	r4, ip
 800391c:	f000 81b3 	beq.w	8003c86 <HAL_DMA_Start_IT+0x5b6>
 8003920:	f10c 0c18 	add.w	ip, ip, #24
 8003924:	4564      	cmp	r4, ip
 8003926:	f000 81b9 	beq.w	8003c9c <HAL_DMA_Start_IT+0x5cc>
 800392a:	f10c 0c18 	add.w	ip, ip, #24
 800392e:	4564      	cmp	r4, ip
 8003930:	f000 81bf 	beq.w	8003cb2 <HAL_DMA_Start_IT+0x5e2>
 8003934:	f10c 0c18 	add.w	ip, ip, #24
 8003938:	4564      	cmp	r4, ip
 800393a:	f000 81c3 	beq.w	8003cc4 <HAL_DMA_Start_IT+0x5f4>
 800393e:	f10c 0c18 	add.w	ip, ip, #24
 8003942:	4564      	cmp	r4, ip
 8003944:	f000 81cb 	beq.w	8003cde <HAL_DMA_Start_IT+0x60e>
 8003948:	f10c 0c18 	add.w	ip, ip, #24
 800394c:	4564      	cmp	r4, ip
 800394e:	f000 81cf 	beq.w	8003cf0 <HAL_DMA_Start_IT+0x620>
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003952:	f8df c3cc 	ldr.w	ip, [pc, #972]	@ 8003d20 <HAL_DMA_Start_IT+0x650>
 8003956:	f8df e3cc 	ldr.w	lr, [pc, #972]	@ 8003d24 <HAL_DMA_Start_IT+0x654>
 800395a:	4574      	cmp	r4, lr
 800395c:	bf18      	it	ne
 800395e:	4564      	cmpne	r4, ip
 8003960:	f10e 0e28 	add.w	lr, lr, #40	@ 0x28
 8003964:	bf0c      	ite	eq
 8003966:	f04f 0c01 	moveq.w	ip, #1
 800396a:	f04f 0c00 	movne.w	ip, #0
 800396e:	4574      	cmp	r4, lr
 8003970:	bf08      	it	eq
 8003972:	f04c 0c01 	orreq.w	ip, ip, #1
 8003976:	f10e 0e14 	add.w	lr, lr, #20
 800397a:	4574      	cmp	r4, lr
 800397c:	bf08      	it	eq
 800397e:	f04c 0c01 	orreq.w	ip, ip, #1
 8003982:	f10e 0e14 	add.w	lr, lr, #20
 8003986:	4574      	cmp	r4, lr
 8003988:	bf08      	it	eq
 800398a:	f04c 0c01 	orreq.w	ip, ip, #1
 800398e:	f10e 0e14 	add.w	lr, lr, #20
 8003992:	4574      	cmp	r4, lr
 8003994:	bf08      	it	eq
 8003996:	f04c 0c01 	orreq.w	ip, ip, #1
    __HAL_DMA_DISABLE(hdma);
 800399a:	f8d4 e000 	ldr.w	lr, [r4]
 800399e:	f02e 0e01 	bic.w	lr, lr, #1
 80039a2:	f8c4 e000 	str.w	lr, [r4]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80039a6:	f8df e380 	ldr.w	lr, [pc, #896]	@ 8003d28 <HAL_DMA_Start_IT+0x658>
 80039aa:	4574      	cmp	r4, lr
 80039ac:	bf08      	it	eq
 80039ae:	f04c 0c01 	orreq.w	ip, ip, #1
 80039b2:	f1bc 0f00 	cmp.w	ip, #0
 80039b6:	d103      	bne.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
 80039b8:	f8df c370 	ldr.w	ip, [pc, #880]	@ 8003d2c <HAL_DMA_Start_IT+0x65c>
 80039bc:	4564      	cmp	r4, ip
 80039be:	d14f      	bne.n	8003a60 <HAL_DMA_Start_IT+0x390>
    if(hdma->DMAmuxRequestGen != 0U)
 80039c0:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039c4:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 80039c8:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 80039ca:	f1bc 0f00 	cmp.w	ip, #0
 80039ce:	d002      	beq.n	80039d6 <HAL_DMA_Start_IT+0x306>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80039d0:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 80039d4:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80039d6:	f8df e344 	ldr.w	lr, [pc, #836]	@ 8003d1c <HAL_DMA_Start_IT+0x64c>
 80039da:	f8df 8354 	ldr.w	r8, [pc, #852]	@ 8003d30 <HAL_DMA_Start_IT+0x660>
 80039de:	4544      	cmp	r4, r8
 80039e0:	bf18      	it	ne
 80039e2:	4574      	cmpne	r4, lr
 80039e4:	f108 0818 	add.w	r8, r8, #24
 80039e8:	bf0c      	ite	eq
 80039ea:	f04f 0e01 	moveq.w	lr, #1
 80039ee:	f04f 0e00 	movne.w	lr, #0
 80039f2:	4544      	cmp	r4, r8
 80039f4:	bf08      	it	eq
 80039f6:	f04e 0e01 	orreq.w	lr, lr, #1
 80039fa:	f508 7856 	add.w	r8, r8, #856	@ 0x358
 80039fe:	4544      	cmp	r4, r8
 8003a00:	bf08      	it	eq
 8003a02:	f04e 0e01 	orreq.w	lr, lr, #1
 8003a06:	f108 0818 	add.w	r8, r8, #24
 8003a0a:	4544      	cmp	r4, r8
 8003a0c:	bf08      	it	eq
 8003a0e:	f04e 0e01 	orreq.w	lr, lr, #1
 8003a12:	f108 0818 	add.w	r8, r8, #24
 8003a16:	4544      	cmp	r4, r8
 8003a18:	bf08      	it	eq
 8003a1a:	f04e 0e01 	orreq.w	lr, lr, #1
 8003a1e:	f108 0818 	add.w	r8, r8, #24
 8003a22:	4544      	cmp	r4, r8
 8003a24:	bf08      	it	eq
 8003a26:	f04e 0e01 	orreq.w	lr, lr, #1
 8003a2a:	f108 0818 	add.w	r8, r8, #24
 8003a2e:	4544      	cmp	r4, r8
 8003a30:	bf08      	it	eq
 8003a32:	f04e 0e01 	orreq.w	lr, lr, #1
 8003a36:	f108 0818 	add.w	r8, r8, #24
 8003a3a:	4544      	cmp	r4, r8
 8003a3c:	bf08      	it	eq
 8003a3e:	f04e 0e01 	orreq.w	lr, lr, #1
 8003a42:	f108 0818 	add.w	r8, r8, #24
 8003a46:	4544      	cmp	r4, r8
 8003a48:	bf08      	it	eq
 8003a4a:	f04e 0e01 	orreq.w	lr, lr, #1
 8003a4e:	f1be 0f00 	cmp.w	lr, #0
 8003a52:	f47f ae90 	bne.w	8003776 <HAL_DMA_Start_IT+0xa6>
 8003a56:	f8df e2dc 	ldr.w	lr, [pc, #732]	@ 8003d34 <HAL_DMA_Start_IT+0x664>
 8003a5a:	4574      	cmp	r4, lr
 8003a5c:	f43f ae8b 	beq.w	8003776 <HAL_DMA_Start_IT+0xa6>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003a60:	f8df c2c0 	ldr.w	ip, [pc, #704]	@ 8003d24 <HAL_DMA_Start_IT+0x654>
 8003a64:	f8df e2b8 	ldr.w	lr, [pc, #696]	@ 8003d20 <HAL_DMA_Start_IT+0x650>
 8003a68:	4574      	cmp	r4, lr
 8003a6a:	bf18      	it	ne
 8003a6c:	4564      	cmpne	r4, ip
 8003a6e:	f10e 0e14 	add.w	lr, lr, #20
 8003a72:	bf0c      	ite	eq
 8003a74:	f04f 0c01 	moveq.w	ip, #1
 8003a78:	f04f 0c00 	movne.w	ip, #0
 8003a7c:	4574      	cmp	r4, lr
 8003a7e:	bf08      	it	eq
 8003a80:	f04c 0c01 	orreq.w	ip, ip, #1
 8003a84:	f10e 0e14 	add.w	lr, lr, #20
 8003a88:	4574      	cmp	r4, lr
 8003a8a:	bf08      	it	eq
 8003a8c:	f04c 0c01 	orreq.w	ip, ip, #1
 8003a90:	f10e 0e14 	add.w	lr, lr, #20
 8003a94:	4574      	cmp	r4, lr
 8003a96:	bf08      	it	eq
 8003a98:	f04c 0c01 	orreq.w	ip, ip, #1
 8003a9c:	f10e 0e14 	add.w	lr, lr, #20
 8003aa0:	4574      	cmp	r4, lr
 8003aa2:	bf08      	it	eq
 8003aa4:	f04c 0c01 	orreq.w	ip, ip, #1
 8003aa8:	f10e 0e14 	add.w	lr, lr, #20
 8003aac:	4574      	cmp	r4, lr
 8003aae:	bf08      	it	eq
 8003ab0:	f04c 0c01 	orreq.w	ip, ip, #1
 8003ab4:	f1bc 0f00 	cmp.w	ip, #0
 8003ab8:	d104      	bne.n	8003ac4 <HAL_DMA_Start_IT+0x3f4>
 8003aba:	f8df c270 	ldr.w	ip, [pc, #624]	@ 8003d2c <HAL_DMA_Start_IT+0x65c>
 8003abe:	4564      	cmp	r4, ip
 8003ac0:	f040 8125 	bne.w	8003d0e <HAL_DMA_Start_IT+0x63e>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003ac4:	6dc6      	ldr	r6, [r0, #92]	@ 0x5c
 8003ac6:	f04f 0c01 	mov.w	ip, #1
 8003aca:	f006 0e1f 	and.w	lr, r6, #31
 8003ace:	fa0c fc0e 	lsl.w	ip, ip, lr
 8003ad2:	f8ca c004 	str.w	ip, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003ad6:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ad8:	6883      	ldr	r3, [r0, #8]
 8003ada:	2b40      	cmp	r3, #64	@ 0x40
 8003adc:	f000 8113 	beq.w	8003d06 <HAL_DMA_Start_IT+0x636>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003ae0:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003ae2:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ae4:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003ae6:	e65e      	b.n	80037a6 <HAL_DMA_Start_IT+0xd6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003ae8:	6823      	ldr	r3, [r4, #0]
 8003aea:	f023 031e 	bic.w	r3, r3, #30
 8003aee:	f043 0316 	orr.w	r3, r3, #22
 8003af2:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8003af4:	b11a      	cbz	r2, 8003afe <HAL_DMA_Start_IT+0x42e>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003af6:	6823      	ldr	r3, [r4, #0]
 8003af8:	f043 0308 	orr.w	r3, r3, #8
 8003afc:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003afe:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	03d2      	lsls	r2, r2, #15
 8003b04:	f57f aec2 	bpl.w	800388c <HAL_DMA_Start_IT+0x1bc>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b0e:	601a      	str	r2, [r3, #0]
 8003b10:	e6bc      	b.n	800388c <HAL_DMA_Start_IT+0x1bc>
  __HAL_LOCK(hdma);
 8003b12:	2002      	movs	r0, #2
}
 8003b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return HAL_ERROR;
 8003b18:	2001      	movs	r0, #1
}
 8003b1a:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003b1c:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003b1e:	60e1      	str	r1, [r4, #12]
 8003b20:	e63d      	b.n	800379e <HAL_DMA_Start_IT+0xce>
    __HAL_DMA_DISABLE(hdma);
 8003b22:	f8df e1f0 	ldr.w	lr, [pc, #496]	@ 8003d14 <HAL_DMA_Start_IT+0x644>
 8003b26:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 8003b2a:	f02c 0c01 	bic.w	ip, ip, #1
 8003b2e:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
    if(hdma->DMAmuxRequestGen != 0U)
 8003b32:	f8d0 c06c 	ldr.w	ip, [r0, #108]	@ 0x6c
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b36:	e9d0 6719 	ldrd	r6, r7, [r0, #100]	@ 0x64
 8003b3a:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8003b3c:	f1bc 0f00 	cmp.w	ip, #0
 8003b40:	f43f ae19 	beq.w	8003776 <HAL_DMA_Start_IT+0xa6>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b44:	e9d0 671c 	ldrd	r6, r7, [r0, #112]	@ 0x70
 8003b48:	6077      	str	r7, [r6, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003b4a:	e614      	b.n	8003776 <HAL_DMA_Start_IT+0xa6>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003b4c:	4971      	ldr	r1, [pc, #452]	@ (8003d14 <HAL_DMA_Start_IT+0x644>)
 8003b4e:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8003b50:	f023 031e 	bic.w	r3, r3, #30
 8003b54:	f043 0316 	orr.w	r3, r3, #22
 8003b58:	670b      	str	r3, [r1, #112]	@ 0x70
      if(hdma->XferHalfCpltCallback != NULL)
 8003b5a:	2a00      	cmp	r2, #0
 8003b5c:	f43f ae8f 	beq.w	800387e <HAL_DMA_Start_IT+0x1ae>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8003b60:	6823      	ldr	r3, [r4, #0]
 8003b62:	f043 0308 	orr.w	r3, r3, #8
 8003b66:	6023      	str	r3, [r4, #0]
 8003b68:	e689      	b.n	800387e <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003b6a:	496a      	ldr	r1, [pc, #424]	@ (8003d14 <HAL_DMA_Start_IT+0x644>)
 8003b6c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b6e:	f023 031e 	bic.w	r3, r3, #30
 8003b72:	f043 0316 	orr.w	r3, r3, #22
 8003b76:	640b      	str	r3, [r1, #64]	@ 0x40
      if(hdma->XferHalfCpltCallback != NULL)
 8003b78:	2a00      	cmp	r2, #0
 8003b7a:	d1f1      	bne.n	8003b60 <HAL_DMA_Start_IT+0x490>
 8003b7c:	e67f      	b.n	800387e <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003b7e:	f8df e194 	ldr.w	lr, [pc, #404]	@ 8003d14 <HAL_DMA_Start_IT+0x644>
 8003b82:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 8003b86:	f02c 0c01 	bic.w	ip, ip, #1
 8003b8a:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003b8e:	e5e2      	b.n	8003756 <HAL_DMA_Start_IT+0x86>
    __HAL_DMA_DISABLE(hdma);
 8003b90:	f8df e180 	ldr.w	lr, [pc, #384]	@ 8003d14 <HAL_DMA_Start_IT+0x644>
 8003b94:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8003b98:	f02c 0c01 	bic.w	ip, ip, #1
 8003b9c:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003ba0:	e7c7      	b.n	8003b32 <HAL_DMA_Start_IT+0x462>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003ba2:	495c      	ldr	r1, [pc, #368]	@ (8003d14 <HAL_DMA_Start_IT+0x644>)
 8003ba4:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 8003ba6:	f023 031e 	bic.w	r3, r3, #30
 8003baa:	f043 0316 	orr.w	r3, r3, #22
 8003bae:	658b      	str	r3, [r1, #88]	@ 0x58
      if(hdma->XferHalfCpltCallback != NULL)
 8003bb0:	2a00      	cmp	r2, #0
 8003bb2:	d1d5      	bne.n	8003b60 <HAL_DMA_Start_IT+0x490>
 8003bb4:	e663      	b.n	800387e <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003bb6:	f8df e15c 	ldr.w	lr, [pc, #348]	@ 8003d14 <HAL_DMA_Start_IT+0x644>
 8003bba:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 8003bbe:	f02c 0c01 	bic.w	ip, ip, #1
 8003bc2:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003bc6:	e6fb      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003bc8:	4952      	ldr	r1, [pc, #328]	@ (8003d14 <HAL_DMA_Start_IT+0x644>)
 8003bca:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 8003bce:	f023 031e 	bic.w	r3, r3, #30
 8003bd2:	f043 0316 	orr.w	r3, r3, #22
 8003bd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      if(hdma->XferHalfCpltCallback != NULL)
 8003bda:	2a00      	cmp	r2, #0
 8003bdc:	d1c0      	bne.n	8003b60 <HAL_DMA_Start_IT+0x490>
 8003bde:	e64e      	b.n	800387e <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003be0:	494c      	ldr	r1, [pc, #304]	@ (8003d14 <HAL_DMA_Start_IT+0x644>)
 8003be2:	f8d1 30a0 	ldr.w	r3, [r1, #160]	@ 0xa0
 8003be6:	f023 031e 	bic.w	r3, r3, #30
 8003bea:	f043 0316 	orr.w	r3, r3, #22
 8003bee:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
      if(hdma->XferHalfCpltCallback != NULL)
 8003bf2:	2a00      	cmp	r2, #0
 8003bf4:	d1b4      	bne.n	8003b60 <HAL_DMA_Start_IT+0x490>
 8003bf6:	e642      	b.n	800387e <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003bf8:	f8df e118 	ldr.w	lr, [pc, #280]	@ 8003d14 <HAL_DMA_Start_IT+0x644>
 8003bfc:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 8003c00:	f02c 0c01 	bic.w	ip, ip, #1
 8003c04:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c08:	e6da      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8003c0a:	f8df e108 	ldr.w	lr, [pc, #264]	@ 8003d14 <HAL_DMA_Start_IT+0x644>
 8003c0e:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 8003c12:	f02c 0c01 	bic.w	ip, ip, #1
 8003c16:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c1a:	e6d1      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003c1c:	493d      	ldr	r1, [pc, #244]	@ (8003d14 <HAL_DMA_Start_IT+0x644>)
 8003c1e:	f8d1 30b8 	ldr.w	r3, [r1, #184]	@ 0xb8
 8003c22:	f023 031e 	bic.w	r3, r3, #30
 8003c26:	f043 0316 	orr.w	r3, r3, #22
 8003c2a:	f8c1 30b8 	str.w	r3, [r1, #184]	@ 0xb8
      if(hdma->XferHalfCpltCallback != NULL)
 8003c2e:	2a00      	cmp	r2, #0
 8003c30:	d196      	bne.n	8003b60 <HAL_DMA_Start_IT+0x490>
 8003c32:	e624      	b.n	800387e <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003c34:	f8df e0e0 	ldr.w	lr, [pc, #224]	@ 8003d18 <HAL_DMA_Start_IT+0x648>
 8003c38:	f8de c010 	ldr.w	ip, [lr, #16]
 8003c3c:	f02c 0c01 	bic.w	ip, ip, #1
 8003c40:	f8ce c010 	str.w	ip, [lr, #16]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c44:	e6bc      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003c46:	4934      	ldr	r1, [pc, #208]	@ (8003d18 <HAL_DMA_Start_IT+0x648>)
 8003c48:	690b      	ldr	r3, [r1, #16]
 8003c4a:	f023 031e 	bic.w	r3, r3, #30
 8003c4e:	f043 0316 	orr.w	r3, r3, #22
 8003c52:	610b      	str	r3, [r1, #16]
      if(hdma->XferHalfCpltCallback != NULL)
 8003c54:	2a00      	cmp	r2, #0
 8003c56:	d183      	bne.n	8003b60 <HAL_DMA_Start_IT+0x490>
 8003c58:	e611      	b.n	800387e <HAL_DMA_Start_IT+0x1ae>
    __HAL_DMA_DISABLE(hdma);
 8003c5a:	f8df e0bc 	ldr.w	lr, [pc, #188]	@ 8003d18 <HAL_DMA_Start_IT+0x648>
 8003c5e:	f8de c028 	ldr.w	ip, [lr, #40]	@ 0x28
 8003c62:	f02c 0c01 	bic.w	ip, ip, #1
 8003c66:	f8ce c028 	str.w	ip, [lr, #40]	@ 0x28
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c6a:	e6a9      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003c6c:	492a      	ldr	r1, [pc, #168]	@ (8003d18 <HAL_DMA_Start_IT+0x648>)
 8003c6e:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8003c70:	f023 031e 	bic.w	r3, r3, #30
 8003c74:	f043 0316 	orr.w	r3, r3, #22
 8003c78:	628b      	str	r3, [r1, #40]	@ 0x28
      if(hdma->XferHalfCpltCallback != NULL)
 8003c7a:	2a00      	cmp	r2, #0
 8003c7c:	f47f af70 	bne.w	8003b60 <HAL_DMA_Start_IT+0x490>
 8003c80:	e5fd      	b.n	800387e <HAL_DMA_Start_IT+0x1ae>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003c82:	4925      	ldr	r1, [pc, #148]	@ (8003d18 <HAL_DMA_Start_IT+0x648>)
 8003c84:	e772      	b.n	8003b6c <HAL_DMA_Start_IT+0x49c>
    __HAL_DMA_DISABLE(hdma);
 8003c86:	f8df e090 	ldr.w	lr, [pc, #144]	@ 8003d18 <HAL_DMA_Start_IT+0x648>
 8003c8a:	f8de c040 	ldr.w	ip, [lr, #64]	@ 0x40
 8003c8e:	f02c 0c01 	bic.w	ip, ip, #1
 8003c92:	f8ce c040 	str.w	ip, [lr, #64]	@ 0x40
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c96:	e693      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003c98:	491f      	ldr	r1, [pc, #124]	@ (8003d18 <HAL_DMA_Start_IT+0x648>)
 8003c9a:	e783      	b.n	8003ba4 <HAL_DMA_Start_IT+0x4d4>
    __HAL_DMA_DISABLE(hdma);
 8003c9c:	f8df e078 	ldr.w	lr, [pc, #120]	@ 8003d18 <HAL_DMA_Start_IT+0x648>
 8003ca0:	f8de c058 	ldr.w	ip, [lr, #88]	@ 0x58
 8003ca4:	f02c 0c01 	bic.w	ip, ip, #1
 8003ca8:	f8ce c058 	str.w	ip, [lr, #88]	@ 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003cac:	e688      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003cae:	491a      	ldr	r1, [pc, #104]	@ (8003d18 <HAL_DMA_Start_IT+0x648>)
 8003cb0:	e74d      	b.n	8003b4e <HAL_DMA_Start_IT+0x47e>
    __HAL_DMA_DISABLE(hdma);
 8003cb2:	f8df e064 	ldr.w	lr, [pc, #100]	@ 8003d18 <HAL_DMA_Start_IT+0x648>
 8003cb6:	f8de c070 	ldr.w	ip, [lr, #112]	@ 0x70
 8003cba:	f02c 0c01 	bic.w	ip, ip, #1
 8003cbe:	f8ce c070 	str.w	ip, [lr, #112]	@ 0x70
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003cc2:	e67d      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8003cc4:	f8df e050 	ldr.w	lr, [pc, #80]	@ 8003d18 <HAL_DMA_Start_IT+0x648>
 8003cc8:	f8de c088 	ldr.w	ip, [lr, #136]	@ 0x88
 8003ccc:	f02c 0c01 	bic.w	ip, ip, #1
 8003cd0:	f8ce c088 	str.w	ip, [lr, #136]	@ 0x88
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003cd4:	e674      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003cd6:	4910      	ldr	r1, [pc, #64]	@ (8003d18 <HAL_DMA_Start_IT+0x648>)
 8003cd8:	e777      	b.n	8003bca <HAL_DMA_Start_IT+0x4fa>
 8003cda:	490f      	ldr	r1, [pc, #60]	@ (8003d18 <HAL_DMA_Start_IT+0x648>)
 8003cdc:	e781      	b.n	8003be2 <HAL_DMA_Start_IT+0x512>
    __HAL_DMA_DISABLE(hdma);
 8003cde:	f8df e038 	ldr.w	lr, [pc, #56]	@ 8003d18 <HAL_DMA_Start_IT+0x648>
 8003ce2:	f8de c0a0 	ldr.w	ip, [lr, #160]	@ 0xa0
 8003ce6:	f02c 0c01 	bic.w	ip, ip, #1
 8003cea:	f8ce c0a0 	str.w	ip, [lr, #160]	@ 0xa0
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003cee:	e667      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
    __HAL_DMA_DISABLE(hdma);
 8003cf0:	f8df e024 	ldr.w	lr, [pc, #36]	@ 8003d18 <HAL_DMA_Start_IT+0x648>
 8003cf4:	f8de c0b8 	ldr.w	ip, [lr, #184]	@ 0xb8
 8003cf8:	f02c 0c01 	bic.w	ip, ip, #1
 8003cfc:	f8ce c0b8 	str.w	ip, [lr, #184]	@ 0xb8
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003d00:	e65e      	b.n	80039c0 <HAL_DMA_Start_IT+0x2f0>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8003d02:	4905      	ldr	r1, [pc, #20]	@ (8003d18 <HAL_DMA_Start_IT+0x648>)
 8003d04:	e78b      	b.n	8003c1e <HAL_DMA_Start_IT+0x54e>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003d06:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003d08:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003d0a:	60e1      	str	r1, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003d0c:	e54b      	b.n	80037a6 <HAL_DMA_Start_IT+0xd6>
 8003d0e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003d10:	e555      	b.n	80037be <HAL_DMA_Start_IT+0xee>
 8003d12:	bf00      	nop
 8003d14:	40020000 	.word	0x40020000
 8003d18:	40020400 	.word	0x40020400
 8003d1c:	40020088 	.word	0x40020088
 8003d20:	5802541c 	.word	0x5802541c
 8003d24:	58025408 	.word	0x58025408
 8003d28:	58025480 	.word	0x58025480
 8003d2c:	58025494 	.word	0x58025494
 8003d30:	400200a0 	.word	0x400200a0
 8003d34:	400204b8 	.word	0x400204b8

08003d38 <HAL_DMA_IRQHandler>:
{
 8003d38:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 8003d3a:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d3c:	4b94      	ldr	r3, [pc, #592]	@ (8003f90 <HAL_DMA_IRQHandler+0x258>)
{
 8003d3e:	b083      	sub	sp, #12
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d40:	6d85      	ldr	r5, [r0, #88]	@ 0x58
{
 8003d42:	4607      	mov	r7, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8003d44:	681e      	ldr	r6, [r3, #0]
  __IO uint32_t count = 0U;
 8003d46:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d48:	4b92      	ldr	r3, [pc, #584]	@ (8003f94 <HAL_DMA_IRQHandler+0x25c>)
 8003d4a:	6802      	ldr	r2, [r0, #0]
 8003d4c:	4892      	ldr	r0, [pc, #584]	@ (8003f98 <HAL_DMA_IRQHandler+0x260>)
  tmpisr_dma  = regs_dma->ISR;
 8003d4e:	682c      	ldr	r4, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d50:	4282      	cmp	r2, r0
 8003d52:	bf18      	it	ne
 8003d54:	429a      	cmpne	r2, r3
 8003d56:	f100 0018 	add.w	r0, r0, #24
  tmpisr_bdma = regs_bdma->ISR;
 8003d5a:	6829      	ldr	r1, [r5, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d5c:	bf0c      	ite	eq
 8003d5e:	2301      	moveq	r3, #1
 8003d60:	2300      	movne	r3, #0
 8003d62:	4282      	cmp	r2, r0
 8003d64:	bf08      	it	eq
 8003d66:	f043 0301 	orreq.w	r3, r3, #1
 8003d6a:	3018      	adds	r0, #24
 8003d6c:	4282      	cmp	r2, r0
 8003d6e:	bf08      	it	eq
 8003d70:	f043 0301 	orreq.w	r3, r3, #1
 8003d74:	3018      	adds	r0, #24
 8003d76:	4282      	cmp	r2, r0
 8003d78:	bf08      	it	eq
 8003d7a:	f043 0301 	orreq.w	r3, r3, #1
 8003d7e:	3018      	adds	r0, #24
 8003d80:	4282      	cmp	r2, r0
 8003d82:	bf08      	it	eq
 8003d84:	f043 0301 	orreq.w	r3, r3, #1
 8003d88:	3018      	adds	r0, #24
 8003d8a:	4282      	cmp	r2, r0
 8003d8c:	bf08      	it	eq
 8003d8e:	f043 0301 	orreq.w	r3, r3, #1
 8003d92:	3018      	adds	r0, #24
 8003d94:	4282      	cmp	r2, r0
 8003d96:	bf08      	it	eq
 8003d98:	f043 0301 	orreq.w	r3, r3, #1
 8003d9c:	f500 7056 	add.w	r0, r0, #856	@ 0x358
 8003da0:	4282      	cmp	r2, r0
 8003da2:	bf08      	it	eq
 8003da4:	f043 0301 	orreq.w	r3, r3, #1
 8003da8:	3018      	adds	r0, #24
 8003daa:	4282      	cmp	r2, r0
 8003dac:	bf08      	it	eq
 8003dae:	f043 0301 	orreq.w	r3, r3, #1
 8003db2:	3018      	adds	r0, #24
 8003db4:	4282      	cmp	r2, r0
 8003db6:	bf08      	it	eq
 8003db8:	f043 0301 	orreq.w	r3, r3, #1
 8003dbc:	3018      	adds	r0, #24
 8003dbe:	4282      	cmp	r2, r0
 8003dc0:	bf08      	it	eq
 8003dc2:	f043 0301 	orreq.w	r3, r3, #1
 8003dc6:	3018      	adds	r0, #24
 8003dc8:	4282      	cmp	r2, r0
 8003dca:	bf08      	it	eq
 8003dcc:	f043 0301 	orreq.w	r3, r3, #1
 8003dd0:	3018      	adds	r0, #24
 8003dd2:	4282      	cmp	r2, r0
 8003dd4:	bf08      	it	eq
 8003dd6:	f043 0301 	orreq.w	r3, r3, #1
 8003dda:	3018      	adds	r0, #24
 8003ddc:	4282      	cmp	r2, r0
 8003dde:	bf08      	it	eq
 8003de0:	f043 0301 	orreq.w	r3, r3, #1
 8003de4:	b91b      	cbnz	r3, 8003dee <HAL_DMA_IRQHandler+0xb6>
 8003de6:	4b6d      	ldr	r3, [pc, #436]	@ (8003f9c <HAL_DMA_IRQHandler+0x264>)
 8003de8:	429a      	cmp	r2, r3
 8003dea:	f040 812f 	bne.w	800404c <HAL_DMA_IRQHandler+0x314>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003dee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003df0:	2108      	movs	r1, #8
 8003df2:	f003 031f 	and.w	r3, r3, #31
 8003df6:	4099      	lsls	r1, r3
 8003df8:	4221      	tst	r1, r4
 8003dfa:	d00b      	beq.n	8003e14 <HAL_DMA_IRQHandler+0xdc>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003dfc:	6810      	ldr	r0, [r2, #0]
 8003dfe:	0740      	lsls	r0, r0, #29
 8003e00:	d508      	bpl.n	8003e14 <HAL_DMA_IRQHandler+0xdc>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003e02:	6810      	ldr	r0, [r2, #0]
 8003e04:	f020 0004 	bic.w	r0, r0, #4
 8003e08:	6010      	str	r0, [r2, #0]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e0a:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003e0c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e0e:	f041 0101 	orr.w	r1, r1, #1
 8003e12:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e14:	fa24 f103 	lsr.w	r1, r4, r3
 8003e18:	07c8      	lsls	r0, r1, #31
 8003e1a:	d509      	bpl.n	8003e30 <HAL_DMA_IRQHandler+0xf8>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003e1c:	6951      	ldr	r1, [r2, #20]
 8003e1e:	0609      	lsls	r1, r1, #24
 8003e20:	d506      	bpl.n	8003e30 <HAL_DMA_IRQHandler+0xf8>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e22:	2101      	movs	r1, #1
 8003e24:	4099      	lsls	r1, r3
 8003e26:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003e28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e2a:	f041 0102 	orr.w	r1, r1, #2
 8003e2e:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e30:	2104      	movs	r1, #4
 8003e32:	4099      	lsls	r1, r3
 8003e34:	4221      	tst	r1, r4
 8003e36:	d007      	beq.n	8003e48 <HAL_DMA_IRQHandler+0x110>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003e38:	6810      	ldr	r0, [r2, #0]
 8003e3a:	0780      	lsls	r0, r0, #30
 8003e3c:	d504      	bpl.n	8003e48 <HAL_DMA_IRQHandler+0x110>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e3e:	60a9      	str	r1, [r5, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003e40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e42:	f041 0104 	orr.w	r1, r1, #4
 8003e46:	6579      	str	r1, [r7, #84]	@ 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e48:	2110      	movs	r1, #16
 8003e4a:	4099      	lsls	r1, r3
 8003e4c:	4221      	tst	r1, r4
 8003e4e:	f000 80b0 	beq.w	8003fb2 <HAL_DMA_IRQHandler+0x27a>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003e52:	6810      	ldr	r0, [r2, #0]
 8003e54:	0700      	lsls	r0, r0, #28
 8003e56:	f140 80ac 	bpl.w	8003fb2 <HAL_DMA_IRQHandler+0x27a>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003e5a:	60a9      	str	r1, [r5, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003e5c:	6811      	ldr	r1, [r2, #0]
 8003e5e:	f411 2f80 	tst.w	r1, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003e62:	6811      	ldr	r1, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003e64:	f040 809e 	bne.w	8003fa4 <HAL_DMA_IRQHandler+0x26c>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003e68:	05c9      	lsls	r1, r1, #23
 8003e6a:	d403      	bmi.n	8003e74 <HAL_DMA_IRQHandler+0x13c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003e6c:	6811      	ldr	r1, [r2, #0]
 8003e6e:	f021 0108 	bic.w	r1, r1, #8
 8003e72:	6011      	str	r1, [r2, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8003e74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e76:	2900      	cmp	r1, #0
 8003e78:	f000 809b 	beq.w	8003fb2 <HAL_DMA_IRQHandler+0x27a>
            hdma->XferHalfCpltCallback(hdma);
 8003e7c:	4638      	mov	r0, r7
 8003e7e:	4788      	blx	r1
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003e80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e82:	2120      	movs	r1, #32
 8003e84:	f003 031f 	and.w	r3, r3, #31
 8003e88:	4099      	lsls	r1, r3
 8003e8a:	4221      	tst	r1, r4
 8003e8c:	d053      	beq.n	8003f36 <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	4840      	ldr	r0, [pc, #256]	@ (8003f94 <HAL_DMA_IRQHandler+0x25c>)
 8003e92:	4c41      	ldr	r4, [pc, #260]	@ (8003f98 <HAL_DMA_IRQHandler+0x260>)
 8003e94:	42a2      	cmp	r2, r4
 8003e96:	bf18      	it	ne
 8003e98:	4282      	cmpne	r2, r0
 8003e9a:	f104 0418 	add.w	r4, r4, #24
 8003e9e:	bf0c      	ite	eq
 8003ea0:	2001      	moveq	r0, #1
 8003ea2:	2000      	movne	r0, #0
 8003ea4:	42a2      	cmp	r2, r4
 8003ea6:	bf08      	it	eq
 8003ea8:	f040 0001 	orreq.w	r0, r0, #1
 8003eac:	3418      	adds	r4, #24
 8003eae:	42a2      	cmp	r2, r4
 8003eb0:	bf08      	it	eq
 8003eb2:	f040 0001 	orreq.w	r0, r0, #1
 8003eb6:	3418      	adds	r4, #24
 8003eb8:	42a2      	cmp	r2, r4
 8003eba:	bf08      	it	eq
 8003ebc:	f040 0001 	orreq.w	r0, r0, #1
 8003ec0:	3418      	adds	r4, #24
 8003ec2:	42a2      	cmp	r2, r4
 8003ec4:	bf08      	it	eq
 8003ec6:	f040 0001 	orreq.w	r0, r0, #1
 8003eca:	3418      	adds	r4, #24
 8003ecc:	42a2      	cmp	r2, r4
 8003ece:	bf08      	it	eq
 8003ed0:	f040 0001 	orreq.w	r0, r0, #1
 8003ed4:	3418      	adds	r4, #24
 8003ed6:	42a2      	cmp	r2, r4
 8003ed8:	bf08      	it	eq
 8003eda:	f040 0001 	orreq.w	r0, r0, #1
 8003ede:	f504 7456 	add.w	r4, r4, #856	@ 0x358
 8003ee2:	42a2      	cmp	r2, r4
 8003ee4:	bf08      	it	eq
 8003ee6:	f040 0001 	orreq.w	r0, r0, #1
 8003eea:	3418      	adds	r4, #24
 8003eec:	42a2      	cmp	r2, r4
 8003eee:	bf08      	it	eq
 8003ef0:	f040 0001 	orreq.w	r0, r0, #1
 8003ef4:	3418      	adds	r4, #24
 8003ef6:	42a2      	cmp	r2, r4
 8003ef8:	bf08      	it	eq
 8003efa:	f040 0001 	orreq.w	r0, r0, #1
 8003efe:	3418      	adds	r4, #24
 8003f00:	42a2      	cmp	r2, r4
 8003f02:	bf08      	it	eq
 8003f04:	f040 0001 	orreq.w	r0, r0, #1
 8003f08:	3418      	adds	r4, #24
 8003f0a:	42a2      	cmp	r2, r4
 8003f0c:	bf08      	it	eq
 8003f0e:	f040 0001 	orreq.w	r0, r0, #1
 8003f12:	3418      	adds	r4, #24
 8003f14:	42a2      	cmp	r2, r4
 8003f16:	bf08      	it	eq
 8003f18:	f040 0001 	orreq.w	r0, r0, #1
 8003f1c:	3418      	adds	r4, #24
 8003f1e:	42a2      	cmp	r2, r4
 8003f20:	bf08      	it	eq
 8003f22:	f040 0001 	orreq.w	r0, r0, #1
 8003f26:	2800      	cmp	r0, #0
 8003f28:	d147      	bne.n	8003fba <HAL_DMA_IRQHandler+0x282>
 8003f2a:	481c      	ldr	r0, [pc, #112]	@ (8003f9c <HAL_DMA_IRQHandler+0x264>)
 8003f2c:	4282      	cmp	r2, r0
 8003f2e:	d044      	beq.n	8003fba <HAL_DMA_IRQHandler+0x282>
 8003f30:	6810      	ldr	r0, [r2, #0]
 8003f32:	0780      	lsls	r0, r0, #30
 8003f34:	d444      	bmi.n	8003fc0 <HAL_DMA_IRQHandler+0x288>
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d070      	beq.n	800401e <HAL_DMA_IRQHandler+0x2e6>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003f3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003f3e:	07dc      	lsls	r4, r3, #31
 8003f40:	d51e      	bpl.n	8003f80 <HAL_DMA_IRQHandler+0x248>
        __HAL_DMA_DISABLE(hdma);
 8003f42:	683a      	ldr	r2, [r7, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8003f44:	2104      	movs	r1, #4
 8003f46:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f4a:	4915      	ldr	r1, [pc, #84]	@ (8003fa0 <HAL_DMA_IRQHandler+0x268>)
        __HAL_DMA_DISABLE(hdma);
 8003f4c:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f4e:	fba1 6106 	umull	r6, r1, r1, r6
        __HAL_DMA_DISABLE(hdma);
 8003f52:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8003f56:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	e002      	b.n	8003f62 <HAL_DMA_IRQHandler+0x22a>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003f5c:	6813      	ldr	r3, [r2, #0]
 8003f5e:	07d8      	lsls	r0, r3, #31
 8003f60:	d504      	bpl.n	8003f6c <HAL_DMA_IRQHandler+0x234>
          if (++count > timeout)
 8003f62:	9b01      	ldr	r3, [sp, #4]
 8003f64:	3301      	adds	r3, #1
 8003f66:	428b      	cmp	r3, r1
 8003f68:	9301      	str	r3, [sp, #4]
 8003f6a:	d9f7      	bls.n	8003f5c <HAL_DMA_IRQHandler+0x224>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003f6c:	6813      	ldr	r3, [r2, #0]
 8003f6e:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 8003f70:	bf4c      	ite	mi
 8003f72:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 8003f74:	2301      	movpl	r3, #1
 8003f76:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
      if(hdma->XferErrorCallback != NULL)
 8003f80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d04b      	beq.n	800401e <HAL_DMA_IRQHandler+0x2e6>
          hdma->XferCpltCallback(hdma);
 8003f86:	4638      	mov	r0, r7
}
 8003f88:	b003      	add	sp, #12
 8003f8a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferCpltCallback(hdma);
 8003f8e:	4718      	bx	r3
 8003f90:	24000004 	.word	0x24000004
 8003f94:	40020010 	.word	0x40020010
 8003f98:	40020028 	.word	0x40020028
 8003f9c:	400204b8 	.word	0x400204b8
 8003fa0:	1b4e81b5 	.word	0x1b4e81b5
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003fa4:	0308      	lsls	r0, r1, #12
 8003fa6:	f57f af65 	bpl.w	8003e74 <HAL_DMA_IRQHandler+0x13c>
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003faa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003fac:	2900      	cmp	r1, #0
 8003fae:	f47f af65 	bne.w	8003e7c <HAL_DMA_IRQHandler+0x144>
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003fb2:	2120      	movs	r1, #32
 8003fb4:	4099      	lsls	r1, r3
 8003fb6:	420c      	tst	r4, r1
 8003fb8:	d0bd      	beq.n	8003f36 <HAL_DMA_IRQHandler+0x1fe>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003fba:	6810      	ldr	r0, [r2, #0]
 8003fbc:	06c4      	lsls	r4, r0, #27
 8003fbe:	d5ba      	bpl.n	8003f36 <HAL_DMA_IRQHandler+0x1fe>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003fc0:	60a9      	str	r1, [r5, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003fc2:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 8003fc6:	2904      	cmp	r1, #4
 8003fc8:	d00e      	beq.n	8003fe8 <HAL_DMA_IRQHandler+0x2b0>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003fca:	6813      	ldr	r3, [r2, #0]
 8003fcc:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003fd0:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003fd2:	d026      	beq.n	8004022 <HAL_DMA_IRQHandler+0x2ea>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003fd4:	031d      	lsls	r5, r3, #12
 8003fd6:	d531      	bpl.n	800403c <HAL_DMA_IRQHandler+0x304>
          if(hdma->XferCpltCallback != NULL)
 8003fd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0ab      	beq.n	8003f36 <HAL_DMA_IRQHandler+0x1fe>
            hdma->XferCpltCallback(hdma);
 8003fde:	4638      	mov	r0, r7
 8003fe0:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003fe4:	b1db      	cbz	r3, 800401e <HAL_DMA_IRQHandler+0x2e6>
 8003fe6:	e7a9      	b.n	8003f3c <HAL_DMA_IRQHandler+0x204>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003fe8:	6811      	ldr	r1, [r2, #0]
 8003fea:	f021 0116 	bic.w	r1, r1, #22
 8003fee:	6011      	str	r1, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003ff0:	6951      	ldr	r1, [r2, #20]
 8003ff2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8003ff6:	6151      	str	r1, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ff8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ffa:	b319      	cbz	r1, 8004044 <HAL_DMA_IRQHandler+0x30c>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003ffc:	6811      	ldr	r1, [r2, #0]
 8003ffe:	f021 0108 	bic.w	r1, r1, #8
 8004002:	6011      	str	r1, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004004:	223f      	movs	r2, #63	@ 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 8004006:	2101      	movs	r1, #1
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004008:	fa02 f303 	lsl.w	r3, r2, r3
          __HAL_UNLOCK(hdma);
 800400c:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800400e:	60ab      	str	r3, [r5, #8]
          if(hdma->XferAbortCallback != NULL)
 8004010:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8004012:	f887 1035 	strb.w	r1, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8004016:	f887 2034 	strb.w	r2, [r7, #52]	@ 0x34
          if(hdma->XferAbortCallback != NULL)
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1b3      	bne.n	8003f86 <HAL_DMA_IRQHandler+0x24e>
}
 800401e:	b003      	add	sp, #12
 8004020:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004022:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8004026:	d1d7      	bne.n	8003fd8 <HAL_DMA_IRQHandler+0x2a0>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8004028:	6811      	ldr	r1, [r2, #0]
 800402a:	f021 0110 	bic.w	r1, r1, #16
 800402e:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8004030:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8004032:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            hdma->State = HAL_DMA_STATE_READY;
 8004036:	f887 2035 	strb.w	r2, [r7, #53]	@ 0x35
            __HAL_UNLOCK(hdma);
 800403a:	e7cd      	b.n	8003fd8 <HAL_DMA_IRQHandler+0x2a0>
            if(hdma->XferM1CpltCallback != NULL)
 800403c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800403e:	2b00      	cmp	r3, #0
 8004040:	d1cd      	bne.n	8003fde <HAL_DMA_IRQHandler+0x2a6>
 8004042:	e778      	b.n	8003f36 <HAL_DMA_IRQHandler+0x1fe>
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004044:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004046:	2900      	cmp	r1, #0
 8004048:	d1d8      	bne.n	8003ffc <HAL_DMA_IRQHandler+0x2c4>
 800404a:	e7db      	b.n	8004004 <HAL_DMA_IRQHandler+0x2cc>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800404c:	4b40      	ldr	r3, [pc, #256]	@ (8004150 <HAL_DMA_IRQHandler+0x418>)
 800404e:	4841      	ldr	r0, [pc, #260]	@ (8004154 <HAL_DMA_IRQHandler+0x41c>)
 8004050:	4282      	cmp	r2, r0
 8004052:	bf18      	it	ne
 8004054:	429a      	cmpne	r2, r3
 8004056:	f100 0014 	add.w	r0, r0, #20
 800405a:	bf0c      	ite	eq
 800405c:	2301      	moveq	r3, #1
 800405e:	2300      	movne	r3, #0
 8004060:	4282      	cmp	r2, r0
 8004062:	bf08      	it	eq
 8004064:	f043 0301 	orreq.w	r3, r3, #1
 8004068:	3014      	adds	r0, #20
 800406a:	4282      	cmp	r2, r0
 800406c:	bf08      	it	eq
 800406e:	f043 0301 	orreq.w	r3, r3, #1
 8004072:	3014      	adds	r0, #20
 8004074:	4282      	cmp	r2, r0
 8004076:	bf08      	it	eq
 8004078:	f043 0301 	orreq.w	r3, r3, #1
 800407c:	3014      	adds	r0, #20
 800407e:	4282      	cmp	r2, r0
 8004080:	bf08      	it	eq
 8004082:	f043 0301 	orreq.w	r3, r3, #1
 8004086:	3014      	adds	r0, #20
 8004088:	4282      	cmp	r2, r0
 800408a:	bf08      	it	eq
 800408c:	f043 0301 	orreq.w	r3, r3, #1
 8004090:	b913      	cbnz	r3, 8004098 <HAL_DMA_IRQHandler+0x360>
 8004092:	4b31      	ldr	r3, [pc, #196]	@ (8004158 <HAL_DMA_IRQHandler+0x420>)
 8004094:	429a      	cmp	r2, r3
 8004096:	d1c2      	bne.n	800401e <HAL_DMA_IRQHandler+0x2e6>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004098:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800409a:	2404      	movs	r4, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800409c:	6813      	ldr	r3, [r2, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800409e:	f000 001f 	and.w	r0, r0, #31
 80040a2:	4084      	lsls	r4, r0
 80040a4:	420c      	tst	r4, r1
 80040a6:	d00b      	beq.n	80040c0 <HAL_DMA_IRQHandler+0x388>
 80040a8:	075e      	lsls	r6, r3, #29
 80040aa:	d509      	bpl.n	80040c0 <HAL_DMA_IRQHandler+0x388>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040ac:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80040ae:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040b0:	d532      	bpl.n	8004118 <HAL_DMA_IRQHandler+0x3e0>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80040b2:	03da      	lsls	r2, r3, #15
 80040b4:	d436      	bmi.n	8004124 <HAL_DMA_IRQHandler+0x3ec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80040b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f47f af64 	bne.w	8003f86 <HAL_DMA_IRQHandler+0x24e>
 80040be:	e7ae      	b.n	800401e <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80040c0:	2402      	movs	r4, #2
 80040c2:	4084      	lsls	r4, r0
 80040c4:	420c      	tst	r4, r1
 80040c6:	d00b      	beq.n	80040e0 <HAL_DMA_IRQHandler+0x3a8>
 80040c8:	079e      	lsls	r6, r3, #30
 80040ca:	d509      	bpl.n	80040e0 <HAL_DMA_IRQHandler+0x3a8>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040cc:	0419      	lsls	r1, r3, #16
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80040ce:	606c      	str	r4, [r5, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040d0:	d52d      	bpl.n	800412e <HAL_DMA_IRQHandler+0x3f6>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80040d2:	03da      	lsls	r2, r3, #15
 80040d4:	d437      	bmi.n	8004146 <HAL_DMA_IRQHandler+0x40e>
          if(hdma->XferM1CpltCallback != NULL)
 80040d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f47f af54 	bne.w	8003f86 <HAL_DMA_IRQHandler+0x24e>
 80040de:	e79e      	b.n	800401e <HAL_DMA_IRQHandler+0x2e6>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80040e0:	2408      	movs	r4, #8
 80040e2:	4084      	lsls	r4, r0
 80040e4:	420c      	tst	r4, r1
 80040e6:	d09a      	beq.n	800401e <HAL_DMA_IRQHandler+0x2e6>
 80040e8:	071b      	lsls	r3, r3, #28
 80040ea:	d598      	bpl.n	800401e <HAL_DMA_IRQHandler+0x2e6>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040ec:	6813      	ldr	r3, [r2, #0]
      __HAL_UNLOCK(hdma);
 80040ee:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040f0:	f023 030e 	bic.w	r3, r3, #14
 80040f4:	6013      	str	r3, [r2, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80040f6:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 80040f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80040fa:	fa03 f000 	lsl.w	r0, r3, r0
 80040fe:	6068      	str	r0, [r5, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004100:	657b      	str	r3, [r7, #84]	@ 0x54
      __HAL_UNLOCK(hdma);
 8004102:	f887 1034 	strb.w	r1, [r7, #52]	@ 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8004106:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
      if (hdma->XferErrorCallback != NULL)
 800410a:	2a00      	cmp	r2, #0
 800410c:	d087      	beq.n	800401e <HAL_DMA_IRQHandler+0x2e6>
        hdma->XferErrorCallback(hdma);
 800410e:	4638      	mov	r0, r7
}
 8004110:	b003      	add	sp, #12
 8004112:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
        hdma->XferErrorCallback(hdma);
 8004116:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004118:	069b      	lsls	r3, r3, #26
 800411a:	d403      	bmi.n	8004124 <HAL_DMA_IRQHandler+0x3ec>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800411c:	6813      	ldr	r3, [r2, #0]
 800411e:	f023 0304 	bic.w	r3, r3, #4
 8004122:	6013      	str	r3, [r2, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 8004124:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004126:	2b00      	cmp	r3, #0
 8004128:	f47f af2d 	bne.w	8003f86 <HAL_DMA_IRQHandler+0x24e>
 800412c:	e777      	b.n	800401e <HAL_DMA_IRQHandler+0x2e6>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800412e:	f013 0320 	ands.w	r3, r3, #32
 8004132:	d108      	bne.n	8004146 <HAL_DMA_IRQHandler+0x40e>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004134:	6811      	ldr	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8004136:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004138:	f021 010a 	bic.w	r1, r1, #10
 800413c:	6011      	str	r1, [r2, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800413e:	f887 0035 	strb.w	r0, [r7, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8004142:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        if(hdma->XferCpltCallback != NULL)
 8004146:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004148:	2b00      	cmp	r3, #0
 800414a:	f47f af1c 	bne.w	8003f86 <HAL_DMA_IRQHandler+0x24e>
 800414e:	e766      	b.n	800401e <HAL_DMA_IRQHandler+0x2e6>
 8004150:	58025408 	.word	0x58025408
 8004154:	5802541c 	.word	0x5802541c
 8004158:	58025494 	.word	0x58025494

0800415c <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800415c:	680b      	ldr	r3, [r1, #0]
 800415e:	2b00      	cmp	r3, #0
 8004160:	f000 81dc 	beq.w	800451c <HAL_GPIO_Init+0x3c0>
 8004164:	4ab4      	ldr	r2, [pc, #720]	@ (8004438 <HAL_GPIO_Init+0x2dc>)
 8004166:	4290      	cmp	r0, r2
  uint32_t position = 0x00U;
 8004168:	f04f 0200 	mov.w	r2, #0
{
 800416c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004170:	f04f 0b01 	mov.w	fp, #1
{
 8004174:	b085      	sub	sp, #20
 8004176:	f000 8105 	beq.w	8004384 <HAL_GPIO_Init+0x228>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800417a:	f04f 4eb0 	mov.w	lr, #1476395008	@ 0x58000000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800417e:	9300      	str	r3, [sp, #0]
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004180:	fa0b fc02 	lsl.w	ip, fp, r2
    if (iocurrent != 0x00U)
 8004184:	9b00      	ldr	r3, [sp, #0]
 8004186:	ea1c 0a03 	ands.w	sl, ip, r3
 800418a:	f000 814b 	beq.w	8004424 <HAL_GPIO_Init+0x2c8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800418e:	684d      	ldr	r5, [r1, #4]
 8004190:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004192:	2303      	movs	r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004194:	f005 0703 	and.w	r7, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004198:	fa03 f604 	lsl.w	r6, r3, r4
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800419c:	f107 38ff 	add.w	r8, r7, #4294967295
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80041a0:	43f6      	mvns	r6, r6
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041a2:	f1b8 0f01 	cmp.w	r8, #1
 80041a6:	f240 815d 	bls.w	8004464 <HAL_GPIO_Init+0x308>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041aa:	2f03      	cmp	r7, #3
 80041ac:	f040 81cf 	bne.w	800454e <HAL_GPIO_Init+0x3f2>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041b0:	fa07 f404 	lsl.w	r4, r7, r4
      temp = GPIOx->MODER;
 80041b4:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80041b6:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80041ba:	ea06 0607 	and.w	r6, r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80041be:	ea44 0406 	orr.w	r4, r4, r6
      GPIOx->MODER = temp;
 80041c2:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80041c4:	f000 812e 	beq.w	8004424 <HAL_GPIO_Init+0x2c8>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041c8:	4e9c      	ldr	r6, [pc, #624]	@ (800443c <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80041ca:	f002 0703 	and.w	r7, r2, #3
 80041ce:	230f      	movs	r3, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041d0:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80041d4:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041d6:	f044 0402 	orr.w	r4, r4, #2
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80041da:	fa03 fc07 	lsl.w	ip, r3, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80041de:	4b98      	ldr	r3, [pc, #608]	@ (8004440 <HAL_GPIO_Init+0x2e4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041e0:	f8c6 40f4 	str.w	r4, [r6, #244]	@ 0xf4
 80041e4:	f8d6 40f4 	ldr.w	r4, [r6, #244]	@ 0xf4
 80041e8:	f022 0603 	bic.w	r6, r2, #3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80041ec:	4298      	cmp	r0, r3
 80041ee:	f106 46b0 	add.w	r6, r6, #1476395008	@ 0x58000000
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041f2:	f004 0402 	and.w	r4, r4, #2
 80041f6:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80041fa:	9403      	str	r4, [sp, #12]
 80041fc:	9c03      	ldr	r4, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 80041fe:	68b4      	ldr	r4, [r6, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004200:	ea24 040c 	bic.w	r4, r4, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004204:	f000 8178 	beq.w	80044f8 <HAL_GPIO_Init+0x39c>
 8004208:	4b8e      	ldr	r3, [pc, #568]	@ (8004444 <HAL_GPIO_Init+0x2e8>)
 800420a:	4298      	cmp	r0, r3
 800420c:	f000 80de 	beq.w	80043cc <HAL_GPIO_Init+0x270>
 8004210:	f8df c234 	ldr.w	ip, [pc, #564]	@ 8004448 <HAL_GPIO_Init+0x2ec>
 8004214:	4560      	cmp	r0, ip
 8004216:	f000 817b 	beq.w	8004510 <HAL_GPIO_Init+0x3b4>
 800421a:	f8df c230 	ldr.w	ip, [pc, #560]	@ 800444c <HAL_GPIO_Init+0x2f0>
 800421e:	4560      	cmp	r0, ip
 8004220:	f000 817d 	beq.w	800451e <HAL_GPIO_Init+0x3c2>
 8004224:	f8df c228 	ldr.w	ip, [pc, #552]	@ 8004450 <HAL_GPIO_Init+0x2f4>
 8004228:	4560      	cmp	r0, ip
 800422a:	f000 816b 	beq.w	8004504 <HAL_GPIO_Init+0x3a8>
 800422e:	f8df c224 	ldr.w	ip, [pc, #548]	@ 8004454 <HAL_GPIO_Init+0x2f8>
 8004232:	4560      	cmp	r0, ip
 8004234:	f000 8179 	beq.w	800452a <HAL_GPIO_Init+0x3ce>
 8004238:	f8df c21c 	ldr.w	ip, [pc, #540]	@ 8004458 <HAL_GPIO_Init+0x2fc>
 800423c:	4560      	cmp	r0, ip
 800423e:	f000 817a 	beq.w	8004536 <HAL_GPIO_Init+0x3da>
 8004242:	f8df c218 	ldr.w	ip, [pc, #536]	@ 800445c <HAL_GPIO_Init+0x300>
 8004246:	4560      	cmp	r0, ip
 8004248:	f000 817b 	beq.w	8004542 <HAL_GPIO_Init+0x3e6>
 800424c:	f8df c210 	ldr.w	ip, [pc, #528]	@ 8004460 <HAL_GPIO_Init+0x304>
 8004250:	4560      	cmp	r0, ip
 8004252:	bf0c      	ite	eq
 8004254:	f04f 0c09 	moveq.w	ip, #9
 8004258:	f04f 0c0a 	movne.w	ip, #10
 800425c:	fa0c f707 	lsl.w	r7, ip, r7
 8004260:	433c      	orrs	r4, r7
 8004262:	e0b8      	b.n	80043d6 <HAL_GPIO_Init+0x27a>
        temp = GPIOx->OSPEEDR;
 8004264:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004268:	2c02      	cmp	r4, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 800426a:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800426c:	ea0a 0909 	and.w	r9, sl, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004270:	fa06 f807 	lsl.w	r8, r6, r7
 8004274:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 8004278:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800427c:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8004280:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004284:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004288:	ea29 0e0e 	bic.w	lr, r9, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800428c:	ea48 0e0e 	orr.w	lr, r8, lr
        GPIOx->OTYPER = temp;
 8004290:	f8c0 e004 	str.w	lr, [r0, #4]
      temp = GPIOx->PUPDR;
 8004294:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004298:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800429a:	ea0a 0808 	and.w	r8, sl, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800429e:	fa06 fe07 	lsl.w	lr, r6, r7
 80042a2:	ea4e 0e08 	orr.w	lr, lr, r8
      GPIOx->PUPDR = temp;
 80042a6:	f8c0 e00c 	str.w	lr, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042aa:	d117      	bne.n	80042dc <HAL_GPIO_Init+0x180>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80042ac:	f002 0e07 	and.w	lr, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042b0:	690e      	ldr	r6, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 80042b2:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80042b6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80042ba:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042be:	fa06 f60e 	lsl.w	r6, r6, lr
        temp = GPIOx->AFR[position >> 3U];
 80042c2:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042c6:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80042c8:	260f      	movs	r6, #15
 80042ca:	fa06 fe0e 	lsl.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042ce:	9e00      	ldr	r6, [sp, #0]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80042d0:	ea29 090e 	bic.w	r9, r9, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80042d4:	ea46 0e09 	orr.w	lr, r6, r9
        GPIOx->AFR[position >> 3U] = temp;
 80042d8:	f8c8 e020 	str.w	lr, [r8, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042dc:	40bc      	lsls	r4, r7
      temp = GPIOx->MODER;
 80042de:	6807      	ldr	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042e0:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80042e4:	ea07 070a 	and.w	r7, r7, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042e8:	ea44 0407 	orr.w	r4, r4, r7
      GPIOx->MODER = temp;
 80042ec:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042ee:	d045      	beq.n	800437c <HAL_GPIO_Init+0x220>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042f0:	4f52      	ldr	r7, [pc, #328]	@ (800443c <HAL_GPIO_Init+0x2e0>)
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80042f2:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042f4:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 80042f8:	f044 0402 	orr.w	r4, r4, #2
 80042fc:	f8c7 40f4 	str.w	r4, [r7, #244]	@ 0xf4
 8004300:	f8d7 40f4 	ldr.w	r4, [r7, #244]	@ 0xf4
 8004304:	f022 0703 	bic.w	r7, r2, #3
 8004308:	f004 0402 	and.w	r4, r4, #2
 800430c:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
 8004310:	9403      	str	r4, [sp, #12]
 8004312:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8004316:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004318:	f002 0403 	and.w	r4, r2, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800431c:	f8d7 e008 	ldr.w	lr, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004320:	00a4      	lsls	r4, r4, #2
 8004322:	fa06 f404 	lsl.w	r4, r6, r4
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004326:	02ee      	lsls	r6, r5, #11
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004328:	ea2e 0404 	bic.w	r4, lr, r4
        SYSCFG->EXTICR[position >> 2U] = temp;
 800432c:	60bc      	str	r4, [r7, #8]
        temp = EXTI->RTSR1;
 800432e:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
        temp &= ~(iocurrent);
 8004332:	ea6f 070c 	mvn.w	r7, ip
        temp = EXTI->RTSR1;
 8004336:	6824      	ldr	r4, [r4, #0]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004338:	f100 80d2 	bmi.w	80044e0 <HAL_GPIO_Init+0x384>
        temp &= ~(iocurrent);
 800433c:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800433e:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8004342:	6034      	str	r4, [r6, #0]

        temp = EXTI->FTSR1;
 8004344:	6874      	ldr	r4, [r6, #4]
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004346:	02ae      	lsls	r6, r5, #10
 8004348:	f100 80d3 	bmi.w	80044f2 <HAL_GPIO_Init+0x396>
        temp &= ~(iocurrent);
 800434c:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800434e:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000
 8004352:	6074      	str	r4, [r6, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004354:	f8d6 4084 	ldr.w	r4, [r6, #132]	@ 0x84
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004358:	03ae      	lsls	r6, r5, #14
 800435a:	f100 80c7 	bmi.w	80044ec <HAL_GPIO_Init+0x390>
        temp &= ~(iocurrent);
 800435e:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004360:	f04f 46b0 	mov.w	r6, #1476395008	@ 0x58000000

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004364:	03ed      	lsls	r5, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8004366:	f8c6 4084 	str.w	r4, [r6, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 800436a:	f8d6 4080 	ldr.w	r4, [r6, #128]	@ 0x80
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800436e:	f100 80ba 	bmi.w	80044e6 <HAL_GPIO_Init+0x38a>
        temp &= ~(iocurrent);
 8004372:	403c      	ands	r4, r7
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004374:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 8004378:	f8c5 4080 	str.w	r4, [r5, #128]	@ 0x80
      }
    }

    position++;
 800437c:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800437e:	fa33 f402 	lsrs.w	r4, r3, r2
 8004382:	d055      	beq.n	8004430 <HAL_GPIO_Init+0x2d4>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004384:	fa0b fe02 	lsl.w	lr, fp, r2
    if (iocurrent != 0x00U)
 8004388:	ea13 0c0e 	ands.w	ip, r3, lr
 800438c:	d0f6      	beq.n	800437c <HAL_GPIO_Init+0x220>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800438e:	684d      	ldr	r5, [r1, #4]
 8004390:	0057      	lsls	r7, r2, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004392:	2603      	movs	r6, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004394:	f005 0403 	and.w	r4, r5, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004398:	fa06 f807 	lsl.w	r8, r6, r7
 800439c:	ea6f 0a08 	mvn.w	sl, r8
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80043a0:	f104 38ff 	add.w	r8, r4, #4294967295
 80043a4:	f1b8 0f01 	cmp.w	r8, #1
 80043a8:	f67f af5c 	bls.w	8004264 <HAL_GPIO_Init+0x108>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043ac:	2c03      	cmp	r4, #3
 80043ae:	d095      	beq.n	80042dc <HAL_GPIO_Init+0x180>
      temp = GPIOx->PUPDR;
 80043b0:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 8004438 <HAL_GPIO_Init+0x2dc>
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043b4:	688e      	ldr	r6, [r1, #8]
      temp = GPIOx->PUPDR;
 80043b6:	f8d8 900c 	ldr.w	r9, [r8, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043ba:	fa06 fe07 	lsl.w	lr, r6, r7
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80043be:	ea0a 0909 	and.w	r9, sl, r9
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043c2:	ea4e 0e09 	orr.w	lr, lr, r9
      GPIOx->PUPDR = temp;
 80043c6:	f8c8 e00c 	str.w	lr, [r8, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043ca:	e787      	b.n	80042dc <HAL_GPIO_Init+0x180>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80043cc:	f04f 0c02 	mov.w	ip, #2
 80043d0:	fa0c f707 	lsl.w	r7, ip, r7
 80043d4:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043d6:	60b4      	str	r4, [r6, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043d8:	02ef      	lsls	r7, r5, #11
        temp = EXTI->RTSR1;
 80043da:	f8de 4000 	ldr.w	r4, [lr]
        temp &= ~(iocurrent);
 80043de:	ea6f 060a 	mvn.w	r6, sl
          temp |= iocurrent;
 80043e2:	bf4c      	ite	mi
 80043e4:	ea4a 0404 	orrmi.w	r4, sl, r4
        temp &= ~(iocurrent);
 80043e8:	4034      	andpl	r4, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043ea:	02ab      	lsls	r3, r5, #10
        EXTI->RTSR1 = temp;
 80043ec:	f8ce 4000 	str.w	r4, [lr]
        temp = EXTI->FTSR1;
 80043f0:	f8de 4004 	ldr.w	r4, [lr, #4]
        temp &= ~(iocurrent);
 80043f4:	bf54      	ite	pl
 80043f6:	4034      	andpl	r4, r6
          temp |= iocurrent;
 80043f8:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043fc:	03af      	lsls	r7, r5, #14
        EXTI->FTSR1 = temp;
 80043fe:	f8ce 4004 	str.w	r4, [lr, #4]
        temp = EXTI_CurrentCPU->EMR1;
 8004402:	f8de 4084 	ldr.w	r4, [lr, #132]	@ 0x84
        temp &= ~(iocurrent);
 8004406:	bf54      	ite	pl
 8004408:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800440a:	ea4a 0404 	orrmi.w	r4, sl, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800440e:	03eb      	lsls	r3, r5, #15
        EXTI_CurrentCPU->EMR1 = temp;
 8004410:	f8ce 4084 	str.w	r4, [lr, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 8004414:	f8de 4080 	ldr.w	r4, [lr, #128]	@ 0x80
        temp &= ~(iocurrent);
 8004418:	bf54      	ite	pl
 800441a:	4034      	andpl	r4, r6
          temp |= iocurrent;
 800441c:	ea4a 0404 	orrmi.w	r4, sl, r4
        EXTI_CurrentCPU->IMR1 = temp;
 8004420:	f8ce 4080 	str.w	r4, [lr, #128]	@ 0x80
    position++;
 8004424:	3201      	adds	r2, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004426:	9b00      	ldr	r3, [sp, #0]
 8004428:	fa33 f402 	lsrs.w	r4, r3, r2
 800442c:	f47f aea8 	bne.w	8004180 <HAL_GPIO_Init+0x24>
  }
}
 8004430:	b005      	add	sp, #20
 8004432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004436:	bf00      	nop
 8004438:	58020000 	.word	0x58020000
 800443c:	58024400 	.word	0x58024400
 8004440:	58020400 	.word	0x58020400
 8004444:	58020800 	.word	0x58020800
 8004448:	58020c00 	.word	0x58020c00
 800444c:	58021000 	.word	0x58021000
 8004450:	58021400 	.word	0x58021400
 8004454:	58021800 	.word	0x58021800
 8004458:	58021c00 	.word	0x58021c00
 800445c:	58022000 	.word	0x58022000
 8004460:	58022400 	.word	0x58022400
        temp = GPIOx->OSPEEDR;
 8004464:	f8d0 9008 	ldr.w	r9, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004468:	2f02      	cmp	r7, #2
        temp |= (GPIO_Init->Speed << (position * 2U));
 800446a:	68cb      	ldr	r3, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800446c:	ea09 0906 	and.w	r9, r9, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004470:	fa03 f804 	lsl.w	r8, r3, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004474:	688b      	ldr	r3, [r1, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004476:	ea48 0809 	orr.w	r8, r8, r9
        GPIOx->OSPEEDR = temp;
 800447a:	f8c0 8008 	str.w	r8, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800447e:	f3c5 1800 	ubfx	r8, r5, #4, #1
        temp = GPIOx->OTYPER;
 8004482:	f8d0 9004 	ldr.w	r9, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004486:	fa08 f802 	lsl.w	r8, r8, r2
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800448a:	ea29 0c0c 	bic.w	ip, r9, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800448e:	ea48 0c0c 	orr.w	ip, r8, ip
        GPIOx->OTYPER = temp;
 8004492:	f8c0 c004 	str.w	ip, [r0, #4]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004496:	fa03 fc04 	lsl.w	ip, r3, r4
      temp = GPIOx->PUPDR;
 800449a:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800449e:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044a2:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 80044a6:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044aa:	f47f ae81 	bne.w	80041b0 <HAL_GPIO_Init+0x54>
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80044ae:	f002 0c07 	and.w	ip, r2, #7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80044b2:	690b      	ldr	r3, [r1, #16]
        temp = GPIOx->AFR[position >> 3U];
 80044b4:	ea4f 08d2 	mov.w	r8, r2, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80044b8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80044bc:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80044c0:	fa03 f30c 	lsl.w	r3, r3, ip
        temp = GPIOx->AFR[position >> 3U];
 80044c4:	f8d8 9020 	ldr.w	r9, [r8, #32]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80044c8:	9301      	str	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80044ca:	230f      	movs	r3, #15
 80044cc:	fa03 fc0c 	lsl.w	ip, r3, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80044d0:	9b01      	ldr	r3, [sp, #4]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80044d2:	ea29 090c 	bic.w	r9, r9, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80044d6:	ea43 0c09 	orr.w	ip, r3, r9
        GPIOx->AFR[position >> 3U] = temp;
 80044da:	f8c8 c020 	str.w	ip, [r8, #32]
 80044de:	e667      	b.n	80041b0 <HAL_GPIO_Init+0x54>
          temp |= iocurrent;
 80044e0:	ea44 040c 	orr.w	r4, r4, ip
 80044e4:	e72b      	b.n	800433e <HAL_GPIO_Init+0x1e2>
          temp |= iocurrent;
 80044e6:	ea44 040c 	orr.w	r4, r4, ip
 80044ea:	e743      	b.n	8004374 <HAL_GPIO_Init+0x218>
          temp |= iocurrent;
 80044ec:	ea4c 0404 	orr.w	r4, ip, r4
 80044f0:	e736      	b.n	8004360 <HAL_GPIO_Init+0x204>
          temp |= iocurrent;
 80044f2:	ea44 040c 	orr.w	r4, r4, ip
 80044f6:	e72a      	b.n	800434e <HAL_GPIO_Init+0x1f2>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80044f8:	f04f 0c01 	mov.w	ip, #1
 80044fc:	fa0c f707 	lsl.w	r7, ip, r7
 8004500:	433c      	orrs	r4, r7
 8004502:	e768      	b.n	80043d6 <HAL_GPIO_Init+0x27a>
 8004504:	f04f 0c05 	mov.w	ip, #5
 8004508:	fa0c f707 	lsl.w	r7, ip, r7
 800450c:	433c      	orrs	r4, r7
 800450e:	e762      	b.n	80043d6 <HAL_GPIO_Init+0x27a>
 8004510:	f04f 0c03 	mov.w	ip, #3
 8004514:	fa0c f707 	lsl.w	r7, ip, r7
 8004518:	433c      	orrs	r4, r7
 800451a:	e75c      	b.n	80043d6 <HAL_GPIO_Init+0x27a>
 800451c:	4770      	bx	lr
 800451e:	f04f 0c04 	mov.w	ip, #4
 8004522:	fa0c f707 	lsl.w	r7, ip, r7
 8004526:	433c      	orrs	r4, r7
 8004528:	e755      	b.n	80043d6 <HAL_GPIO_Init+0x27a>
 800452a:	f04f 0c06 	mov.w	ip, #6
 800452e:	fa0c f707 	lsl.w	r7, ip, r7
 8004532:	433c      	orrs	r4, r7
 8004534:	e74f      	b.n	80043d6 <HAL_GPIO_Init+0x27a>
 8004536:	f04f 0c07 	mov.w	ip, #7
 800453a:	fa0c f707 	lsl.w	r7, ip, r7
 800453e:	433c      	orrs	r4, r7
 8004540:	e749      	b.n	80043d6 <HAL_GPIO_Init+0x27a>
 8004542:	f04f 0c08 	mov.w	ip, #8
 8004546:	fa0c f707 	lsl.w	r7, ip, r7
 800454a:	433c      	orrs	r4, r7
 800454c:	e743      	b.n	80043d6 <HAL_GPIO_Init+0x27a>
      temp = GPIOx->PUPDR;
 800454e:	f8d0 800c 	ldr.w	r8, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004552:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004554:	ea08 0806 	and.w	r8, r8, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004558:	fa03 fc04 	lsl.w	ip, r3, r4
 800455c:	ea4c 0c08 	orr.w	ip, ip, r8
      GPIOx->PUPDR = temp;
 8004560:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004564:	e624      	b.n	80041b0 <HAL_GPIO_Init+0x54>
 8004566:	bf00      	nop

08004568 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004568:	6903      	ldr	r3, [r0, #16]
 800456a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800456c:	bf14      	ite	ne
 800456e:	2001      	movne	r0, #1
 8004570:	2000      	moveq	r0, #0
 8004572:	4770      	bx	lr

08004574 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004574:	b902      	cbnz	r2, 8004578 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004576:	0409      	lsls	r1, r1, #16
 8004578:	6181      	str	r1, [r0, #24]
  }
}
 800457a:	4770      	bx	lr

0800457c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800457c:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800457e:	4c10      	ldr	r4, [pc, #64]	@ (80045c0 <HAL_PWREx_ConfigSupply+0x44>)
 8004580:	68e3      	ldr	r3, [r4, #12]
 8004582:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004586:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004588:	d105      	bne.n	8004596 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800458a:	f003 0307 	and.w	r3, r3, #7
 800458e:	1a18      	subs	r0, r3, r0
 8004590:	bf18      	it	ne
 8004592:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8004594:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004596:	f023 0307 	bic.w	r3, r3, #7
 800459a:	4303      	orrs	r3, r0
 800459c:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 800459e:	f7fd fb71 	bl	8001c84 <HAL_GetTick>
 80045a2:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80045a4:	e005      	b.n	80045b2 <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80045a6:	f7fd fb6d 	bl	8001c84 <HAL_GetTick>
 80045aa:	1b40      	subs	r0, r0, r5
 80045ac:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80045b0:	d804      	bhi.n	80045bc <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80045b2:	6863      	ldr	r3, [r4, #4]
 80045b4:	049b      	lsls	r3, r3, #18
 80045b6:	d5f6      	bpl.n	80045a6 <HAL_PWREx_ConfigSupply+0x2a>
      return HAL_OK;
 80045b8:	2000      	movs	r0, #0
}
 80045ba:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 80045bc:	2001      	movs	r0, #1
}
 80045be:	bd38      	pop	{r3, r4, r5, pc}
 80045c0:	58024800 	.word	0x58024800

080045c4 <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80045c4:	4b33      	ldr	r3, [pc, #204]	@ (8004694 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 80045c6:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80045c8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80045ca:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80045cc:	6add      	ldr	r5, [r3, #44]	@ 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 80045ce:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80045d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80045d4:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 80045d8:	d036      	beq.n	8004648 <HAL_RCC_GetSysClockFreq.part.0+0x84>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80045da:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80045de:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80045e2:	f001 0103 	and.w	r1, r1, #3
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80045e6:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80045ea:	fb05 f202 	mul.w	r2, r5, r2
        switch (pllsource)
 80045ee:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80045f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80045f4:	ee06 2a90 	vmov	s13, r2
 80045f8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 80045fc:	d002      	beq.n	8004604 <HAL_RCC_GetSysClockFreq.part.0+0x40>
 80045fe:	2902      	cmp	r1, #2
 8004600:	d042      	beq.n	8004688 <HAL_RCC_GetSysClockFreq.part.0+0xc4>
 8004602:	b319      	cbz	r1, 800464c <HAL_RCC_GetSysClockFreq.part.0+0x88>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004604:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8004698 <HAL_RCC_GetSysClockFreq.part.0+0xd4>
 8004608:	ee87 6a87 	vdiv.f32	s12, s15, s14
 800460c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004612:	ee07 3a90 	vmov	s15, r3
 8004616:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800461a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800461e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004626:	ee67 7a86 	vmul.f32	s15, s15, s12
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800462a:	4b1a      	ldr	r3, [pc, #104]	@ (8004694 <HAL_RCC_GetSysClockFreq.part.0+0xd0>)
 800462c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004632:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004634:	ee07 3a10 	vmov	s14, r3
 8004638:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800463c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004640:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8004644:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8004648:	bc30      	pop	{r4, r5}
 800464a:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	0692      	lsls	r2, r2, #26
 8004650:	d51d      	bpl.n	800468e <HAL_RCC_GetSysClockFreq.part.0+0xca>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004652:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004654:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004658:	4a10      	ldr	r2, [pc, #64]	@ (800469c <HAL_RCC_GetSysClockFreq.part.0+0xd8>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800465a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800465c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004660:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004664:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004666:	ee06 3a10 	vmov	s12, r3
 800466a:	ee05 2a90 	vmov	s11, r2
 800466e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004672:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004676:	ee36 6a27 	vadd.f32	s12, s12, s15
 800467a:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800467e:	ee36 7a26 	vadd.f32	s14, s12, s13
 8004682:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004686:	e7d0      	b.n	800462a <HAL_RCC_GetSysClockFreq.part.0+0x66>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004688:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80046a0 <HAL_RCC_GetSysClockFreq.part.0+0xdc>
 800468c:	e7bc      	b.n	8004608 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800468e:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80046a4 <HAL_RCC_GetSysClockFreq.part.0+0xe0>
 8004692:	e7b9      	b.n	8004608 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8004694:	58024400 	.word	0x58024400
 8004698:	4a742400 	.word	0x4a742400
 800469c:	03d09000 	.word	0x03d09000
 80046a0:	4bbebc20 	.word	0x4bbebc20
 80046a4:	4c742400 	.word	0x4c742400

080046a8 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80046a8:	2800      	cmp	r0, #0
 80046aa:	f000 82e7 	beq.w	8004c7c <HAL_RCC_OscConfig+0x5d4>
{
 80046ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046b0:	6803      	ldr	r3, [r0, #0]
 80046b2:	4604      	mov	r4, r0
 80046b4:	07d9      	lsls	r1, r3, #31
 80046b6:	d52e      	bpl.n	8004716 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046b8:	4997      	ldr	r1, [pc, #604]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 80046ba:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80046bc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046be:	f002 0238 	and.w	r2, r2, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80046c2:	2a10      	cmp	r2, #16
 80046c4:	f000 80ee 	beq.w	80048a4 <HAL_RCC_OscConfig+0x1fc>
 80046c8:	2a18      	cmp	r2, #24
 80046ca:	f000 80e6 	beq.w	800489a <HAL_RCC_OscConfig+0x1f2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80046ce:	6863      	ldr	r3, [r4, #4]
 80046d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046d4:	f000 8111 	beq.w	80048fa <HAL_RCC_OscConfig+0x252>
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 8167 	beq.w	80049ac <HAL_RCC_OscConfig+0x304>
 80046de:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046e2:	4b8d      	ldr	r3, [pc, #564]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	f000 8288 	beq.w	8004bfa <HAL_RCC_OscConfig+0x552>
 80046ea:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80046ee:	601a      	str	r2, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80046f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80046f8:	f7fd fac4 	bl	8001c84 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046fc:	4e86      	ldr	r6, [pc, #536]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
        tickstart = HAL_GetTick();
 80046fe:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004700:	e005      	b.n	800470e <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004702:	f7fd fabf 	bl	8001c84 <HAL_GetTick>
 8004706:	1b40      	subs	r0, r0, r5
 8004708:	2864      	cmp	r0, #100	@ 0x64
 800470a:	f200 814d 	bhi.w	80049a8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800470e:	6833      	ldr	r3, [r6, #0]
 8004710:	039b      	lsls	r3, r3, #14
 8004712:	d5f6      	bpl.n	8004702 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004714:	6823      	ldr	r3, [r4, #0]
 8004716:	079d      	lsls	r5, r3, #30
 8004718:	d470      	bmi.n	80047fc <HAL_RCC_OscConfig+0x154>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800471a:	06d9      	lsls	r1, r3, #27
 800471c:	d533      	bpl.n	8004786 <HAL_RCC_OscConfig+0xde>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800471e:	4a7e      	ldr	r2, [pc, #504]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 8004720:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004722:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004724:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004728:	2b08      	cmp	r3, #8
 800472a:	f000 80cb 	beq.w	80048c4 <HAL_RCC_OscConfig+0x21c>
 800472e:	2b18      	cmp	r3, #24
 8004730:	f000 80c3 	beq.w	80048ba <HAL_RCC_OscConfig+0x212>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004734:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8004736:	4d78      	ldr	r5, [pc, #480]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8004738:	2b00      	cmp	r3, #0
 800473a:	f000 816f 	beq.w	8004a1c <HAL_RCC_OscConfig+0x374>
        __HAL_RCC_CSI_ENABLE();
 800473e:	682b      	ldr	r3, [r5, #0]
 8004740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004744:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004746:	f7fd fa9d 	bl	8001c84 <HAL_GetTick>
 800474a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800474c:	e005      	b.n	800475a <HAL_RCC_OscConfig+0xb2>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800474e:	f7fd fa99 	bl	8001c84 <HAL_GetTick>
 8004752:	1b80      	subs	r0, r0, r6
 8004754:	2802      	cmp	r0, #2
 8004756:	f200 8127 	bhi.w	80049a8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800475a:	682b      	ldr	r3, [r5, #0]
 800475c:	05db      	lsls	r3, r3, #23
 800475e:	d5f6      	bpl.n	800474e <HAL_RCC_OscConfig+0xa6>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004760:	f7fd fa96 	bl	8001c90 <HAL_GetREVID>
 8004764:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004768:	4298      	cmp	r0, r3
 800476a:	f200 8267 	bhi.w	8004c3c <HAL_RCC_OscConfig+0x594>
 800476e:	6a22      	ldr	r2, [r4, #32]
 8004770:	686b      	ldr	r3, [r5, #4]
 8004772:	2a20      	cmp	r2, #32
 8004774:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004778:	bf0c      	ite	eq
 800477a:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 800477e:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8004782:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004784:	6823      	ldr	r3, [r4, #0]
 8004786:	071d      	lsls	r5, r3, #28
 8004788:	d516      	bpl.n	80047b8 <HAL_RCC_OscConfig+0x110>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800478a:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800478c:	4d62      	ldr	r5, [pc, #392]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800478e:	2b00      	cmp	r3, #0
 8004790:	f000 8122 	beq.w	80049d8 <HAL_RCC_OscConfig+0x330>
      __HAL_RCC_LSI_ENABLE();
 8004794:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8004796:	f043 0301 	orr.w	r3, r3, #1
 800479a:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800479c:	f7fd fa72 	bl	8001c84 <HAL_GetTick>
 80047a0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80047a2:	e005      	b.n	80047b0 <HAL_RCC_OscConfig+0x108>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047a4:	f7fd fa6e 	bl	8001c84 <HAL_GetTick>
 80047a8:	1b80      	subs	r0, r0, r6
 80047aa:	2802      	cmp	r0, #2
 80047ac:	f200 80fc 	bhi.w	80049a8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80047b0:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80047b2:	0798      	lsls	r0, r3, #30
 80047b4:	d5f6      	bpl.n	80047a4 <HAL_RCC_OscConfig+0xfc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	069a      	lsls	r2, r3, #26
 80047ba:	d516      	bpl.n	80047ea <HAL_RCC_OscConfig+0x142>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80047bc:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 80047be:	4d56      	ldr	r5, [pc, #344]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 811a 	beq.w	80049fa <HAL_RCC_OscConfig+0x352>
      __HAL_RCC_HSI48_ENABLE();
 80047c6:	682b      	ldr	r3, [r5, #0]
 80047c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80047cc:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80047ce:	f7fd fa59 	bl	8001c84 <HAL_GetTick>
 80047d2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80047d4:	e005      	b.n	80047e2 <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80047d6:	f7fd fa55 	bl	8001c84 <HAL_GetTick>
 80047da:	1b80      	subs	r0, r0, r6
 80047dc:	2802      	cmp	r0, #2
 80047de:	f200 80e3 	bhi.w	80049a8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80047e2:	682b      	ldr	r3, [r5, #0]
 80047e4:	049f      	lsls	r7, r3, #18
 80047e6:	d5f6      	bpl.n	80047d6 <HAL_RCC_OscConfig+0x12e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047e8:	6823      	ldr	r3, [r4, #0]
 80047ea:	0759      	lsls	r1, r3, #29
 80047ec:	f100 808b 	bmi.w	8004906 <HAL_RCC_OscConfig+0x25e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047f0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f040 80bf 	bne.w	8004976 <HAL_RCC_OscConfig+0x2ce>
  return HAL_OK;
 80047f8:	2000      	movs	r0, #0
}
 80047fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047fc:	4a46      	ldr	r2, [pc, #280]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 80047fe:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004800:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004802:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 8004806:	d12d      	bne.n	8004864 <HAL_RCC_OscConfig+0x1bc>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004808:	4b43      	ldr	r3, [pc, #268]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800480a:	68e2      	ldr	r2, [r4, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	0759      	lsls	r1, r3, #29
 8004810:	d501      	bpl.n	8004816 <HAL_RCC_OscConfig+0x16e>
 8004812:	2a00      	cmp	r2, #0
 8004814:	d04f      	beq.n	80048b6 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004816:	4d40      	ldr	r5, [pc, #256]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 8004818:	682b      	ldr	r3, [r5, #0]
 800481a:	f023 0319 	bic.w	r3, r3, #25
 800481e:	4313      	orrs	r3, r2
 8004820:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004822:	f7fd fa2f 	bl	8001c84 <HAL_GetTick>
 8004826:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004828:	e005      	b.n	8004836 <HAL_RCC_OscConfig+0x18e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800482a:	f7fd fa2b 	bl	8001c84 <HAL_GetTick>
 800482e:	1b80      	subs	r0, r0, r6
 8004830:	2802      	cmp	r0, #2
 8004832:	f200 80b9 	bhi.w	80049a8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004836:	682b      	ldr	r3, [r5, #0]
 8004838:	075b      	lsls	r3, r3, #29
 800483a:	d5f6      	bpl.n	800482a <HAL_RCC_OscConfig+0x182>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800483c:	f7fd fa28 	bl	8001c90 <HAL_GetREVID>
 8004840:	f241 0303 	movw	r3, #4099	@ 0x1003
 8004844:	4298      	cmp	r0, r3
 8004846:	f200 8110 	bhi.w	8004a6a <HAL_RCC_OscConfig+0x3c2>
 800484a:	6922      	ldr	r2, [r4, #16]
 800484c:	686b      	ldr	r3, [r5, #4]
 800484e:	2a40      	cmp	r2, #64	@ 0x40
 8004850:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004854:	bf0c      	ite	eq
 8004856:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 800485a:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800485e:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004860:	6823      	ldr	r3, [r4, #0]
 8004862:	e75a      	b.n	800471a <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004864:	2b18      	cmp	r3, #24
 8004866:	f000 80fc 	beq.w	8004a62 <HAL_RCC_OscConfig+0x3ba>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800486a:	4d2b      	ldr	r5, [pc, #172]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800486c:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800486e:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004870:	2a00      	cmp	r2, #0
 8004872:	f000 80e5 	beq.w	8004a40 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004876:	f023 0319 	bic.w	r3, r3, #25
 800487a:	4313      	orrs	r3, r2
 800487c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800487e:	f7fd fa01 	bl	8001c84 <HAL_GetTick>
 8004882:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004884:	e005      	b.n	8004892 <HAL_RCC_OscConfig+0x1ea>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004886:	f7fd f9fd 	bl	8001c84 <HAL_GetTick>
 800488a:	1b80      	subs	r0, r0, r6
 800488c:	2802      	cmp	r0, #2
 800488e:	f200 808b 	bhi.w	80049a8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004892:	682b      	ldr	r3, [r5, #0]
 8004894:	075f      	lsls	r7, r3, #29
 8004896:	d5f6      	bpl.n	8004886 <HAL_RCC_OscConfig+0x1de>
 8004898:	e7d0      	b.n	800483c <HAL_RCC_OscConfig+0x194>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800489a:	f001 0103 	and.w	r1, r1, #3
 800489e:	2902      	cmp	r1, #2
 80048a0:	f47f af15 	bne.w	80046ce <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048a4:	4a1c      	ldr	r2, [pc, #112]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 80048a6:	6812      	ldr	r2, [r2, #0]
 80048a8:	0392      	lsls	r2, r2, #14
 80048aa:	f57f af34 	bpl.w	8004716 <HAL_RCC_OscConfig+0x6e>
 80048ae:	6862      	ldr	r2, [r4, #4]
 80048b0:	2a00      	cmp	r2, #0
 80048b2:	f47f af30 	bne.w	8004716 <HAL_RCC_OscConfig+0x6e>
    return HAL_ERROR;
 80048b6:	2001      	movs	r0, #1
}
 80048b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80048ba:	f002 0203 	and.w	r2, r2, #3
 80048be:	2a01      	cmp	r2, #1
 80048c0:	f47f af38 	bne.w	8004734 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80048c4:	4b14      	ldr	r3, [pc, #80]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	05da      	lsls	r2, r3, #23
 80048ca:	d502      	bpl.n	80048d2 <HAL_RCC_OscConfig+0x22a>
 80048cc:	69e3      	ldr	r3, [r4, #28]
 80048ce:	2b80      	cmp	r3, #128	@ 0x80
 80048d0:	d1f1      	bne.n	80048b6 <HAL_RCC_OscConfig+0x20e>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80048d2:	f7fd f9dd 	bl	8001c90 <HAL_GetREVID>
 80048d6:	f241 0303 	movw	r3, #4099	@ 0x1003
 80048da:	4298      	cmp	r0, r3
 80048dc:	f200 80ce 	bhi.w	8004a7c <HAL_RCC_OscConfig+0x3d4>
 80048e0:	6a22      	ldr	r2, [r4, #32]
 80048e2:	2a20      	cmp	r2, #32
 80048e4:	f000 81b9 	beq.w	8004c5a <HAL_RCC_OscConfig+0x5b2>
 80048e8:	490b      	ldr	r1, [pc, #44]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 80048ea:	684b      	ldr	r3, [r1, #4]
 80048ec:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80048f0:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80048f4:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048f6:	6823      	ldr	r3, [r4, #0]
 80048f8:	e745      	b.n	8004786 <HAL_RCC_OscConfig+0xde>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048fa:	4a07      	ldr	r2, [pc, #28]	@ (8004918 <HAL_RCC_OscConfig+0x270>)
 80048fc:	6813      	ldr	r3, [r2, #0]
 80048fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004902:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004904:	e6f8      	b.n	80046f8 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 8004906:	4d05      	ldr	r5, [pc, #20]	@ (800491c <HAL_RCC_OscConfig+0x274>)
 8004908:	682b      	ldr	r3, [r5, #0]
 800490a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800490e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8004910:	f7fd f9b8 	bl	8001c84 <HAL_GetTick>
 8004914:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x282>
 8004918:	58024400 	.word	0x58024400
 800491c:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004920:	f7fd f9b0 	bl	8001c84 <HAL_GetTick>
 8004924:	1b80      	subs	r0, r0, r6
 8004926:	2864      	cmp	r0, #100	@ 0x64
 8004928:	d83e      	bhi.n	80049a8 <HAL_RCC_OscConfig+0x300>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800492a:	682b      	ldr	r3, [r5, #0]
 800492c:	05da      	lsls	r2, r3, #23
 800492e:	d5f7      	bpl.n	8004920 <HAL_RCC_OscConfig+0x278>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004930:	68a3      	ldr	r3, [r4, #8]
 8004932:	2b01      	cmp	r3, #1
 8004934:	f000 818b 	beq.w	8004c4e <HAL_RCC_OscConfig+0x5a6>
 8004938:	2b00      	cmp	r3, #0
 800493a:	f000 8166 	beq.w	8004c0a <HAL_RCC_OscConfig+0x562>
 800493e:	2b05      	cmp	r3, #5
 8004940:	4b85      	ldr	r3, [pc, #532]	@ (8004b58 <HAL_RCC_OscConfig+0x4b0>)
 8004942:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004944:	f000 8192 	beq.w	8004c6c <HAL_RCC_OscConfig+0x5c4>
 8004948:	f022 0201 	bic.w	r2, r2, #1
 800494c:	671a      	str	r2, [r3, #112]	@ 0x70
 800494e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004950:	f022 0204 	bic.w	r2, r2, #4
 8004954:	671a      	str	r2, [r3, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8004956:	f7fd f995 	bl	8001c84 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800495a:	4e7f      	ldr	r6, [pc, #508]	@ (8004b58 <HAL_RCC_OscConfig+0x4b0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800495c:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8004960:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004962:	e004      	b.n	800496e <HAL_RCC_OscConfig+0x2c6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004964:	f7fd f98e 	bl	8001c84 <HAL_GetTick>
 8004968:	1b40      	subs	r0, r0, r5
 800496a:	42b8      	cmp	r0, r7
 800496c:	d81c      	bhi.n	80049a8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800496e:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8004970:	079b      	lsls	r3, r3, #30
 8004972:	d5f7      	bpl.n	8004964 <HAL_RCC_OscConfig+0x2bc>
 8004974:	e73c      	b.n	80047f0 <HAL_RCC_OscConfig+0x148>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004976:	4d78      	ldr	r5, [pc, #480]	@ (8004b58 <HAL_RCC_OscConfig+0x4b0>)
 8004978:	692a      	ldr	r2, [r5, #16]
 800497a:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800497e:	2a18      	cmp	r2, #24
 8004980:	f000 80ee 	beq.w	8004b60 <HAL_RCC_OscConfig+0x4b8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004984:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8004986:	682b      	ldr	r3, [r5, #0]
 8004988:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800498c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800498e:	d07f      	beq.n	8004a90 <HAL_RCC_OscConfig+0x3e8>
        tickstart = HAL_GetTick();
 8004990:	f7fd f978 	bl	8001c84 <HAL_GetTick>
 8004994:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004996:	682b      	ldr	r3, [r5, #0]
 8004998:	019b      	lsls	r3, r3, #6
 800499a:	f57f af2d 	bpl.w	80047f8 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800499e:	f7fd f971 	bl	8001c84 <HAL_GetTick>
 80049a2:	1b00      	subs	r0, r0, r4
 80049a4:	2802      	cmp	r0, #2
 80049a6:	d9f6      	bls.n	8004996 <HAL_RCC_OscConfig+0x2ee>
            return HAL_TIMEOUT;
 80049a8:	2003      	movs	r0, #3
}
 80049aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049ac:	4d6a      	ldr	r5, [pc, #424]	@ (8004b58 <HAL_RCC_OscConfig+0x4b0>)
 80049ae:	682b      	ldr	r3, [r5, #0]
 80049b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049b4:	602b      	str	r3, [r5, #0]
 80049b6:	682b      	ldr	r3, [r5, #0]
 80049b8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80049bc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80049be:	f7fd f961 	bl	8001c84 <HAL_GetTick>
 80049c2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049c4:	e004      	b.n	80049d0 <HAL_RCC_OscConfig+0x328>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049c6:	f7fd f95d 	bl	8001c84 <HAL_GetTick>
 80049ca:	1b80      	subs	r0, r0, r6
 80049cc:	2864      	cmp	r0, #100	@ 0x64
 80049ce:	d8eb      	bhi.n	80049a8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049d0:	682b      	ldr	r3, [r5, #0]
 80049d2:	039f      	lsls	r7, r3, #14
 80049d4:	d4f7      	bmi.n	80049c6 <HAL_RCC_OscConfig+0x31e>
 80049d6:	e69d      	b.n	8004714 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 80049d8:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80049da:	f023 0301 	bic.w	r3, r3, #1
 80049de:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80049e0:	f7fd f950 	bl	8001c84 <HAL_GetTick>
 80049e4:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80049e6:	e004      	b.n	80049f2 <HAL_RCC_OscConfig+0x34a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80049e8:	f7fd f94c 	bl	8001c84 <HAL_GetTick>
 80049ec:	1b80      	subs	r0, r0, r6
 80049ee:	2802      	cmp	r0, #2
 80049f0:	d8da      	bhi.n	80049a8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80049f2:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80049f4:	0799      	lsls	r1, r3, #30
 80049f6:	d4f7      	bmi.n	80049e8 <HAL_RCC_OscConfig+0x340>
 80049f8:	e6dd      	b.n	80047b6 <HAL_RCC_OscConfig+0x10e>
      __HAL_RCC_HSI48_DISABLE();
 80049fa:	682b      	ldr	r3, [r5, #0]
 80049fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a00:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004a02:	f7fd f93f 	bl	8001c84 <HAL_GetTick>
 8004a06:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004a08:	e004      	b.n	8004a14 <HAL_RCC_OscConfig+0x36c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a0a:	f7fd f93b 	bl	8001c84 <HAL_GetTick>
 8004a0e:	1b80      	subs	r0, r0, r6
 8004a10:	2802      	cmp	r0, #2
 8004a12:	d8c9      	bhi.n	80049a8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004a14:	682b      	ldr	r3, [r5, #0]
 8004a16:	0498      	lsls	r0, r3, #18
 8004a18:	d4f7      	bmi.n	8004a0a <HAL_RCC_OscConfig+0x362>
 8004a1a:	e6e5      	b.n	80047e8 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_CSI_DISABLE();
 8004a1c:	682b      	ldr	r3, [r5, #0]
 8004a1e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004a22:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004a24:	f7fd f92e 	bl	8001c84 <HAL_GetTick>
 8004a28:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004a2a:	e004      	b.n	8004a36 <HAL_RCC_OscConfig+0x38e>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004a2c:	f7fd f92a 	bl	8001c84 <HAL_GetTick>
 8004a30:	1b80      	subs	r0, r0, r6
 8004a32:	2802      	cmp	r0, #2
 8004a34:	d8b8      	bhi.n	80049a8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004a36:	682b      	ldr	r3, [r5, #0]
 8004a38:	05df      	lsls	r7, r3, #23
 8004a3a:	d4f7      	bmi.n	8004a2c <HAL_RCC_OscConfig+0x384>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a3c:	6823      	ldr	r3, [r4, #0]
 8004a3e:	e6a2      	b.n	8004786 <HAL_RCC_OscConfig+0xde>
        __HAL_RCC_HSI_DISABLE();
 8004a40:	f023 0301 	bic.w	r3, r3, #1
 8004a44:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004a46:	f7fd f91d 	bl	8001c84 <HAL_GetTick>
 8004a4a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004a4c:	e004      	b.n	8004a58 <HAL_RCC_OscConfig+0x3b0>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a4e:	f7fd f919 	bl	8001c84 <HAL_GetTick>
 8004a52:	1b80      	subs	r0, r0, r6
 8004a54:	2802      	cmp	r0, #2
 8004a56:	d8a7      	bhi.n	80049a8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004a58:	682b      	ldr	r3, [r5, #0]
 8004a5a:	0758      	lsls	r0, r3, #29
 8004a5c:	d4f7      	bmi.n	8004a4e <HAL_RCC_OscConfig+0x3a6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004a5e:	6823      	ldr	r3, [r4, #0]
 8004a60:	e65b      	b.n	800471a <HAL_RCC_OscConfig+0x72>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004a62:	0790      	lsls	r0, r2, #30
 8004a64:	f47f af01 	bne.w	800486a <HAL_RCC_OscConfig+0x1c2>
 8004a68:	e6ce      	b.n	8004808 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a6a:	686b      	ldr	r3, [r5, #4]
 8004a6c:	6922      	ldr	r2, [r4, #16]
 8004a6e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004a72:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004a76:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004a78:	6823      	ldr	r3, [r4, #0]
 8004a7a:	e64e      	b.n	800471a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a7c:	4a36      	ldr	r2, [pc, #216]	@ (8004b58 <HAL_RCC_OscConfig+0x4b0>)
 8004a7e:	6a21      	ldr	r1, [r4, #32]
 8004a80:	68d3      	ldr	r3, [r2, #12]
 8004a82:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8004a86:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004a8a:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a8c:	6823      	ldr	r3, [r4, #0]
 8004a8e:	e67a      	b.n	8004786 <HAL_RCC_OscConfig+0xde>
        tickstart = HAL_GetTick();
 8004a90:	f7fd f8f8 	bl	8001c84 <HAL_GetTick>
 8004a94:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a96:	e004      	b.n	8004aa2 <HAL_RCC_OscConfig+0x3fa>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a98:	f7fd f8f4 	bl	8001c84 <HAL_GetTick>
 8004a9c:	1b80      	subs	r0, r0, r6
 8004a9e:	2802      	cmp	r0, #2
 8004aa0:	d882      	bhi.n	80049a8 <HAL_RCC_OscConfig+0x300>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004aa2:	682b      	ldr	r3, [r5, #0]
 8004aa4:	0199      	lsls	r1, r3, #6
 8004aa6:	d4f7      	bmi.n	8004a98 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004aa8:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8004aaa:	4b2c      	ldr	r3, [pc, #176]	@ (8004b5c <HAL_RCC_OscConfig+0x4b4>)
 8004aac:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8004aae:	400b      	ands	r3, r1
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8004ab4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004ab8:	62ab      	str	r3, [r5, #40]	@ 0x28
 8004aba:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004abc:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	@ 0x34
 8004ac0:	3901      	subs	r1, #1
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	3a01      	subs	r2, #1
 8004ac6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004aca:	025b      	lsls	r3, r3, #9
 8004acc:	0412      	lsls	r2, r2, #16
 8004ace:	b29b      	uxth	r3, r3
 8004ad0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8004ad8:	3a01      	subs	r2, #1
 8004ada:	430b      	orrs	r3, r1
 8004adc:	0612      	lsls	r2, r2, #24
 8004ade:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8004ae6:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004ae8:	f023 0301 	bic.w	r3, r3, #1
 8004aec:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004aee:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8004af0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8004af2:	f36f 03cf 	bfc	r3, #3, #13
 8004af6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004afa:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004afc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004afe:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004b00:	f023 030c 	bic.w	r3, r3, #12
 8004b04:	4313      	orrs	r3, r2
 8004b06:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004b08:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004b0a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004b0c:	f023 0302 	bic.w	r3, r3, #2
 8004b10:	4313      	orrs	r3, r2
 8004b12:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004b14:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004b16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b1a:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b1c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004b1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b22:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004b24:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004b26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b2a:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8004b2c:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 8004b2e:	f043 0301 	orr.w	r3, r3, #1
 8004b32:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8004b34:	682b      	ldr	r3, [r5, #0]
 8004b36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b3a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004b3c:	f7fd f8a2 	bl	8001c84 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004b40:	4d05      	ldr	r5, [pc, #20]	@ (8004b58 <HAL_RCC_OscConfig+0x4b0>)
        tickstart = HAL_GetTick();
 8004b42:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004b44:	682b      	ldr	r3, [r5, #0]
 8004b46:	019a      	lsls	r2, r3, #6
 8004b48:	f53f ae56 	bmi.w	80047f8 <HAL_RCC_OscConfig+0x150>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b4c:	f7fd f89a 	bl	8001c84 <HAL_GetTick>
 8004b50:	1b00      	subs	r0, r0, r4
 8004b52:	2802      	cmp	r0, #2
 8004b54:	d9f6      	bls.n	8004b44 <HAL_RCC_OscConfig+0x49c>
 8004b56:	e727      	b.n	80049a8 <HAL_RCC_OscConfig+0x300>
 8004b58:	58024400 	.word	0x58024400
 8004b5c:	fffffc0c 	.word	0xfffffc0c
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b60:	2b01      	cmp	r3, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004b62:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004b64:	6b28      	ldr	r0, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b66:	f43f aea6 	beq.w	80048b6 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b6a:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b6e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004b70:	428b      	cmp	r3, r1
 8004b72:	f47f aea0 	bne.w	80048b6 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b76:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b7a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	f47f ae9a 	bne.w	80048b6 <HAL_RCC_OscConfig+0x20e>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004b82:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004b84:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8004b88:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	f47f ae93 	bne.w	80048b6 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004b90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004b92:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8004b96:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	f47f ae8c 	bne.w	80048b6 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b9e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8004ba0:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8004ba4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004ba6:	429a      	cmp	r2, r3
 8004ba8:	f47f ae85 	bne.w	80048b6 <HAL_RCC_OscConfig+0x20e>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004bac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004bae:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8004bb2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004bb4:	4298      	cmp	r0, r3
 8004bb6:	f47f ae7e 	bne.w	80048b6 <HAL_RCC_OscConfig+0x20e>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004bba:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004bbc:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004bbe:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	f43f ae18 	beq.w	80047f8 <HAL_RCC_OscConfig+0x150>
          __HAL_RCC_PLLFRACN_DISABLE();
 8004bc8:	4a2d      	ldr	r2, [pc, #180]	@ (8004c80 <HAL_RCC_OscConfig+0x5d8>)
 8004bca:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004bcc:	f023 0301 	bic.w	r3, r3, #1
 8004bd0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8004bd2:	f7fd f857 	bl	8001c84 <HAL_GetTick>
 8004bd6:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004bd8:	f7fd f854 	bl	8001c84 <HAL_GetTick>
 8004bdc:	42a8      	cmp	r0, r5
 8004bde:	d0fb      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004be0:	4a27      	ldr	r2, [pc, #156]	@ (8004c80 <HAL_RCC_OscConfig+0x5d8>)
 8004be2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8004be4:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8004be6:	f36f 03cf 	bfc	r3, #3, #13
 8004bea:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004bee:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8004bf0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004bf2:	f043 0301 	orr.w	r3, r3, #1
 8004bf6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004bf8:	e5fe      	b.n	80047f8 <HAL_RCC_OscConfig+0x150>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004bfa:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004bfe:	601a      	str	r2, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004c06:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004c08:	e576      	b.n	80046f8 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c0a:	4d1d      	ldr	r5, [pc, #116]	@ (8004c80 <HAL_RCC_OscConfig+0x5d8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c0c:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c10:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8004c12:	f023 0301 	bic.w	r3, r3, #1
 8004c16:	672b      	str	r3, [r5, #112]	@ 0x70
 8004c18:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8004c1a:	f023 0304 	bic.w	r3, r3, #4
 8004c1e:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8004c20:	f7fd f830 	bl	8001c84 <HAL_GetTick>
 8004c24:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004c26:	e005      	b.n	8004c34 <HAL_RCC_OscConfig+0x58c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c28:	f7fd f82c 	bl	8001c84 <HAL_GetTick>
 8004c2c:	1b80      	subs	r0, r0, r6
 8004c2e:	42b8      	cmp	r0, r7
 8004c30:	f63f aeba 	bhi.w	80049a8 <HAL_RCC_OscConfig+0x300>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004c34:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 8004c36:	0798      	lsls	r0, r3, #30
 8004c38:	d4f6      	bmi.n	8004c28 <HAL_RCC_OscConfig+0x580>
 8004c3a:	e5d9      	b.n	80047f0 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c3c:	68eb      	ldr	r3, [r5, #12]
 8004c3e:	6a22      	ldr	r2, [r4, #32]
 8004c40:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8004c44:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004c48:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c4a:	6823      	ldr	r3, [r4, #0]
 8004c4c:	e59b      	b.n	8004786 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c4e:	4a0c      	ldr	r2, [pc, #48]	@ (8004c80 <HAL_RCC_OscConfig+0x5d8>)
 8004c50:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8004c52:	f043 0301 	orr.w	r3, r3, #1
 8004c56:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c58:	e67d      	b.n	8004956 <HAL_RCC_OscConfig+0x2ae>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004c5a:	4a09      	ldr	r2, [pc, #36]	@ (8004c80 <HAL_RCC_OscConfig+0x5d8>)
 8004c5c:	6853      	ldr	r3, [r2, #4]
 8004c5e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8004c62:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004c66:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c68:	6823      	ldr	r3, [r4, #0]
 8004c6a:	e58c      	b.n	8004786 <HAL_RCC_OscConfig+0xde>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c6c:	f042 0204 	orr.w	r2, r2, #4
 8004c70:	671a      	str	r2, [r3, #112]	@ 0x70
 8004c72:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c74:	f042 0201 	orr.w	r2, r2, #1
 8004c78:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004c7a:	e66c      	b.n	8004956 <HAL_RCC_OscConfig+0x2ae>
    return HAL_ERROR;
 8004c7c:	2001      	movs	r0, #1
}
 8004c7e:	4770      	bx	lr
 8004c80:	58024400 	.word	0x58024400

08004c84 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c84:	4a3f      	ldr	r2, [pc, #252]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x100>)
 8004c86:	6913      	ldr	r3, [r2, #16]
 8004c88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c8c:	2b10      	cmp	r3, #16
 8004c8e:	d04f      	beq.n	8004d30 <HAL_RCC_GetSysClockFreq+0xac>
 8004c90:	2b18      	cmp	r3, #24
 8004c92:	d00a      	beq.n	8004caa <HAL_RCC_GetSysClockFreq+0x26>
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d14d      	bne.n	8004d34 <HAL_RCC_GetSysClockFreq+0xb0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c98:	6813      	ldr	r3, [r2, #0]
 8004c9a:	0699      	lsls	r1, r3, #26
 8004c9c:	d54c      	bpl.n	8004d38 <HAL_RCC_GetSysClockFreq+0xb4>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004c9e:	6813      	ldr	r3, [r2, #0]
 8004ca0:	4839      	ldr	r0, [pc, #228]	@ (8004d88 <HAL_RCC_GetSysClockFreq+0x104>)
 8004ca2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004ca6:	40d8      	lsrs	r0, r3
 8004ca8:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004caa:	6a91      	ldr	r1, [r2, #40]	@ 0x28
{
 8004cac:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004cae:	6a94      	ldr	r4, [r2, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004cb0:	6ad5      	ldr	r5, [r2, #44]	@ 0x2c
      if (pllm != 0U)
 8004cb2:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004cb6:	6b53      	ldr	r3, [r2, #52]	@ 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004cb8:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8004cbc:	d036      	beq.n	8004d2c <HAL_RCC_GetSysClockFreq+0xa8>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004cbe:	f3c3 03cc 	ubfx	r3, r3, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004cc2:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004cc6:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004cca:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004cce:	fb05 f303 	mul.w	r3, r5, r3
        switch (pllsource)
 8004cd2:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004cd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cd8:	ee06 3a90 	vmov	s13, r3
 8004cdc:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 8004ce0:	d002      	beq.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x64>
 8004ce2:	2902      	cmp	r1, #2
 8004ce4:	d048      	beq.n	8004d78 <HAL_RCC_GetSysClockFreq+0xf4>
 8004ce6:	b349      	cbz	r1, 8004d3c <HAL_RCC_GetSysClockFreq+0xb8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004ce8:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8004d8c <HAL_RCC_GetSysClockFreq+0x108>
 8004cec:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8004cf0:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8004cf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cf6:	ee07 3a10 	vmov	s14, r3
 8004cfa:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 8004cfe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004d02:	ee37 7a25 	vadd.f32	s14, s14, s11
 8004d06:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004d0a:	ee27 7a06 	vmul.f32	s14, s14, s12
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004d0e:	4b1d      	ldr	r3, [pc, #116]	@ (8004d84 <HAL_RCC_GetSysClockFreq+0x100>)
 8004d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d12:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004d16:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004d18:	ee07 3a90 	vmov	s15, r3
 8004d1c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004d20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004d24:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004d28:	ee17 0a90 	vmov	r0, s15
}
 8004d2c:	bc30      	pop	{r4, r5}
 8004d2e:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004d30:	4817      	ldr	r0, [pc, #92]	@ (8004d90 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004d32:	4770      	bx	lr
      sysclockfreq = CSI_VALUE;
 8004d34:	4817      	ldr	r0, [pc, #92]	@ (8004d94 <HAL_RCC_GetSysClockFreq+0x110>)
 8004d36:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004d38:	4813      	ldr	r0, [pc, #76]	@ (8004d88 <HAL_RCC_GetSysClockFreq+0x104>)
}
 8004d3a:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d3c:	6813      	ldr	r3, [r2, #0]
 8004d3e:	069b      	lsls	r3, r3, #26
 8004d40:	d51d      	bpl.n	8004d7e <HAL_RCC_GetSysClockFreq+0xfa>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d42:	6810      	ldr	r0, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d44:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004d48:	6b13      	ldr	r3, [r2, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d4a:	490f      	ldr	r1, [pc, #60]	@ (8004d88 <HAL_RCC_GetSysClockFreq+0x104>)
 8004d4c:	f3c0 02c1 	ubfx	r2, r0, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d50:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d54:	40d1      	lsrs	r1, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d56:	ee06 3a10 	vmov	s12, r3
 8004d5a:	ee05 1a90 	vmov	s11, r1
 8004d5e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004d62:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004d66:	ee36 6a07 	vadd.f32	s12, s12, s14
 8004d6a:	ee85 7aa7 	vdiv.f32	s14, s11, s15
 8004d6e:	ee76 7a26 	vadd.f32	s15, s12, s13
 8004d72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d76:	e7ca      	b.n	8004d0e <HAL_RCC_GetSysClockFreq+0x8a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d78:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8004d98 <HAL_RCC_GetSysClockFreq+0x114>
 8004d7c:	e7b6      	b.n	8004cec <HAL_RCC_GetSysClockFreq+0x68>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004d7e:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8004d9c <HAL_RCC_GetSysClockFreq+0x118>
 8004d82:	e7b3      	b.n	8004cec <HAL_RCC_GetSysClockFreq+0x68>
 8004d84:	58024400 	.word	0x58024400
 8004d88:	03d09000 	.word	0x03d09000
 8004d8c:	4a742400 	.word	0x4a742400
 8004d90:	017d7840 	.word	0x017d7840
 8004d94:	003d0900 	.word	0x003d0900
 8004d98:	4bbebc20 	.word	0x4bbebc20
 8004d9c:	4c742400 	.word	0x4c742400

08004da0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004da0:	2800      	cmp	r0, #0
 8004da2:	f000 810e 	beq.w	8004fc2 <HAL_RCC_ClockConfig+0x222>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004da6:	4a8d      	ldr	r2, [pc, #564]	@ (8004fdc <HAL_RCC_ClockConfig+0x23c>)
 8004da8:	6813      	ldr	r3, [r2, #0]
 8004daa:	f003 030f 	and.w	r3, r3, #15
 8004dae:	428b      	cmp	r3, r1
{
 8004db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004db4:	4604      	mov	r4, r0
 8004db6:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004db8:	d20c      	bcs.n	8004dd4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dba:	6813      	ldr	r3, [r2, #0]
 8004dbc:	f023 030f 	bic.w	r3, r3, #15
 8004dc0:	430b      	orrs	r3, r1
 8004dc2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dc4:	6813      	ldr	r3, [r2, #0]
 8004dc6:	f003 030f 	and.w	r3, r3, #15
 8004dca:	428b      	cmp	r3, r1
 8004dcc:	d002      	beq.n	8004dd4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8004dce:	2001      	movs	r0, #1
}
 8004dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004dd4:	6823      	ldr	r3, [r4, #0]
 8004dd6:	0758      	lsls	r0, r3, #29
 8004dd8:	d50b      	bpl.n	8004df2 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004dda:	4981      	ldr	r1, [pc, #516]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004ddc:	6920      	ldr	r0, [r4, #16]
 8004dde:	698a      	ldr	r2, [r1, #24]
 8004de0:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004de4:	4290      	cmp	r0, r2
 8004de6:	d904      	bls.n	8004df2 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004de8:	698a      	ldr	r2, [r1, #24]
 8004dea:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004dee:	4302      	orrs	r2, r0
 8004df0:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004df2:	0719      	lsls	r1, r3, #28
 8004df4:	d50b      	bpl.n	8004e0e <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004df6:	497a      	ldr	r1, [pc, #488]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004df8:	6960      	ldr	r0, [r4, #20]
 8004dfa:	69ca      	ldr	r2, [r1, #28]
 8004dfc:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004e00:	4290      	cmp	r0, r2
 8004e02:	d904      	bls.n	8004e0e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004e04:	69ca      	ldr	r2, [r1, #28]
 8004e06:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004e0a:	4302      	orrs	r2, r0
 8004e0c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e0e:	06da      	lsls	r2, r3, #27
 8004e10:	d50b      	bpl.n	8004e2a <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004e12:	4973      	ldr	r1, [pc, #460]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004e14:	69a0      	ldr	r0, [r4, #24]
 8004e16:	69ca      	ldr	r2, [r1, #28]
 8004e18:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004e1c:	4290      	cmp	r0, r2
 8004e1e:	d904      	bls.n	8004e2a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004e20:	69ca      	ldr	r2, [r1, #28]
 8004e22:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004e26:	4302      	orrs	r2, r0
 8004e28:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e2a:	069f      	lsls	r7, r3, #26
 8004e2c:	d50b      	bpl.n	8004e46 <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e2e:	496c      	ldr	r1, [pc, #432]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004e30:	69e0      	ldr	r0, [r4, #28]
 8004e32:	6a0a      	ldr	r2, [r1, #32]
 8004e34:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004e38:	4290      	cmp	r0, r2
 8004e3a:	d904      	bls.n	8004e46 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004e3c:	6a0a      	ldr	r2, [r1, #32]
 8004e3e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004e42:	4302      	orrs	r2, r0
 8004e44:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e46:	079e      	lsls	r6, r3, #30
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e48:	f003 0201 	and.w	r2, r3, #1
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e4c:	f140 80ab 	bpl.w	8004fa6 <HAL_RCC_ClockConfig+0x206>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004e50:	4e63      	ldr	r6, [pc, #396]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004e52:	68e0      	ldr	r0, [r4, #12]
 8004e54:	69b1      	ldr	r1, [r6, #24]
 8004e56:	f001 010f 	and.w	r1, r1, #15
 8004e5a:	4288      	cmp	r0, r1
 8004e5c:	d904      	bls.n	8004e68 <HAL_RCC_ClockConfig+0xc8>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e5e:	69b1      	ldr	r1, [r6, #24]
 8004e60:	f021 010f 	bic.w	r1, r1, #15
 8004e64:	4301      	orrs	r1, r0
 8004e66:	61b1      	str	r1, [r6, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e68:	2a00      	cmp	r2, #0
 8004e6a:	d030      	beq.n	8004ece <HAL_RCC_ClockConfig+0x12e>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004e6c:	4a5c      	ldr	r2, [pc, #368]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004e6e:	68a1      	ldr	r1, [r4, #8]
 8004e70:	6993      	ldr	r3, [r2, #24]
 8004e72:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004e76:	430b      	orrs	r3, r1
 8004e78:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e7a:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004e7c:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e7e:	2902      	cmp	r1, #2
 8004e80:	f000 80a1 	beq.w	8004fc6 <HAL_RCC_ClockConfig+0x226>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e84:	2903      	cmp	r1, #3
 8004e86:	f000 8098 	beq.w	8004fba <HAL_RCC_ClockConfig+0x21a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004e8a:	2901      	cmp	r1, #1
 8004e8c:	f000 80a1 	beq.w	8004fd2 <HAL_RCC_ClockConfig+0x232>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004e90:	075f      	lsls	r7, r3, #29
 8004e92:	d59c      	bpl.n	8004dce <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e94:	4e52      	ldr	r6, [pc, #328]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e96:	f241 3888 	movw	r8, #5000	@ 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004e9a:	6933      	ldr	r3, [r6, #16]
 8004e9c:	f023 0307 	bic.w	r3, r3, #7
 8004ea0:	430b      	orrs	r3, r1
 8004ea2:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 8004ea4:	f7fc feee 	bl	8001c84 <HAL_GetTick>
 8004ea8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eaa:	e005      	b.n	8004eb8 <HAL_RCC_ClockConfig+0x118>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eac:	f7fc feea 	bl	8001c84 <HAL_GetTick>
 8004eb0:	1bc0      	subs	r0, r0, r7
 8004eb2:	4540      	cmp	r0, r8
 8004eb4:	f200 808b 	bhi.w	8004fce <HAL_RCC_ClockConfig+0x22e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eb8:	6933      	ldr	r3, [r6, #16]
 8004eba:	6862      	ldr	r2, [r4, #4]
 8004ebc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ec0:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8004ec4:	d1f2      	bne.n	8004eac <HAL_RCC_ClockConfig+0x10c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	079e      	lsls	r6, r3, #30
 8004eca:	d506      	bpl.n	8004eda <HAL_RCC_ClockConfig+0x13a>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004ecc:	68e0      	ldr	r0, [r4, #12]
 8004ece:	4944      	ldr	r1, [pc, #272]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004ed0:	698a      	ldr	r2, [r1, #24]
 8004ed2:	f002 020f 	and.w	r2, r2, #15
 8004ed6:	4290      	cmp	r0, r2
 8004ed8:	d369      	bcc.n	8004fae <HAL_RCC_ClockConfig+0x20e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004eda:	4940      	ldr	r1, [pc, #256]	@ (8004fdc <HAL_RCC_ClockConfig+0x23c>)
 8004edc:	680a      	ldr	r2, [r1, #0]
 8004ede:	f002 020f 	and.w	r2, r2, #15
 8004ee2:	42aa      	cmp	r2, r5
 8004ee4:	d90a      	bls.n	8004efc <HAL_RCC_ClockConfig+0x15c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ee6:	680a      	ldr	r2, [r1, #0]
 8004ee8:	f022 020f 	bic.w	r2, r2, #15
 8004eec:	432a      	orrs	r2, r5
 8004eee:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ef0:	680a      	ldr	r2, [r1, #0]
 8004ef2:	f002 020f 	and.w	r2, r2, #15
 8004ef6:	42aa      	cmp	r2, r5
 8004ef8:	f47f af69 	bne.w	8004dce <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004efc:	0758      	lsls	r0, r3, #29
 8004efe:	d50b      	bpl.n	8004f18 <HAL_RCC_ClockConfig+0x178>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004f00:	4937      	ldr	r1, [pc, #220]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004f02:	6920      	ldr	r0, [r4, #16]
 8004f04:	698a      	ldr	r2, [r1, #24]
 8004f06:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004f0a:	4290      	cmp	r0, r2
 8004f0c:	d204      	bcs.n	8004f18 <HAL_RCC_ClockConfig+0x178>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004f0e:	698a      	ldr	r2, [r1, #24]
 8004f10:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004f14:	4302      	orrs	r2, r0
 8004f16:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f18:	0719      	lsls	r1, r3, #28
 8004f1a:	d50b      	bpl.n	8004f34 <HAL_RCC_ClockConfig+0x194>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004f1c:	4930      	ldr	r1, [pc, #192]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004f1e:	6960      	ldr	r0, [r4, #20]
 8004f20:	69ca      	ldr	r2, [r1, #28]
 8004f22:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 8004f26:	4290      	cmp	r0, r2
 8004f28:	d204      	bcs.n	8004f34 <HAL_RCC_ClockConfig+0x194>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004f2a:	69ca      	ldr	r2, [r1, #28]
 8004f2c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004f30:	4302      	orrs	r2, r0
 8004f32:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f34:	06da      	lsls	r2, r3, #27
 8004f36:	d50b      	bpl.n	8004f50 <HAL_RCC_ClockConfig+0x1b0>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004f38:	4929      	ldr	r1, [pc, #164]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004f3a:	69a0      	ldr	r0, [r4, #24]
 8004f3c:	69ca      	ldr	r2, [r1, #28]
 8004f3e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8004f42:	4290      	cmp	r0, r2
 8004f44:	d204      	bcs.n	8004f50 <HAL_RCC_ClockConfig+0x1b0>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004f46:	69ca      	ldr	r2, [r1, #28]
 8004f48:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004f4c:	4302      	orrs	r2, r0
 8004f4e:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004f50:	069b      	lsls	r3, r3, #26
 8004f52:	d50b      	bpl.n	8004f6c <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004f54:	4a22      	ldr	r2, [pc, #136]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004f56:	69e1      	ldr	r1, [r4, #28]
 8004f58:	6a13      	ldr	r3, [r2, #32]
 8004f5a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004f5e:	4299      	cmp	r1, r3
 8004f60:	d204      	bcs.n	8004f6c <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004f62:	6a13      	ldr	r3, [r2, #32]
 8004f64:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f68:	430b      	orrs	r3, r1
 8004f6a:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004f6c:	f7ff fe8a 	bl	8004c84 <HAL_RCC_GetSysClockFreq>
 8004f70:	4a1b      	ldr	r2, [pc, #108]	@ (8004fe0 <HAL_RCC_ClockConfig+0x240>)
 8004f72:	4603      	mov	r3, r0
 8004f74:	481b      	ldr	r0, [pc, #108]	@ (8004fe4 <HAL_RCC_ClockConfig+0x244>)
 8004f76:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f78:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004f7a:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 8004f7e:	4d1a      	ldr	r5, [pc, #104]	@ (8004fe8 <HAL_RCC_ClockConfig+0x248>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f80:	f002 020f 	and.w	r2, r2, #15
 8004f84:	4c19      	ldr	r4, [pc, #100]	@ (8004fec <HAL_RCC_ClockConfig+0x24c>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004f86:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f88:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004f8a:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 8004f8e:	4818      	ldr	r0, [pc, #96]	@ (8004ff0 <HAL_RCC_ClockConfig+0x250>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f90:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004f94:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 8004f96:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8004f98:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f9a:	40d3      	lsrs	r3, r2
 8004f9c:	6023      	str	r3, [r4, #0]
}
 8004f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8004fa2:	f7fc be0d 	b.w	8001bc0 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fa6:	2a00      	cmp	r2, #0
 8004fa8:	f47f af60 	bne.w	8004e6c <HAL_RCC_ClockConfig+0xcc>
 8004fac:	e795      	b.n	8004eda <HAL_RCC_ClockConfig+0x13a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fae:	698a      	ldr	r2, [r1, #24]
 8004fb0:	f022 020f 	bic.w	r2, r2, #15
 8004fb4:	4302      	orrs	r2, r0
 8004fb6:	618a      	str	r2, [r1, #24]
 8004fb8:	e78f      	b.n	8004eda <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004fba:	019a      	lsls	r2, r3, #6
 8004fbc:	f53f af6a 	bmi.w	8004e94 <HAL_RCC_ClockConfig+0xf4>
 8004fc0:	e705      	b.n	8004dce <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004fc2:	2001      	movs	r0, #1
}
 8004fc4:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004fc6:	0398      	lsls	r0, r3, #14
 8004fc8:	f53f af64 	bmi.w	8004e94 <HAL_RCC_ClockConfig+0xf4>
 8004fcc:	e6ff      	b.n	8004dce <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8004fce:	2003      	movs	r0, #3
 8004fd0:	e6fe      	b.n	8004dd0 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004fd2:	05db      	lsls	r3, r3, #23
 8004fd4:	f53f af5e 	bmi.w	8004e94 <HAL_RCC_ClockConfig+0xf4>
 8004fd8:	e6f9      	b.n	8004dce <HAL_RCC_ClockConfig+0x2e>
 8004fda:	bf00      	nop
 8004fdc:	52002000 	.word	0x52002000
 8004fe0:	58024400 	.word	0x58024400
 8004fe4:	0806d540 	.word	0x0806d540
 8004fe8:	24000004 	.word	0x24000004
 8004fec:	24000000 	.word	0x24000000
 8004ff0:	2400000c 	.word	0x2400000c

08004ff4 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ff4:	4a18      	ldr	r2, [pc, #96]	@ (8005058 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ff6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ff8:	6913      	ldr	r3, [r2, #16]
 8004ffa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ffe:	2b10      	cmp	r3, #16
 8005000:	d024      	beq.n	800504c <HAL_RCC_GetHCLKFreq+0x58>
 8005002:	2b18      	cmp	r3, #24
 8005004:	d009      	beq.n	800501a <HAL_RCC_GetHCLKFreq+0x26>
 8005006:	bb1b      	cbnz	r3, 8005050 <HAL_RCC_GetHCLKFreq+0x5c>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005008:	6813      	ldr	r3, [r2, #0]
 800500a:	069b      	lsls	r3, r3, #26
 800500c:	d522      	bpl.n	8005054 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800500e:	6812      	ldr	r2, [r2, #0]
 8005010:	4b12      	ldr	r3, [pc, #72]	@ (800505c <HAL_RCC_GetHCLKFreq+0x68>)
 8005012:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8005016:	40d3      	lsrs	r3, r2
 8005018:	e002      	b.n	8005020 <HAL_RCC_GetHCLKFreq+0x2c>
 800501a:	f7ff fad3 	bl	80045c4 <HAL_RCC_GetSysClockFreq.part.0>
 800501e:	4603      	mov	r3, r0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005020:	490d      	ldr	r1, [pc, #52]	@ (8005058 <HAL_RCC_GetHCLKFreq+0x64>)
 8005022:	480f      	ldr	r0, [pc, #60]	@ (8005060 <HAL_RCC_GetHCLKFreq+0x6c>)
 8005024:	698a      	ldr	r2, [r1, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005026:	6989      	ldr	r1, [r1, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005028:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800502c:	4c0d      	ldr	r4, [pc, #52]	@ (8005064 <HAL_RCC_GetHCLKFreq+0x70>)
 800502e:	f001 010f 	and.w	r1, r1, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005032:	4d0d      	ldr	r5, [pc, #52]	@ (8005068 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005034:	5c82      	ldrb	r2, [r0, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005036:	5c40      	ldrb	r0, [r0, r1]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005038:	f002 021f 	and.w	r2, r2, #31
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800503c:	f000 001f 	and.w	r0, r0, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005040:	40d3      	lsrs	r3, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005042:	fa23 f000 	lsr.w	r0, r3, r0
  SystemCoreClock = common_system_clock;
 8005046:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005048:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800504a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800504c:	4b07      	ldr	r3, [pc, #28]	@ (800506c <HAL_RCC_GetHCLKFreq+0x78>)
 800504e:	e7e7      	b.n	8005020 <HAL_RCC_GetHCLKFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 8005050:	4b07      	ldr	r3, [pc, #28]	@ (8005070 <HAL_RCC_GetHCLKFreq+0x7c>)
 8005052:	e7e5      	b.n	8005020 <HAL_RCC_GetHCLKFreq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005054:	4b01      	ldr	r3, [pc, #4]	@ (800505c <HAL_RCC_GetHCLKFreq+0x68>)
 8005056:	e7e3      	b.n	8005020 <HAL_RCC_GetHCLKFreq+0x2c>
 8005058:	58024400 	.word	0x58024400
 800505c:	03d09000 	.word	0x03d09000
 8005060:	0806d540 	.word	0x0806d540
 8005064:	24000000 	.word	0x24000000
 8005068:	24000004 	.word	0x24000004
 800506c:	017d7840 	.word	0x017d7840
 8005070:	003d0900 	.word	0x003d0900

08005074 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005074:	4a1c      	ldr	r2, [pc, #112]	@ (80050e8 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005076:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005078:	6913      	ldr	r3, [r2, #16]
 800507a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800507e:	2b10      	cmp	r3, #16
 8005080:	d02b      	beq.n	80050da <HAL_RCC_GetPCLK1Freq+0x66>
 8005082:	2b18      	cmp	r3, #24
 8005084:	d009      	beq.n	800509a <HAL_RCC_GetPCLK1Freq+0x26>
 8005086:	bb53      	cbnz	r3, 80050de <HAL_RCC_GetPCLK1Freq+0x6a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005088:	6813      	ldr	r3, [r2, #0]
 800508a:	069b      	lsls	r3, r3, #26
 800508c:	d529      	bpl.n	80050e2 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800508e:	6812      	ldr	r2, [r2, #0]
 8005090:	4b16      	ldr	r3, [pc, #88]	@ (80050ec <HAL_RCC_GetPCLK1Freq+0x78>)
 8005092:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8005096:	40d3      	lsrs	r3, r2
 8005098:	e002      	b.n	80050a0 <HAL_RCC_GetPCLK1Freq+0x2c>
 800509a:	f7ff fa93 	bl	80045c4 <HAL_RCC_GetSysClockFreq.part.0>
 800509e:	4603      	mov	r3, r0
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80050a0:	4a11      	ldr	r2, [pc, #68]	@ (80050e8 <HAL_RCC_GetPCLK1Freq+0x74>)
 80050a2:	4913      	ldr	r1, [pc, #76]	@ (80050f0 <HAL_RCC_GetPCLK1Freq+0x7c>)
 80050a4:	6990      	ldr	r0, [r2, #24]
  SystemCoreClock = common_system_clock;
 80050a6:	4d13      	ldr	r5, [pc, #76]	@ (80050f4 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80050a8:	f3c0 2003 	ubfx	r0, r0, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050ac:	4c12      	ldr	r4, [pc, #72]	@ (80050f8 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80050ae:	5c08      	ldrb	r0, [r1, r0]
 80050b0:	f000 001f 	and.w	r0, r0, #31
 80050b4:	40c3      	lsrs	r3, r0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050b6:	6990      	ldr	r0, [r2, #24]
 80050b8:	f000 000f 	and.w	r0, r0, #15
  SystemCoreClock = common_system_clock;
 80050bc:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80050be:	5c08      	ldrb	r0, [r1, r0]
 80050c0:	f000 001f 	and.w	r0, r0, #31
 80050c4:	40c3      	lsrs	r3, r0
 80050c6:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80050c8:	69d2      	ldr	r2, [r2, #28]
 80050ca:	f3c2 1202 	ubfx	r2, r2, #4, #3
 80050ce:	5c88      	ldrb	r0, [r1, r2]
 80050d0:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80050d4:	fa23 f000 	lsr.w	r0, r3, r0
 80050d8:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050da:	4b08      	ldr	r3, [pc, #32]	@ (80050fc <HAL_RCC_GetPCLK1Freq+0x88>)
 80050dc:	e7e0      	b.n	80050a0 <HAL_RCC_GetPCLK1Freq+0x2c>
      sysclockfreq = CSI_VALUE;
 80050de:	4b08      	ldr	r3, [pc, #32]	@ (8005100 <HAL_RCC_GetPCLK1Freq+0x8c>)
 80050e0:	e7de      	b.n	80050a0 <HAL_RCC_GetPCLK1Freq+0x2c>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80050e2:	4b02      	ldr	r3, [pc, #8]	@ (80050ec <HAL_RCC_GetPCLK1Freq+0x78>)
 80050e4:	e7dc      	b.n	80050a0 <HAL_RCC_GetPCLK1Freq+0x2c>
 80050e6:	bf00      	nop
 80050e8:	58024400 	.word	0x58024400
 80050ec:	03d09000 	.word	0x03d09000
 80050f0:	0806d540 	.word	0x0806d540
 80050f4:	24000004 	.word	0x24000004
 80050f8:	24000000 	.word	0x24000000
 80050fc:	017d7840 	.word	0x017d7840
 8005100:	003d0900 	.word	0x003d0900

08005104 <RCCEx_PLL2_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8005104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005106:	4c36      	ldr	r4, [pc, #216]	@ (80051e0 <RCCEx_PLL2_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
 8005108:	4606      	mov	r6, r0
 800510a:	460f      	mov	r7, r1
    __HAL_RCC_PLL2_DISABLE();
 800510c:	6823      	ldr	r3, [r4, #0]
 800510e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005112:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005114:	f7fc fdb6 	bl	8001c84 <HAL_GetTick>
 8005118:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800511a:	e004      	b.n	8005126 <RCCEx_PLL2_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800511c:	f7fc fdb2 	bl	8001c84 <HAL_GetTick>
 8005120:	1b40      	subs	r0, r0, r5
 8005122:	2802      	cmp	r0, #2
 8005124:	d856      	bhi.n	80051d4 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005126:	6823      	ldr	r3, [r4, #0]
 8005128:	011a      	lsls	r2, r3, #4
 800512a:	d4f7      	bmi.n	800511c <RCCEx_PLL2_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800512c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800512e:	6832      	ldr	r2, [r6, #0]
 8005130:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005134:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8005138:	62a3      	str	r3, [r4, #40]	@ 0x28
 800513a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800513e:	3b01      	subs	r3, #1
 8005140:	3a01      	subs	r2, #1
 8005142:	025b      	lsls	r3, r3, #9
 8005144:	0412      	lsls	r2, r2, #16
 8005146:	b29b      	uxth	r3, r3
 8005148:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800514c:	4313      	orrs	r3, r2
 800514e:	6872      	ldr	r2, [r6, #4]
 8005150:	3a01      	subs	r2, #1
 8005152:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005156:	4313      	orrs	r3, r2
 8005158:	6932      	ldr	r2, [r6, #16]
 800515a:	3a01      	subs	r2, #1
 800515c:	0612      	lsls	r2, r2, #24
 800515e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005162:	4313      	orrs	r3, r2
 8005164:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005166:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005168:	6972      	ldr	r2, [r6, #20]
 800516a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800516e:	4313      	orrs	r3, r2
 8005170:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005172:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005174:	69b2      	ldr	r2, [r6, #24]
 8005176:	f023 0320 	bic.w	r3, r3, #32
 800517a:	4313      	orrs	r3, r2
 800517c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800517e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005180:	f023 0310 	bic.w	r3, r3, #16
 8005184:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005186:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8005188:	69f2      	ldr	r2, [r6, #28]
 800518a:	f36f 03cf 	bfc	r3, #3, #13
 800518e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005192:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005194:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005196:	f043 0310 	orr.w	r3, r3, #16
 800519a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800519c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800519e:	b1df      	cbz	r7, 80051d8 <RCCEx_PLL2_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80051a0:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80051a2:	bf0c      	ite	eq
 80051a4:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80051a8:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 80051ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80051ae:	4c0c      	ldr	r4, [pc, #48]	@ (80051e0 <RCCEx_PLL2_Config.part.0+0xdc>)
 80051b0:	6823      	ldr	r3, [r4, #0]
 80051b2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80051b6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051b8:	f7fc fd64 	bl	8001c84 <HAL_GetTick>
 80051bc:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80051be:	e004      	b.n	80051ca <RCCEx_PLL2_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80051c0:	f7fc fd60 	bl	8001c84 <HAL_GetTick>
 80051c4:	1b40      	subs	r0, r0, r5
 80051c6:	2802      	cmp	r0, #2
 80051c8:	d804      	bhi.n	80051d4 <RCCEx_PLL2_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80051ca:	6823      	ldr	r3, [r4, #0]
 80051cc:	011b      	lsls	r3, r3, #4
 80051ce:	d5f7      	bpl.n	80051c0 <RCCEx_PLL2_Config.part.0+0xbc>
    }

  }


  return status;
 80051d0:	2000      	movs	r0, #0
}
 80051d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80051d4:	2003      	movs	r0, #3
}
 80051d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80051d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80051dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80051de:	e7e6      	b.n	80051ae <RCCEx_PLL2_Config.part.0+0xaa>
 80051e0:	58024400 	.word	0x58024400

080051e4 <RCCEx_PLL3_Config.part.0>:
  * @param  Divider  divider parameter to be updated
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 80051e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80051e6:	4c36      	ldr	r4, [pc, #216]	@ (80052c0 <RCCEx_PLL3_Config.part.0+0xdc>)
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
 80051e8:	4606      	mov	r6, r0
 80051ea:	460f      	mov	r7, r1
    __HAL_RCC_PLL3_DISABLE();
 80051ec:	6823      	ldr	r3, [r4, #0]
 80051ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051f2:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051f4:	f7fc fd46 	bl	8001c84 <HAL_GetTick>
 80051f8:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80051fa:	e004      	b.n	8005206 <RCCEx_PLL3_Config.part.0+0x22>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80051fc:	f7fc fd42 	bl	8001c84 <HAL_GetTick>
 8005200:	1b40      	subs	r0, r0, r5
 8005202:	2802      	cmp	r0, #2
 8005204:	d856      	bhi.n	80052b4 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005206:	6823      	ldr	r3, [r4, #0]
 8005208:	009a      	lsls	r2, r3, #2
 800520a:	d4f7      	bmi.n	80051fc <RCCEx_PLL3_Config.part.0+0x18>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800520c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800520e:	6832      	ldr	r2, [r6, #0]
 8005210:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 8005214:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8005218:	62a3      	str	r3, [r4, #40]	@ 0x28
 800521a:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800521e:	3b01      	subs	r3, #1
 8005220:	3a01      	subs	r2, #1
 8005222:	025b      	lsls	r3, r3, #9
 8005224:	0412      	lsls	r2, r2, #16
 8005226:	b29b      	uxth	r3, r3
 8005228:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800522c:	4313      	orrs	r3, r2
 800522e:	6872      	ldr	r2, [r6, #4]
 8005230:	3a01      	subs	r2, #1
 8005232:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005236:	4313      	orrs	r3, r2
 8005238:	6932      	ldr	r2, [r6, #16]
 800523a:	3a01      	subs	r2, #1
 800523c:	0612      	lsls	r2, r2, #24
 800523e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005242:	4313      	orrs	r3, r2
 8005244:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005246:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005248:	6972      	ldr	r2, [r6, #20]
 800524a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800524e:	4313      	orrs	r3, r2
 8005250:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005252:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005254:	69b2      	ldr	r2, [r6, #24]
 8005256:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800525a:	4313      	orrs	r3, r2
 800525c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800525e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005260:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005264:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005266:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005268:	69f2      	ldr	r2, [r6, #28]
 800526a:	f36f 03cf 	bfc	r3, #3, #13
 800526e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005272:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005274:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005276:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800527a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800527c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800527e:	b1df      	cbz	r7, 80052b8 <RCCEx_PLL3_Config.part.0+0xd4>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005280:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005282:	bf0c      	ite	eq
 8005284:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005288:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 800528c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800528e:	4c0c      	ldr	r4, [pc, #48]	@ (80052c0 <RCCEx_PLL3_Config.part.0+0xdc>)
 8005290:	6823      	ldr	r3, [r4, #0]
 8005292:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005296:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005298:	f7fc fcf4 	bl	8001c84 <HAL_GetTick>
 800529c:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800529e:	e004      	b.n	80052aa <RCCEx_PLL3_Config.part.0+0xc6>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80052a0:	f7fc fcf0 	bl	8001c84 <HAL_GetTick>
 80052a4:	1b40      	subs	r0, r0, r5
 80052a6:	2802      	cmp	r0, #2
 80052a8:	d804      	bhi.n	80052b4 <RCCEx_PLL3_Config.part.0+0xd0>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80052aa:	6823      	ldr	r3, [r4, #0]
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	d5f7      	bpl.n	80052a0 <RCCEx_PLL3_Config.part.0+0xbc>
    }

  }


  return status;
 80052b0:	2000      	movs	r0, #0
}
 80052b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80052b4:	2003      	movs	r0, #3
}
 80052b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80052b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80052bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80052be:	e7e6      	b.n	800528e <RCCEx_PLL3_Config.part.0+0xaa>
 80052c0:	58024400 	.word	0x58024400

080052c4 <HAL_RCCEx_PeriphCLKConfig>:
{
 80052c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80052c8:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 80052cc:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80052ce:	011d      	lsls	r5, r3, #4
 80052d0:	f003 6600 	and.w	r6, r3, #134217728	@ 0x8000000
 80052d4:	d524      	bpl.n	8005320 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 80052d6:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 80052d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80052dc:	f000 85df 	beq.w	8005e9e <HAL_RCCEx_PeriphCLKConfig+0xbda>
 80052e0:	f200 86a8 	bhi.w	8006034 <HAL_RCCEx_PeriphCLKConfig+0xd70>
 80052e4:	2900      	cmp	r1, #0
 80052e6:	f000 85f6 	beq.w	8005ed6 <HAL_RCCEx_PeriphCLKConfig+0xc12>
 80052ea:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80052ee:	f040 86a5 	bne.w	800603c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80052f2:	49a9      	ldr	r1, [pc, #676]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80052f4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80052f6:	f001 0103 	and.w	r1, r1, #3
 80052fa:	2903      	cmp	r1, #3
 80052fc:	f000 869e 	beq.w	800603c <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8005300:	2102      	movs	r1, #2
 8005302:	3008      	adds	r0, #8
 8005304:	f7ff fefe 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 8005308:	4606      	mov	r6, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800530a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800530e:	b93e      	cbnz	r6, 8005320 <HAL_RCCEx_PeriphCLKConfig+0x5c>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005310:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 8005312:	4da1      	ldr	r5, [pc, #644]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005314:	2600      	movs	r6, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005316:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8005318:	f420 1040 	bic.w	r0, r0, #3145728	@ 0x300000
 800531c:	4301      	orrs	r1, r0
 800531e:	6529      	str	r1, [r5, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005320:	05d8      	lsls	r0, r3, #23
 8005322:	d50a      	bpl.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x76>
    switch (PeriphClkInit->Sai1ClockSelection)
 8005324:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8005326:	2904      	cmp	r1, #4
 8005328:	d806      	bhi.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800532a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800532e:	03ff      	.short	0x03ff
 8005330:	0582056d 	.word	0x0582056d
 8005334:	04040404 	.word	0x04040404
      status = ret;
 8005338:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800533a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800533c:	0599      	lsls	r1, r3, #22
 800533e:	d524      	bpl.n	800538a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->Sai23ClockSelection)
 8005340:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8005342:	2980      	cmp	r1, #128	@ 0x80
 8005344:	f000 854b 	beq.w	8005dde <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8005348:	f200 8687 	bhi.w	800605a <HAL_RCCEx_PeriphCLKConfig+0xd96>
 800534c:	2900      	cmp	r1, #0
 800534e:	f000 85bb 	beq.w	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
 8005352:	2940      	cmp	r1, #64	@ 0x40
 8005354:	f040 8688 	bne.w	8006068 <HAL_RCCEx_PeriphCLKConfig+0xda4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005358:	498f      	ldr	r1, [pc, #572]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800535a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800535c:	f001 0103 	and.w	r1, r1, #3
 8005360:	2903      	cmp	r1, #3
 8005362:	f000 8681 	beq.w	8006068 <HAL_RCCEx_PeriphCLKConfig+0xda4>
 8005366:	2100      	movs	r1, #0
 8005368:	f104 0008 	add.w	r0, r4, #8
 800536c:	f7ff feca 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 8005370:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005372:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005376:	2d00      	cmp	r5, #0
 8005378:	f040 8543 	bne.w	8005e02 <HAL_RCCEx_PeriphCLKConfig+0xb3e>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800537c:	4f86      	ldr	r7, [pc, #536]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800537e:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8005380:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005382:	f421 71e0 	bic.w	r1, r1, #448	@ 0x1c0
 8005386:	4301      	orrs	r1, r0
 8005388:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800538a:	055f      	lsls	r7, r3, #21
 800538c:	d528      	bpl.n	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai4AClockSelection)
 800538e:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8005392:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 8005396:	f000 855c 	beq.w	8005e52 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 800539a:	f200 8652 	bhi.w	8006042 <HAL_RCCEx_PeriphCLKConfig+0xd7e>
 800539e:	2900      	cmp	r1, #0
 80053a0:	f000 858b 	beq.w	8005eba <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 80053a4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80053a8:	f040 8653 	bne.w	8006052 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80053ac:	497a      	ldr	r1, [pc, #488]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80053ae:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80053b0:	f001 0103 	and.w	r1, r1, #3
 80053b4:	2903      	cmp	r1, #3
 80053b6:	f000 864c 	beq.w	8006052 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 80053ba:	2100      	movs	r1, #0
 80053bc:	f104 0008 	add.w	r0, r4, #8
 80053c0:	f7ff fea0 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 80053c4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80053c6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80053ca:	2d00      	cmp	r5, #0
 80053cc:	f040 8553 	bne.w	8005e76 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80053d0:	4f71      	ldr	r7, [pc, #452]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80053d2:	f8d4 00a8 	ldr.w	r0, [r4, #168]	@ 0xa8
 80053d6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80053d8:	f421 0160 	bic.w	r1, r1, #14680064	@ 0xe00000
 80053dc:	4301      	orrs	r1, r0
 80053de:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80053e0:	0518      	lsls	r0, r3, #20
 80053e2:	d528      	bpl.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->Sai4BClockSelection)
 80053e4:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 80053e8:	f1b1 7f00 	cmp.w	r1, #33554432	@ 0x2000000
 80053ec:	f000 8546 	beq.w	8005e7c <HAL_RCCEx_PeriphCLKConfig+0xbb8>
 80053f0:	f200 8614 	bhi.w	800601c <HAL_RCCEx_PeriphCLKConfig+0xd58>
 80053f4:	2900      	cmp	r1, #0
 80053f6:	f000 84d6 	beq.w	8005da6 <HAL_RCCEx_PeriphCLKConfig+0xae2>
 80053fa:	f1b1 7f80 	cmp.w	r1, #16777216	@ 0x1000000
 80053fe:	f040 8615 	bne.w	800602c <HAL_RCCEx_PeriphCLKConfig+0xd68>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005402:	4965      	ldr	r1, [pc, #404]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005404:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005406:	f001 0103 	and.w	r1, r1, #3
 800540a:	2903      	cmp	r1, #3
 800540c:	f000 860e 	beq.w	800602c <HAL_RCCEx_PeriphCLKConfig+0xd68>
 8005410:	2100      	movs	r1, #0
 8005412:	f104 0008 	add.w	r0, r4, #8
 8005416:	f7ff fe75 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 800541a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800541c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005420:	2d00      	cmp	r5, #0
 8005422:	f040 84c8 	bne.w	8005db6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005426:	4f5c      	ldr	r7, [pc, #368]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005428:	f8d4 00ac 	ldr.w	r0, [r4, #172]	@ 0xac
 800542c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800542e:	f021 61e0 	bic.w	r1, r1, #117440512	@ 0x7000000
 8005432:	4301      	orrs	r1, r0
 8005434:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005436:	0199      	lsls	r1, r3, #6
 8005438:	d518      	bpl.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    switch (PeriphClkInit->QspiClockSelection)
 800543a:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800543c:	2920      	cmp	r1, #32
 800543e:	f000 8434 	beq.w	8005caa <HAL_RCCEx_PeriphCLKConfig+0x9e6>
 8005442:	f200 8615 	bhi.w	8006070 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8005446:	b139      	cbz	r1, 8005458 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8005448:	2910      	cmp	r1, #16
 800544a:	f040 8614 	bne.w	8006076 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800544e:	4852      	ldr	r0, [pc, #328]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005450:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005452:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005456:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005458:	2d00      	cmp	r5, #0
 800545a:	f040 83bf 	bne.w	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x918>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800545e:	4f4e      	ldr	r7, [pc, #312]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005460:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8005462:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005464:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8005468:	4301      	orrs	r1, r0
 800546a:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800546c:	04df      	lsls	r7, r3, #19
 800546e:	d526      	bpl.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Spi123ClockSelection)
 8005470:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8005472:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005476:	f000 84a1 	beq.w	8005dbc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
 800547a:	f200 85c3 	bhi.w	8006004 <HAL_RCCEx_PeriphCLKConfig+0xd40>
 800547e:	2900      	cmp	r1, #0
 8005480:	f000 8486 	beq.w	8005d90 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005484:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005488:	f040 85c4 	bne.w	8006014 <HAL_RCCEx_PeriphCLKConfig+0xd50>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800548c:	4942      	ldr	r1, [pc, #264]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800548e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005490:	f001 0103 	and.w	r1, r1, #3
 8005494:	2903      	cmp	r1, #3
 8005496:	f000 85bd 	beq.w	8006014 <HAL_RCCEx_PeriphCLKConfig+0xd50>
 800549a:	2100      	movs	r1, #0
 800549c:	f104 0008 	add.w	r0, r4, #8
 80054a0:	f7ff fe30 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 80054a4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80054a6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80054aa:	2d00      	cmp	r5, #0
 80054ac:	f040 8478 	bne.w	8005da0 <HAL_RCCEx_PeriphCLKConfig+0xadc>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80054b0:	4f39      	ldr	r7, [pc, #228]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80054b2:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80054b4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80054b6:	f421 41e0 	bic.w	r1, r1, #28672	@ 0x7000
 80054ba:	4301      	orrs	r1, r0
 80054bc:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80054be:	0498      	lsls	r0, r3, #18
 80054c0:	d524      	bpl.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Spi45ClockSelection)
 80054c2:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 80054c4:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 80054c8:	f000 8415 	beq.w	8005cf6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80054cc:	f200 8556 	bhi.w	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xcb8>
 80054d0:	b191      	cbz	r1, 80054f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80054d2:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80054d6:	f040 855b 	bne.w	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xccc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80054da:	492f      	ldr	r1, [pc, #188]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80054dc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80054de:	f001 0103 	and.w	r1, r1, #3
 80054e2:	2903      	cmp	r1, #3
 80054e4:	f000 8554 	beq.w	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 80054e8:	2101      	movs	r1, #1
 80054ea:	f104 0008 	add.w	r0, r4, #8
 80054ee:	f7ff fe09 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 80054f2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80054f4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80054f8:	2d00      	cmp	r5, #0
 80054fa:	f040 838f 	bne.w	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x958>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80054fe:	4f26      	ldr	r7, [pc, #152]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005500:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8005502:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005504:	f421 21e0 	bic.w	r1, r1, #458752	@ 0x70000
 8005508:	4301      	orrs	r1, r0
 800550a:	6539      	str	r1, [r7, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800550c:	0459      	lsls	r1, r3, #17
 800550e:	d526      	bpl.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005510:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8005514:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005518:	f000 8426 	beq.w	8005d68 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800551c:	f200 854a 	bhi.w	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
 8005520:	b191      	cbz	r1, 8005548 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8005522:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005526:	f040 854f 	bne.w	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xd04>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800552a:	491b      	ldr	r1, [pc, #108]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800552c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800552e:	f001 0103 	and.w	r1, r1, #3
 8005532:	2903      	cmp	r1, #3
 8005534:	f000 8548 	beq.w	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8005538:	2101      	movs	r1, #1
 800553a:	f104 0008 	add.w	r0, r4, #8
 800553e:	f7ff fde1 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 8005542:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005544:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005548:	2d00      	cmp	r5, #0
 800554a:	f040 835b 	bne.w	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x940>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800554e:	4f12      	ldr	r7, [pc, #72]	@ (8005598 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8005550:	f8d4 00b0 	ldr.w	r0, [r4, #176]	@ 0xb0
 8005554:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005556:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 800555a:	4301      	orrs	r1, r0
 800555c:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800555e:	041f      	lsls	r7, r3, #16
 8005560:	d50d      	bpl.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    switch (PeriphClkInit->FdcanClockSelection)
 8005562:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 8005564:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 8005568:	f000 8260 	beq.w	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x768>
 800556c:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 8005570:	f000 8591 	beq.w	8006096 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005574:	2900      	cmp	r1, #0
 8005576:	f000 825e 	beq.w	8005a36 <HAL_RCCEx_PeriphCLKConfig+0x772>
      status = ret;
 800557a:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800557c:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800557e:	01d8      	lsls	r0, r3, #7
 8005580:	d515      	bpl.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    switch (PeriphClkInit->FmcClockSelection)
 8005582:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005584:	2903      	cmp	r1, #3
 8005586:	f200 85b4 	bhi.w	80060f2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 800558a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800558e:	000c      	.short	0x000c
 8005590:	03a10007 	.word	0x03a10007
 8005594:	000c      	.short	0x000c
 8005596:	bf00      	nop
 8005598:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800559c:	4836      	ldr	r0, [pc, #216]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 800559e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80055a0:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 80055a4:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 80055a6:	2d00      	cmp	r5, #0
 80055a8:	f000 831a 	beq.w	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
      status = ret;
 80055ac:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80055ae:	0259      	lsls	r1, r3, #9
 80055b0:	f100 827a 	bmi.w	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80055b4:	07df      	lsls	r7, r3, #31
 80055b6:	d52f      	bpl.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x354>
    switch (PeriphClkInit->Usart16ClockSelection)
 80055b8:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 80055ba:	2928      	cmp	r1, #40	@ 0x28
 80055bc:	d82a      	bhi.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x350>
 80055be:	e8df f011 	tbh	[pc, r1, lsl #1]
 80055c2:	0257      	.short	0x0257
 80055c4:	00290029 	.word	0x00290029
 80055c8:	00290029 	.word	0x00290029
 80055cc:	00290029 	.word	0x00290029
 80055d0:	02480029 	.word	0x02480029
 80055d4:	00290029 	.word	0x00290029
 80055d8:	00290029 	.word	0x00290029
 80055dc:	00290029 	.word	0x00290029
 80055e0:	04b90029 	.word	0x04b90029
 80055e4:	00290029 	.word	0x00290029
 80055e8:	00290029 	.word	0x00290029
 80055ec:	00290029 	.word	0x00290029
 80055f0:	02570029 	.word	0x02570029
 80055f4:	00290029 	.word	0x00290029
 80055f8:	00290029 	.word	0x00290029
 80055fc:	00290029 	.word	0x00290029
 8005600:	02570029 	.word	0x02570029
 8005604:	00290029 	.word	0x00290029
 8005608:	00290029 	.word	0x00290029
 800560c:	00290029 	.word	0x00290029
 8005610:	02570029 	.word	0x02570029
      status = ret;
 8005614:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005616:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005618:	0798      	lsls	r0, r3, #30
 800561a:	d51e      	bpl.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x396>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800561c:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 800561e:	2905      	cmp	r1, #5
 8005620:	f200 8550 	bhi.w	80060c4 <HAL_RCCEx_PeriphCLKConfig+0xe00>
 8005624:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005628:	00060015 	.word	0x00060015
 800562c:	00150471 	.word	0x00150471
 8005630:	00150015 	.word	0x00150015
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005634:	4910      	ldr	r1, [pc, #64]	@ (8005678 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8005636:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005638:	f001 0103 	and.w	r1, r1, #3
 800563c:	2903      	cmp	r1, #3
 800563e:	f000 8541 	beq.w	80060c4 <HAL_RCCEx_PeriphCLKConfig+0xe00>
 8005642:	2101      	movs	r1, #1
 8005644:	f104 0008 	add.w	r0, r4, #8
 8005648:	f7ff fd5c 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 800564c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800564e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005652:	2d00      	cmp	r5, #0
 8005654:	f000 82cc 	beq.w	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x92c>
      status = ret;
 8005658:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800565a:	0759      	lsls	r1, r3, #29
 800565c:	d521      	bpl.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800565e:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8005662:	2905      	cmp	r1, #5
 8005664:	f200 852a 	bhi.w	80060bc <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005668:	e8df f011 	tbh	[pc, r1, lsl #1]
 800566c:	00080017 	.word	0x00080017
 8005670:	0017043c 	.word	0x0017043c
 8005674:	00170017 	.word	0x00170017
 8005678:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800567c:	49ae      	ldr	r1, [pc, #696]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800567e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005680:	f001 0103 	and.w	r1, r1, #3
 8005684:	2903      	cmp	r1, #3
 8005686:	f000 8519 	beq.w	80060bc <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 800568a:	2101      	movs	r1, #1
 800568c:	f104 0008 	add.w	r0, r4, #8
 8005690:	f7ff fd38 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 8005694:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005696:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800569a:	2d00      	cmp	r5, #0
 800569c:	f000 82c2 	beq.w	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x960>
      status = ret;
 80056a0:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80056a2:	069f      	lsls	r7, r3, #26
 80056a4:	d526      	bpl.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Lptim1ClockSelection)
 80056a6:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 80056aa:	f1b1 5f00 	cmp.w	r1, #536870912	@ 0x20000000
 80056ae:	f000 82c6 	beq.w	8005c3e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 80056b2:	f200 8455 	bhi.w	8005f60 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 80056b6:	b191      	cbz	r1, 80056de <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80056b8:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80056bc:	f040 845a 	bne.w	8005f74 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056c0:	499d      	ldr	r1, [pc, #628]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80056c2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80056c4:	f001 0103 	and.w	r1, r1, #3
 80056c8:	2903      	cmp	r1, #3
 80056ca:	f000 8453 	beq.w	8005f74 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 80056ce:	2100      	movs	r1, #0
 80056d0:	f104 0008 	add.w	r0, r4, #8
 80056d4:	f7ff fd16 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 80056d8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80056da:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80056de:	2d00      	cmp	r5, #0
 80056e0:	f040 828e 	bne.w	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056e4:	4f94      	ldr	r7, [pc, #592]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80056e6:	f8d4 0090 	ldr.w	r0, [r4, #144]	@ 0x90
 80056ea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056ec:	f021 41e0 	bic.w	r1, r1, #1879048192	@ 0x70000000
 80056f0:	4301      	orrs	r1, r0
 80056f2:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80056f4:	0658      	lsls	r0, r3, #25
 80056f6:	d526      	bpl.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x482>
    switch (PeriphClkInit->Lptim2ClockSelection)
 80056f8:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 80056fc:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8005700:	f000 82af 	beq.w	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x99e>
 8005704:	f200 8464 	bhi.w	8005fd0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005708:	b191      	cbz	r1, 8005730 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 800570a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800570e:	f040 8469 	bne.w	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005712:	4989      	ldr	r1, [pc, #548]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005714:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005716:	f001 0103 	and.w	r1, r1, #3
 800571a:	2903      	cmp	r1, #3
 800571c:	f000 8462 	beq.w	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005720:	2100      	movs	r1, #0
 8005722:	f104 0008 	add.w	r0, r4, #8
 8005726:	f7ff fced 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 800572a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800572c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005730:	2d00      	cmp	r5, #0
 8005732:	f040 8269 	bne.w	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x944>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005736:	4f80      	ldr	r7, [pc, #512]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005738:	f8d4 009c 	ldr.w	r0, [r4, #156]	@ 0x9c
 800573c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800573e:	f421 51e0 	bic.w	r1, r1, #7168	@ 0x1c00
 8005742:	4301      	orrs	r1, r0
 8005744:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005746:	0619      	lsls	r1, r3, #24
 8005748:	d526      	bpl.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800574a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 800574e:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8005752:	f000 8298 	beq.w	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8005756:	f200 841f 	bhi.w	8005f98 <HAL_RCCEx_PeriphCLKConfig+0xcd4>
 800575a:	b191      	cbz	r1, 8005782 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 800575c:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8005760:	f040 8424 	bne.w	8005fac <HAL_RCCEx_PeriphCLKConfig+0xce8>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005764:	4974      	ldr	r1, [pc, #464]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005766:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005768:	f001 0103 	and.w	r1, r1, #3
 800576c:	2903      	cmp	r1, #3
 800576e:	f000 841d 	beq.w	8005fac <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005772:	2100      	movs	r1, #0
 8005774:	f104 0008 	add.w	r0, r4, #8
 8005778:	f7ff fcc4 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 800577c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800577e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005782:	2d00      	cmp	r5, #0
 8005784:	f040 8244 	bne.w	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x94c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005788:	4f6b      	ldr	r7, [pc, #428]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800578a:	f8d4 00a0 	ldr.w	r0, [r4, #160]	@ 0xa0
 800578e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005790:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 8005794:	4301      	orrs	r1, r0
 8005796:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005798:	071f      	lsls	r7, r3, #28
 800579a:	d50b      	bpl.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800579c:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 80057a0:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 80057a4:	f000 81d4 	beq.w	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x88c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80057a8:	4f63      	ldr	r7, [pc, #396]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80057aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057ac:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 80057b0:	4301      	orrs	r1, r0
 80057b2:	6579      	str	r1, [r7, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80057b4:	06d8      	lsls	r0, r3, #27
 80057b6:	d50b      	bpl.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80057b8:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
 80057bc:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 80057c0:	f000 81db 	beq.w	8005b7a <HAL_RCCEx_PeriphCLKConfig+0x8b6>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80057c4:	4f5c      	ldr	r7, [pc, #368]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80057c6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80057c8:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
 80057cc:	4301      	orrs	r1, r0
 80057ce:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057d0:	0319      	lsls	r1, r3, #12
 80057d2:	d524      	bpl.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x55a>
    switch (PeriphClkInit->AdcClockSelection)
 80057d4:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 80057d8:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 80057dc:	f000 82b1 	beq.w	8005d42 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 80057e0:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 80057e4:	d010      	beq.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x544>
 80057e6:	2900      	cmp	r1, #0
 80057e8:	f040 8130 	bne.w	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x788>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80057ec:	4852      	ldr	r0, [pc, #328]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80057ee:	6a80      	ldr	r0, [r0, #40]	@ 0x28
 80057f0:	f000 0003 	and.w	r0, r0, #3
 80057f4:	2803      	cmp	r0, #3
 80057f6:	f000 8129 	beq.w	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x788>
 80057fa:	f104 0008 	add.w	r0, r4, #8
 80057fe:	f7ff fc81 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 8005802:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005804:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005808:	2d00      	cmp	r5, #0
 800580a:	f040 81ff 	bne.w	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x948>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800580e:	4f4a      	ldr	r7, [pc, #296]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005810:	f8d4 00a4 	ldr.w	r0, [r4, #164]	@ 0xa4
 8005814:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005816:	f421 3140 	bic.w	r1, r1, #196608	@ 0x30000
 800581a:	4301      	orrs	r1, r0
 800581c:	65b9      	str	r1, [r7, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800581e:	035f      	lsls	r7, r3, #13
 8005820:	d50f      	bpl.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    switch (PeriphClkInit->UsbClockSelection)
 8005822:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8005826:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800582a:	f000 8277 	beq.w	8005d1c <HAL_RCCEx_PeriphCLKConfig+0xa58>
 800582e:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8005832:	f000 812d 	beq.w	8005a90 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 8005836:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800583a:	f000 8124 	beq.w	8005a86 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      status = ret;
 800583e:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005840:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005842:	03d8      	lsls	r0, r3, #15
 8005844:	d520      	bpl.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->SdmmcClockSelection)
 8005846:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8005848:	2900      	cmp	r1, #0
 800584a:	f000 81aa 	beq.w	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 800584e:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 8005852:	f040 80e8 	bne.w	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x762>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005856:	4938      	ldr	r1, [pc, #224]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005858:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800585a:	f001 0103 	and.w	r1, r1, #3
 800585e:	2903      	cmp	r1, #3
 8005860:	f000 80e1 	beq.w	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8005864:	2102      	movs	r1, #2
 8005866:	f104 0008 	add.w	r0, r4, #8
 800586a:	f7ff fc4b 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 800586e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005870:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005874:	2d00      	cmp	r5, #0
 8005876:	f040 819c 	bne.w	8005bb2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800587a:	4f2f      	ldr	r7, [pc, #188]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800587c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800587e:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005880:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8005884:	4301      	orrs	r1, r0
 8005886:	64f9      	str	r1, [r7, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005888:	0099      	lsls	r1, r3, #2
 800588a:	d50e      	bpl.n	80058aa <HAL_RCCEx_PeriphCLKConfig+0x5e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800588c:	492a      	ldr	r1, [pc, #168]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800588e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005890:	f001 0103 	and.w	r1, r1, #3
 8005894:	2903      	cmp	r1, #3
 8005896:	d007      	beq.n	80058a8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
 8005898:	2102      	movs	r1, #2
 800589a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800589e:	f7ff fca1 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80058a2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80058a6:	b100      	cbz	r0, 80058aa <HAL_RCCEx_PeriphCLKConfig+0x5e6>
      status = HAL_ERROR;
 80058a8:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80058aa:	039f      	lsls	r7, r3, #14
 80058ac:	f100 80ab 	bmi.w	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x742>
      status = HAL_ERROR;
 80058b0:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058b2:	02d8      	lsls	r0, r3, #11
 80058b4:	d506      	bpl.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x600>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058b6:	4820      	ldr	r0, [pc, #128]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80058b8:	6f66      	ldr	r6, [r4, #116]	@ 0x74
 80058ba:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80058bc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80058c0:	4331      	orrs	r1, r6
 80058c2:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80058c4:	00d9      	lsls	r1, r3, #3
 80058c6:	d507      	bpl.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x614>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80058c8:	481b      	ldr	r0, [pc, #108]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80058ca:	f8d4 60b8 	ldr.w	r6, [r4, #184]	@ 0xb8
 80058ce:	6901      	ldr	r1, [r0, #16]
 80058d0:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 80058d4:	4331      	orrs	r1, r6
 80058d6:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058d8:	029f      	lsls	r7, r3, #10
 80058da:	d506      	bpl.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x626>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058dc:	4816      	ldr	r0, [pc, #88]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80058de:	6ee6      	ldr	r6, [r4, #108]	@ 0x6c
 80058e0:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 80058e2:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 80058e6:	4331      	orrs	r1, r6
 80058e8:	6501      	str	r1, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80058ea:	005e      	lsls	r6, r3, #1
 80058ec:	d509      	bpl.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0x63e>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80058ee:	4912      	ldr	r1, [pc, #72]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 80058f0:	6908      	ldr	r0, [r1, #16]
 80058f2:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 80058f6:	6108      	str	r0, [r1, #16]
 80058f8:	6908      	ldr	r0, [r1, #16]
 80058fa:	f8d4 60bc 	ldr.w	r6, [r4, #188]	@ 0xbc
 80058fe:	4330      	orrs	r0, r6
 8005900:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005902:	2b00      	cmp	r3, #0
 8005904:	da06      	bge.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x650>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005906:	480c      	ldr	r0, [pc, #48]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 8005908:	6d66      	ldr	r6, [r4, #84]	@ 0x54
 800590a:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800590c:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8005910:	4331      	orrs	r1, r6
 8005912:	64c1      	str	r1, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005914:	0218      	lsls	r0, r3, #8
 8005916:	d507      	bpl.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0x664>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005918:	4907      	ldr	r1, [pc, #28]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800591a:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 800591e:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8005920:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8005924:	4303      	orrs	r3, r0
 8005926:	654b      	str	r3, [r1, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005928:	07d1      	lsls	r1, r2, #31
 800592a:	d511      	bpl.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800592c:	4b02      	ldr	r3, [pc, #8]	@ (8005938 <HAL_RCCEx_PeriphCLKConfig+0x674>)
 800592e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005930:	f003 0303 	and.w	r3, r3, #3
 8005934:	2b03      	cmp	r3, #3
 8005936:	e001      	b.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8005938:	58024400 	.word	0x58024400
 800593c:	f000 835c 	beq.w	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0xd34>
 8005940:	2100      	movs	r1, #0
 8005942:	f104 0008 	add.w	r0, r4, #8
 8005946:	f7ff fbdd 	bl	8005104 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800594a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800594c:	b100      	cbz	r0, 8005950 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800594e:	4605      	mov	r5, r0
 8005950:	0793      	lsls	r3, r2, #30
 8005952:	d50e      	bpl.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005954:	4baf      	ldr	r3, [pc, #700]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005958:	f003 0303 	and.w	r3, r3, #3
 800595c:	2b03      	cmp	r3, #3
 800595e:	f000 834d 	beq.w	8005ffc <HAL_RCCEx_PeriphCLKConfig+0xd38>
 8005962:	2101      	movs	r1, #1
 8005964:	f104 0008 	add.w	r0, r4, #8
 8005968:	f7ff fbcc 	bl	8005104 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800596c:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800596e:	b100      	cbz	r0, 8005972 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005970:	4605      	mov	r5, r0
 8005972:	0757      	lsls	r7, r2, #29
 8005974:	d50e      	bpl.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005976:	4ba7      	ldr	r3, [pc, #668]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800597a:	f003 0303 	and.w	r3, r3, #3
 800597e:	2b03      	cmp	r3, #3
 8005980:	f000 833e 	beq.w	8006000 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 8005984:	2102      	movs	r1, #2
 8005986:	f104 0008 	add.w	r0, r4, #8
 800598a:	f7ff fbbb 	bl	8005104 <RCCEx_PLL2_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800598e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8005990:	b100      	cbz	r0, 8005994 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005992:	4605      	mov	r5, r0
 8005994:	0716      	lsls	r6, r2, #28
 8005996:	d50e      	bpl.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005998:	4b9e      	ldr	r3, [pc, #632]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 800599a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800599c:	f003 0303 	and.w	r3, r3, #3
 80059a0:	2b03      	cmp	r3, #3
 80059a2:	f000 8323 	beq.w	8005fec <HAL_RCCEx_PeriphCLKConfig+0xd28>
 80059a6:	2100      	movs	r1, #0
 80059a8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059ac:	f7ff fc1a 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80059b0:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 80059b2:	b100      	cbz	r0, 80059b6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80059b4:	4605      	mov	r5, r0
 80059b6:	06d0      	lsls	r0, r2, #27
 80059b8:	d50f      	bpl.n	80059da <HAL_RCCEx_PeriphCLKConfig+0x716>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059ba:	4b96      	ldr	r3, [pc, #600]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80059bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059be:	f003 0303 	and.w	r3, r3, #3
 80059c2:	2b03      	cmp	r3, #3
 80059c4:	f000 8314 	beq.w	8005ff0 <HAL_RCCEx_PeriphCLKConfig+0xd2c>
 80059c8:	2101      	movs	r1, #1
 80059ca:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059ce:	f7ff fc09 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 80059d2:	2800      	cmp	r0, #0
 80059d4:	f040 8359 	bne.w	800608a <HAL_RCCEx_PeriphCLKConfig+0xdc6>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80059d8:	6862      	ldr	r2, [r4, #4]
 80059da:	0693      	lsls	r3, r2, #26
 80059dc:	d50e      	bpl.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0x738>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059de:	4b8d      	ldr	r3, [pc, #564]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 80059e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e2:	f003 0303 	and.w	r3, r3, #3
 80059e6:	2b03      	cmp	r3, #3
 80059e8:	f000 82b7 	beq.w	8005f5a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 80059ec:	2102      	movs	r1, #2
 80059ee:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80059f2:	f7ff fbf7 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
    if (ret == HAL_OK)
 80059f6:	2800      	cmp	r0, #0
 80059f8:	f040 82af 	bne.w	8005f5a <HAL_RCCEx_PeriphCLKConfig+0xc96>
  if (status == HAL_OK)
 80059fc:	1e28      	subs	r0, r5, #0
 80059fe:	bf18      	it	ne
 8005a00:	2001      	movne	r0, #1
}
 8005a02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->RngClockSelection)
 8005a06:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8005a0a:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005a0e:	f000 80d2 	beq.w	8005bb6 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8005a12:	f240 8110 	bls.w	8005c36 <HAL_RCCEx_PeriphCLKConfig+0x972>
 8005a16:	f421 7080 	bic.w	r0, r1, #256	@ 0x100
 8005a1a:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 8005a1e:	f000 80cf 	beq.w	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 8005a22:	2501      	movs	r5, #1
 8005a24:	e745      	b.n	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      status = ret;
 8005a26:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005a28:	4635      	mov	r5, r6
 8005a2a:	e72d      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a2c:	4879      	ldr	r0, [pc, #484]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005a2e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005a30:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005a34:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005a36:	2d00      	cmp	r5, #0
 8005a38:	f040 80ce 	bne.w	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x914>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005a3c:	4f75      	ldr	r7, [pc, #468]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005a3e:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8005a40:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005a42:	f021 5140 	bic.w	r1, r1, #805306368	@ 0x30000000
 8005a46:	4301      	orrs	r1, r0
 8005a48:	6539      	str	r1, [r7, #80]	@ 0x50
 8005a4a:	e598      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 8005a4c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005a4e:	4635      	mov	r5, r6
 8005a50:	e6e5      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x55a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005a52:	4970      	ldr	r1, [pc, #448]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005a54:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005a56:	f001 0103 	and.w	r1, r1, #3
 8005a5a:	2903      	cmp	r1, #3
 8005a5c:	f43f adda 	beq.w	8005614 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005a60:	2101      	movs	r1, #1
 8005a62:	f104 0008 	add.w	r0, r4, #8
 8005a66:	f7ff fb4d 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 8005a6a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005a6c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005a70:	2d00      	cmp	r5, #0
 8005a72:	f040 80d5 	bne.w	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005a76:	4f67      	ldr	r7, [pc, #412]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005a78:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8005a7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a7c:	f021 0138 	bic.w	r1, r1, #56	@ 0x38
 8005a80:	4301      	orrs	r1, r0
 8005a82:	6579      	str	r1, [r7, #84]	@ 0x54
 8005a84:	e5c8      	b.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x354>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a86:	4863      	ldr	r0, [pc, #396]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005a88:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005a8a:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005a8e:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005a90:	2d00      	cmp	r5, #0
 8005a92:	f040 809f 	bne.w	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x910>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a96:	4f5f      	ldr	r7, [pc, #380]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005a98:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8005a9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a9e:	f421 1140 	bic.w	r1, r1, #3145728	@ 0x300000
 8005aa2:	4301      	orrs	r1, r0
 8005aa4:	6579      	str	r1, [r7, #84]	@ 0x54
 8005aa6:	e6cc      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005aa8:	4f5b      	ldr	r7, [pc, #364]	@ (8005c18 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ab0:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8005ab2:	f7fc f8e7 	bl	8001c84 <HAL_GetTick>
 8005ab6:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ab8:	e006      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x804>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aba:	f7fc f8e3 	bl	8001c84 <HAL_GetTick>
 8005abe:	eba0 0008 	sub.w	r0, r0, r8
 8005ac2:	2864      	cmp	r0, #100	@ 0x64
 8005ac4:	f200 82db 	bhi.w	800607e <HAL_RCCEx_PeriphCLKConfig+0xdba>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	05da      	lsls	r2, r3, #23
 8005acc:	d5f5      	bpl.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x7f6>
    if (ret == HAL_OK)
 8005ace:	2d00      	cmp	r5, #0
 8005ad0:	f040 82d6 	bne.w	8006080 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005ad4:	4a4f      	ldr	r2, [pc, #316]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005ad6:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8005ada:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 8005adc:	4059      	eors	r1, r3
 8005ade:	f411 7f40 	tst.w	r1, #768	@ 0x300
 8005ae2:	d00b      	beq.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0x838>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ae4:	6f11      	ldr	r1, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 8005ae6:	6f10      	ldr	r0, [r2, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ae8:	f421 7140 	bic.w	r1, r1, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8005aec:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 8005af0:	6710      	str	r0, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005af2:	6f10      	ldr	r0, [r2, #112]	@ 0x70
 8005af4:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 8005af8:	6710      	str	r0, [r2, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8005afa:	6711      	str	r1, [r2, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005afc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b00:	f000 82fb 	beq.w	80060fa <HAL_RCCEx_PeriphCLKConfig+0xe36>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b04:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8005b08:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8005b0c:	f000 8309 	beq.w	8006122 <HAL_RCCEx_PeriphCLKConfig+0xe5e>
 8005b10:	4940      	ldr	r1, [pc, #256]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005b12:	690a      	ldr	r2, [r1, #16]
 8005b14:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8005b18:	610a      	str	r2, [r1, #16]
 8005b1a:	483e      	ldr	r0, [pc, #248]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005b1c:	f3c3 010b 	ubfx	r1, r3, #0, #12
 8005b20:	6f07      	ldr	r7, [r0, #112]	@ 0x70
 8005b22:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b24:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b28:	6701      	str	r1, [r0, #112]	@ 0x70
 8005b2a:	e543      	b.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b2c:	4839      	ldr	r0, [pc, #228]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005b2e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005b30:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005b34:	62c1      	str	r1, [r0, #44]	@ 0x2c
        ret = HAL_ERROR;
 8005b36:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 8005b38:	2d00      	cmp	r5, #0
 8005b3a:	f040 8177 	bne.w	8005e2c <HAL_RCCEx_PeriphCLKConfig+0xb68>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b3e:	4f35      	ldr	r7, [pc, #212]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b42:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005b44:	f021 0107 	bic.w	r1, r1, #7
 8005b48:	4301      	orrs	r1, r0
 8005b4a:	6539      	str	r1, [r7, #80]	@ 0x50
 8005b4c:	f7ff bbf6 	b.w	800533c <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b50:	4930      	ldr	r1, [pc, #192]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005b52:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b54:	f001 0103 	and.w	r1, r1, #3
 8005b58:	2903      	cmp	r1, #3
 8005b5a:	f000 82ba 	beq.w	80060d2 <HAL_RCCEx_PeriphCLKConfig+0xe0e>
 8005b5e:	2102      	movs	r1, #2
 8005b60:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b64:	f7ff fb3e 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005b68:	2800      	cmp	r0, #0
 8005b6a:	f000 82b5 	beq.w	80060d8 <HAL_RCCEx_PeriphCLKConfig+0xe14>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005b6e:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
        status = HAL_ERROR;
 8005b72:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005b74:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005b78:	e616      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005b7a:	4926      	ldr	r1, [pc, #152]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005b7c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005b7e:	f001 0103 	and.w	r1, r1, #3
 8005b82:	2903      	cmp	r1, #3
 8005b84:	f000 82a2 	beq.w	80060cc <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8005b88:	2102      	movs	r1, #2
 8005b8a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005b8e:	f7ff fb29 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005b92:	2800      	cmp	r0, #0
 8005b94:	f040 82a6 	bne.w	80060e4 <HAL_RCCEx_PeriphCLKConfig+0xe20>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005b98:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b9c:	e9d4 3200 	ldrd	r3, r2, [r4]
 8005ba0:	e610      	b.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x500>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ba2:	481c      	ldr	r0, [pc, #112]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005ba4:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005ba6:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005baa:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005bac:	2d00      	cmp	r5, #0
 8005bae:	f43f ae64 	beq.w	800587a <HAL_RCCEx_PeriphCLKConfig+0x5b6>
      status = ret;
 8005bb2:	462e      	mov	r6, r5
 8005bb4:	e668      	b.n	8005888 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005bb6:	4f17      	ldr	r7, [pc, #92]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005bb8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005bba:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005bbe:	62f8      	str	r0, [r7, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005bc0:	2d00      	cmp	r5, #0
 8005bc2:	f47f ae76 	bne.w	80058b2 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bc6:	4d13      	ldr	r5, [pc, #76]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005bc8:	6d68      	ldr	r0, [r5, #84]	@ 0x54
 8005bca:	f420 7040 	bic.w	r0, r0, #768	@ 0x300
 8005bce:	4301      	orrs	r1, r0
 8005bd0:	6569      	str	r1, [r5, #84]	@ 0x54
 8005bd2:	e66d      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
      status = ret;
 8005bd4:	462e      	mov	r6, r5
 8005bd6:	e634      	b.n	8005842 <HAL_RCCEx_PeriphCLKConfig+0x57e>
      status = ret;
 8005bd8:	462e      	mov	r6, r5
 8005bda:	e4d0      	b.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
      status = ret;
 8005bdc:	462e      	mov	r6, r5
 8005bde:	e445      	b.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005be0:	4f0c      	ldr	r7, [pc, #48]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005be2:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8005be4:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005be6:	f021 0103 	bic.w	r1, r1, #3
 8005bea:	4301      	orrs	r1, r0
 8005bec:	64f9      	str	r1, [r7, #76]	@ 0x4c
 8005bee:	e4de      	b.n	80055ae <HAL_RCCEx_PeriphCLKConfig+0x2ea>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005bf0:	4f08      	ldr	r7, [pc, #32]	@ (8005c14 <HAL_RCCEx_PeriphCLKConfig+0x950>)
 8005bf2:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8005bf4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005bf6:	f021 0107 	bic.w	r1, r1, #7
 8005bfa:	4301      	orrs	r1, r0
 8005bfc:	6579      	str	r1, [r7, #84]	@ 0x54
 8005bfe:	e52c      	b.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x396>
      status = ret;
 8005c00:	462e      	mov	r6, r5
 8005c02:	e577      	b.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x430>
      status = ret;
 8005c04:	462e      	mov	r6, r5
 8005c06:	e4aa      	b.n	800555e <HAL_RCCEx_PeriphCLKConfig+0x29a>
      status = ret;
 8005c08:	462e      	mov	r6, r5
 8005c0a:	e59c      	b.n	8005746 <HAL_RCCEx_PeriphCLKConfig+0x482>
      status = ret;
 8005c0c:	462e      	mov	r6, r5
 8005c0e:	e606      	b.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x55a>
      status = ret;
 8005c10:	462e      	mov	r6, r5
 8005c12:	e5c1      	b.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8005c14:	58024400 	.word	0x58024400
 8005c18:	58024800 	.word	0x58024800
      status = ret;
 8005c1c:	462e      	mov	r6, r5
 8005c1e:	e475      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x248>
      status = ret;
 8005c20:	462e      	mov	r6, r5
 8005c22:	e4f9      	b.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x354>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005c24:	4fc2      	ldr	r7, [pc, #776]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005c26:	f8d4 0094 	ldr.w	r0, [r4, #148]	@ 0x94
 8005c2a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005c2c:	f021 0107 	bic.w	r1, r1, #7
 8005c30:	4301      	orrs	r1, r0
 8005c32:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005c34:	e535      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    switch (PeriphClkInit->RngClockSelection)
 8005c36:	2900      	cmp	r1, #0
 8005c38:	f47f aef3 	bne.w	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x75e>
 8005c3c:	e7c0      	b.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c3e:	49bc      	ldr	r1, [pc, #752]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005c40:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c42:	f001 0103 	and.w	r1, r1, #3
 8005c46:	2903      	cmp	r1, #3
 8005c48:	f000 8194 	beq.w	8005f74 <HAL_RCCEx_PeriphCLKConfig+0xcb0>
 8005c4c:	2102      	movs	r1, #2
 8005c4e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005c52:	f7ff fac7 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005c56:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005c58:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c5c:	2d00      	cmp	r5, #0
 8005c5e:	d1cf      	bne.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x93c>
 8005c60:	e540      	b.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x420>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c62:	49b3      	ldr	r1, [pc, #716]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005c64:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c66:	f001 0103 	and.w	r1, r1, #3
 8005c6a:	2903      	cmp	r1, #3
 8005c6c:	f000 81ba 	beq.w	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005c70:	2102      	movs	r1, #2
 8005c72:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005c76:	f7ff fab5 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005c7a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005c7c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005c80:	2d00      	cmp	r5, #0
 8005c82:	d1c1      	bne.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x944>
 8005c84:	e557      	b.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x472>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c86:	49aa      	ldr	r1, [pc, #680]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005c88:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005c8a:	f001 0103 	and.w	r1, r1, #3
 8005c8e:	2903      	cmp	r1, #3
 8005c90:	f000 818c 	beq.w	8005fac <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005c94:	2102      	movs	r1, #2
 8005c96:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005c9a:	f7ff faa3 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005c9e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005ca0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005ca4:	2d00      	cmp	r5, #0
 8005ca6:	d1b3      	bne.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0x94c>
 8005ca8:	e56e      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005caa:	49a1      	ldr	r1, [pc, #644]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005cac:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005cae:	f001 0103 	and.w	r1, r1, #3
 8005cb2:	2903      	cmp	r1, #3
 8005cb4:	f000 81df 	beq.w	8006076 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
 8005cb8:	2102      	movs	r1, #2
 8005cba:	f104 0008 	add.w	r0, r4, #8
 8005cbe:	f7ff fa21 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 8005cc2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005cc4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005cc8:	2d00      	cmp	r5, #0
 8005cca:	d187      	bne.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x918>
 8005ccc:	f7ff bbc7 	b.w	800545e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005cd0:	4997      	ldr	r1, [pc, #604]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005cd2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005cd4:	f001 0103 	and.w	r1, r1, #3
 8005cd8:	2903      	cmp	r1, #3
 8005cda:	f000 820a 	beq.w	80060f2 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
 8005cde:	2102      	movs	r1, #2
 8005ce0:	f104 0008 	add.w	r0, r4, #8
 8005ce4:	f7ff fa0e 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 8005ce8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005cea:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005cee:	2d00      	cmp	r5, #0
 8005cf0:	f47f ac5c 	bne.w	80055ac <HAL_RCCEx_PeriphCLKConfig+0x2e8>
 8005cf4:	e774      	b.n	8005be0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005cf6:	498e      	ldr	r1, [pc, #568]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005cf8:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005cfa:	f001 0103 	and.w	r1, r1, #3
 8005cfe:	2903      	cmp	r1, #3
 8005d00:	f000 8146 	beq.w	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xccc>
 8005d04:	2101      	movs	r1, #1
 8005d06:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005d0a:	f7ff fa6b 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005d0e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005d10:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005d14:	2d00      	cmp	r5, #0
 8005d16:	d181      	bne.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x958>
 8005d18:	f7ff bbf1 	b.w	80054fe <HAL_RCCEx_PeriphCLKConfig+0x23a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d1c:	4984      	ldr	r1, [pc, #528]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005d1e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005d20:	f001 0103 	and.w	r1, r1, #3
 8005d24:	2903      	cmp	r1, #3
 8005d26:	f43f ad8a 	beq.w	800583e <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8005d2a:	2101      	movs	r1, #1
 8005d2c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005d30:	f7ff fa58 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005d34:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005d36:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005d3a:	2d00      	cmp	r5, #0
 8005d3c:	f47f af4a 	bne.w	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x910>
 8005d40:	e6a9      	b.n	8005a96 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d42:	497b      	ldr	r1, [pc, #492]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005d44:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005d46:	f001 0103 	and.w	r1, r1, #3
 8005d4a:	2903      	cmp	r1, #3
 8005d4c:	f43f ae7e 	beq.w	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x788>
 8005d50:	2102      	movs	r1, #2
 8005d52:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005d56:	f7ff fa45 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005d5a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005d5c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005d60:	2d00      	cmp	r5, #0
 8005d62:	f47f af53 	bne.w	8005c0c <HAL_RCCEx_PeriphCLKConfig+0x948>
 8005d66:	e552      	b.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x54a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005d68:	4971      	ldr	r1, [pc, #452]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005d6a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005d6c:	f001 0103 	and.w	r1, r1, #3
 8005d70:	2903      	cmp	r1, #3
 8005d72:	f000 8129 	beq.w	8005fc8 <HAL_RCCEx_PeriphCLKConfig+0xd04>
 8005d76:	2101      	movs	r1, #1
 8005d78:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005d7c:	f7ff fa32 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005d80:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005d82:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005d86:	2d00      	cmp	r5, #0
 8005d88:	f47f af3c 	bne.w	8005c04 <HAL_RCCEx_PeriphCLKConfig+0x940>
 8005d8c:	f7ff bbdf 	b.w	800554e <HAL_RCCEx_PeriphCLKConfig+0x28a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d90:	4867      	ldr	r0, [pc, #412]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005d92:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005d94:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005d98:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005d9a:	2d00      	cmp	r5, #0
 8005d9c:	f43f ab88 	beq.w	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
      status = ret;
 8005da0:	462e      	mov	r6, r5
 8005da2:	f7ff bb8c 	b.w	80054be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005da6:	4862      	ldr	r0, [pc, #392]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005da8:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005daa:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005dae:	62c1      	str	r1, [r0, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005db0:	2d00      	cmp	r5, #0
 8005db2:	f43f ab38 	beq.w	8005426 <HAL_RCCEx_PeriphCLKConfig+0x162>
      status = ret;
 8005db6:	462e      	mov	r6, r5
 8005db8:	f7ff bb3d 	b.w	8005436 <HAL_RCCEx_PeriphCLKConfig+0x172>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005dbc:	495c      	ldr	r1, [pc, #368]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005dbe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005dc0:	f001 0103 	and.w	r1, r1, #3
 8005dc4:	2903      	cmp	r1, #3
 8005dc6:	f000 8125 	beq.w	8006014 <HAL_RCCEx_PeriphCLKConfig+0xd50>
 8005dca:	2100      	movs	r1, #0
 8005dcc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005dd0:	f7ff fa08 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005dd4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005dd6:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005dda:	f7ff bb66 	b.w	80054aa <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005dde:	4954      	ldr	r1, [pc, #336]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005de0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005de2:	f001 0103 	and.w	r1, r1, #3
 8005de6:	2903      	cmp	r1, #3
 8005de8:	f000 813e 	beq.w	8006068 <HAL_RCCEx_PeriphCLKConfig+0xda4>
 8005dec:	2100      	movs	r1, #0
 8005dee:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005df2:	f7ff f9f7 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005df6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005df8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005dfc:	2d00      	cmp	r5, #0
 8005dfe:	f43f aabd 	beq.w	800537c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      status = ret;
 8005e02:	462e      	mov	r6, r5
 8005e04:	f7ff bac1 	b.w	800538a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e08:	4949      	ldr	r1, [pc, #292]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005e0a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005e0c:	f001 0103 	and.w	r1, r1, #3
 8005e10:	2903      	cmp	r1, #3
 8005e12:	f43f aa91 	beq.w	8005338 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e16:	2100      	movs	r1, #0
 8005e18:	f104 0008 	add.w	r0, r4, #8
 8005e1c:	f7ff f972 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 8005e20:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005e22:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005e26:	2d00      	cmp	r5, #0
 8005e28:	f43f ae89 	beq.w	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x87a>
      status = ret;
 8005e2c:	462e      	mov	r6, r5
 8005e2e:	f7ff ba85 	b.w	800533c <HAL_RCCEx_PeriphCLKConfig+0x78>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e32:	493f      	ldr	r1, [pc, #252]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005e34:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005e36:	f001 0103 	and.w	r1, r1, #3
 8005e3a:	2903      	cmp	r1, #3
 8005e3c:	f43f aa7c 	beq.w	8005338 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e40:	2100      	movs	r1, #0
 8005e42:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005e46:	f7ff f9cd 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005e4a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005e4c:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005e50:	e672      	b.n	8005b38 <HAL_RCCEx_PeriphCLKConfig+0x874>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e52:	4937      	ldr	r1, [pc, #220]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005e54:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005e56:	f001 0103 	and.w	r1, r1, #3
 8005e5a:	2903      	cmp	r1, #3
 8005e5c:	f000 80f9 	beq.w	8006052 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 8005e60:	2100      	movs	r1, #0
 8005e62:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005e66:	f7ff f9bd 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005e6a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005e6c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005e70:	2d00      	cmp	r5, #0
 8005e72:	f43f aaad 	beq.w	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      status = ret;
 8005e76:	462e      	mov	r6, r5
 8005e78:	f7ff bab2 	b.w	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e7c:	492c      	ldr	r1, [pc, #176]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005e7e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005e80:	f001 0103 	and.w	r1, r1, #3
 8005e84:	2903      	cmp	r1, #3
 8005e86:	f000 80d1 	beq.w	800602c <HAL_RCCEx_PeriphCLKConfig+0xd68>
 8005e8a:	2100      	movs	r1, #0
 8005e8c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005e90:	f7ff f9a8 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005e94:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005e96:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8005e9a:	f7ff bac1 	b.w	8005420 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005e9e:	4924      	ldr	r1, [pc, #144]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ea0:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ea2:	f001 0103 	and.w	r1, r1, #3
 8005ea6:	2903      	cmp	r1, #3
 8005ea8:	f000 80c8 	beq.w	800603c <HAL_RCCEx_PeriphCLKConfig+0xd78>
 8005eac:	2102      	movs	r1, #2
 8005eae:	3028      	adds	r0, #40	@ 0x28
 8005eb0:	f7ff f998 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005eb4:	4606      	mov	r6, r0
        break;
 8005eb6:	f7ff ba28 	b.w	800530a <HAL_RCCEx_PeriphCLKConfig+0x46>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005eba:	481d      	ldr	r0, [pc, #116]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ebc:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005ebe:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005ec2:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 8005ec4:	f7ff ba81 	b.w	80053ca <HAL_RCCEx_PeriphCLKConfig+0x106>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ec8:	4819      	ldr	r0, [pc, #100]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005eca:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8005ecc:	f441 3100 	orr.w	r1, r1, #131072	@ 0x20000
 8005ed0:	62c1      	str	r1, [r0, #44]	@ 0x2c
        break;
 8005ed2:	f7ff ba50 	b.w	8005376 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ed6:	4d16      	ldr	r5, [pc, #88]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ed8:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8005eda:	f440 3000 	orr.w	r0, r0, #131072	@ 0x20000
 8005ede:	62e8      	str	r0, [r5, #44]	@ 0x2c
    if (ret == HAL_OK)
 8005ee0:	f7ff ba17 	b.w	8005312 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005ee4:	4912      	ldr	r1, [pc, #72]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005ee6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005ee8:	f001 0103 	and.w	r1, r1, #3
 8005eec:	2903      	cmp	r1, #3
 8005eee:	f000 80e5 	beq.w	80060bc <HAL_RCCEx_PeriphCLKConfig+0xdf8>
 8005ef2:	2101      	movs	r1, #1
 8005ef4:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005ef8:	f7ff f974 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005efc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005efe:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005f02:	2d00      	cmp	r5, #0
 8005f04:	f47f abcc 	bne.w	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
 8005f08:	e68c      	b.n	8005c24 <HAL_RCCEx_PeriphCLKConfig+0x960>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005f0a:	4909      	ldr	r1, [pc, #36]	@ (8005f30 <HAL_RCCEx_PeriphCLKConfig+0xc6c>)
 8005f0c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005f0e:	f001 0103 	and.w	r1, r1, #3
 8005f12:	2903      	cmp	r1, #3
 8005f14:	f000 80d6 	beq.w	80060c4 <HAL_RCCEx_PeriphCLKConfig+0xe00>
 8005f18:	2101      	movs	r1, #1
 8005f1a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005f1e:	f7ff f961 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005f22:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f24:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005f28:	2d00      	cmp	r5, #0
 8005f2a:	f47f ab95 	bne.w	8005658 <HAL_RCCEx_PeriphCLKConfig+0x394>
 8005f2e:	e65f      	b.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x92c>
 8005f30:	58024400 	.word	0x58024400
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005f34:	4983      	ldr	r1, [pc, #524]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8005f36:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8005f38:	f001 0103 	and.w	r1, r1, #3
 8005f3c:	2903      	cmp	r1, #3
 8005f3e:	f43f ab69 	beq.w	8005614 <HAL_RCCEx_PeriphCLKConfig+0x350>
 8005f42:	2101      	movs	r1, #1
 8005f44:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8005f48:	f7ff f94c 	bl	80051e4 <RCCEx_PLL3_Config.part.0>
 8005f4c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005f4e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8005f52:	2d00      	cmp	r5, #0
 8005f54:	f47f ae64 	bne.w	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 8005f58:	e58d      	b.n	8005a76 <HAL_RCCEx_PeriphCLKConfig+0x7b2>
  return HAL_ERROR;
 8005f5a:	2001      	movs	r0, #1
}
 8005f5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005f60:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005f64:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005f68:	f43f abb9 	beq.w	80056de <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005f6c:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8005f70:	f43f abb5 	beq.w	80056de <HAL_RCCEx_PeriphCLKConfig+0x41a>
      status = ret;
 8005f74:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005f76:	4635      	mov	r5, r6
 8005f78:	f7ff bbbc 	b.w	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x430>
    switch (PeriphClkInit->Spi45ClockSelection)
 8005f7c:	f421 3080 	bic.w	r0, r1, #65536	@ 0x10000
 8005f80:	f5b0 2f80 	cmp.w	r0, #262144	@ 0x40000
 8005f84:	f43f aab8 	beq.w	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8005f88:	f5b1 3f40 	cmp.w	r1, #196608	@ 0x30000
 8005f8c:	f43f aab4 	beq.w	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x234>
      status = ret;
 8005f90:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005f92:	4635      	mov	r5, r6
 8005f94:	f7ff baba 	b.w	800550c <HAL_RCCEx_PeriphCLKConfig+0x248>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005f98:	f421 5000 	bic.w	r0, r1, #8192	@ 0x2000
 8005f9c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8005fa0:	f43f abef 	beq.w	8005782 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8005fa4:	f5b1 4fc0 	cmp.w	r1, #24576	@ 0x6000
 8005fa8:	f43f abeb 	beq.w	8005782 <HAL_RCCEx_PeriphCLKConfig+0x4be>
      status = ret;
 8005fac:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005fae:	4635      	mov	r5, r6
 8005fb0:	f7ff bbf2 	b.w	8005798 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    switch (PeriphClkInit->Spi6ClockSelection)
 8005fb4:	f021 5080 	bic.w	r0, r1, #268435456	@ 0x10000000
 8005fb8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005fbc:	f43f aac4 	beq.w	8005548 <HAL_RCCEx_PeriphCLKConfig+0x284>
 8005fc0:	f1b1 5f40 	cmp.w	r1, #805306368	@ 0x30000000
 8005fc4:	f43f aac0 	beq.w	8005548 <HAL_RCCEx_PeriphCLKConfig+0x284>
      status = ret;
 8005fc8:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005fca:	4635      	mov	r5, r6
 8005fcc:	f7ff bac7 	b.w	800555e <HAL_RCCEx_PeriphCLKConfig+0x29a>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005fd0:	f421 6080 	bic.w	r0, r1, #1024	@ 0x400
 8005fd4:	f5b0 5f80 	cmp.w	r0, #4096	@ 0x1000
 8005fd8:	f43f abaa 	beq.w	8005730 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8005fdc:	f5b1 6f40 	cmp.w	r1, #3072	@ 0xc00
 8005fe0:	f43f aba6 	beq.w	8005730 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      status = ret;
 8005fe4:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8005fe6:	4635      	mov	r5, r6
 8005fe8:	f7ff bbad 	b.w	8005746 <HAL_RCCEx_PeriphCLKConfig+0x482>
    return HAL_ERROR;
 8005fec:	2501      	movs	r5, #1
 8005fee:	e4e2      	b.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005ff0:	0691      	lsls	r1, r2, #26
 8005ff2:	d5b2      	bpl.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    return HAL_ERROR;
 8005ff4:	2501      	movs	r5, #1
 8005ff6:	e4f2      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x71a>
    return HAL_ERROR;
 8005ff8:	2501      	movs	r5, #1
 8005ffa:	e4a9      	b.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 8005ffc:	2501      	movs	r5, #1
 8005ffe:	e4b8      	b.n	8005972 <HAL_RCCEx_PeriphCLKConfig+0x6ae>
 8006000:	2501      	movs	r5, #1
 8006002:	e4c7      	b.n	8005994 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    switch (PeriphClkInit->Spi123ClockSelection)
 8006004:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8006008:	f43f aa4f 	beq.w	80054aa <HAL_RCCEx_PeriphCLKConfig+0x1e6>
 800600c:	f5b1 4f80 	cmp.w	r1, #16384	@ 0x4000
 8006010:	f43f aa4b 	beq.w	80054aa <HAL_RCCEx_PeriphCLKConfig+0x1e6>
      status = ret;
 8006014:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8006016:	4635      	mov	r5, r6
 8006018:	f7ff ba51 	b.w	80054be <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    switch (PeriphClkInit->Sai4BClockSelection)
 800601c:	f1b1 7f40 	cmp.w	r1, #50331648	@ 0x3000000
 8006020:	f43f a9fe 	beq.w	8005420 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006024:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8006028:	f43f a9fa 	beq.w	8005420 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      status = ret;
 800602c:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800602e:	4635      	mov	r5, r6
 8006030:	f7ff ba01 	b.w	8005436 <HAL_RCCEx_PeriphCLKConfig+0x172>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8006034:	f5b1 1f40 	cmp.w	r1, #3145728	@ 0x300000
 8006038:	f43f a96b 	beq.w	8005312 <HAL_RCCEx_PeriphCLKConfig+0x4e>
        ret = HAL_ERROR;
 800603c:	2601      	movs	r6, #1
 800603e:	f7ff b96f 	b.w	8005320 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8006042:	f5b1 0fc0 	cmp.w	r1, #6291456	@ 0x600000
 8006046:	f43f a9c0 	beq.w	80053ca <HAL_RCCEx_PeriphCLKConfig+0x106>
 800604a:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 800604e:	f43f a9bc 	beq.w	80053ca <HAL_RCCEx_PeriphCLKConfig+0x106>
      status = ret;
 8006052:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8006054:	4635      	mov	r5, r6
 8006056:	f7ff b9c3 	b.w	80053e0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    switch (PeriphClkInit->Sai23ClockSelection)
 800605a:	29c0      	cmp	r1, #192	@ 0xc0
 800605c:	f43f a98b 	beq.w	8005376 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8006060:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006064:	f43f a987 	beq.w	8005376 <HAL_RCCEx_PeriphCLKConfig+0xb2>
      status = ret;
 8006068:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 800606a:	4635      	mov	r5, r6
 800606c:	f7ff b98d 	b.w	800538a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    switch (PeriphClkInit->QspiClockSelection)
 8006070:	2930      	cmp	r1, #48	@ 0x30
 8006072:	f43f a9f1 	beq.w	8005458 <HAL_RCCEx_PeriphCLKConfig+0x194>
      status = ret;
 8006076:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 8006078:	4635      	mov	r5, r6
 800607a:	f7ff b9f7 	b.w	800546c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
        ret = HAL_TIMEOUT;
 800607e:	2503      	movs	r5, #3
      status = ret;
 8006080:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006082:	e9d4 3200 	ldrd	r3, r2, [r4]
 8006086:	f7ff ba95 	b.w	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800608a:	6863      	ldr	r3, [r4, #4]
 800608c:	069a      	lsls	r2, r3, #26
 800608e:	f57f af64 	bpl.w	8005f5a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8006092:	4605      	mov	r5, r0
 8006094:	e4a3      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x71a>
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006096:	492b      	ldr	r1, [pc, #172]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8006098:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800609a:	f001 0103 	and.w	r1, r1, #3
 800609e:	2903      	cmp	r1, #3
 80060a0:	f43f aa6b 	beq.w	800557a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
 80060a4:	2101      	movs	r1, #1
 80060a6:	f104 0008 	add.w	r0, r4, #8
 80060aa:	f7ff f82b 	bl	8005104 <RCCEx_PLL2_Config.part.0>
 80060ae:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80060b0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80060b4:	2d00      	cmp	r5, #0
 80060b6:	f47f ad8f 	bne.w	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x914>
 80060ba:	e4bf      	b.n	8005a3c <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 80060bc:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80060be:	4635      	mov	r5, r6
 80060c0:	f7ff baef 	b.w	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
      status = ret;
 80060c4:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80060c6:	4635      	mov	r5, r6
 80060c8:	f7ff bac7 	b.w	800565a <HAL_RCCEx_PeriphCLKConfig+0x396>
        status = HAL_ERROR;
 80060cc:	2601      	movs	r6, #1
 80060ce:	f7ff bb79 	b.w	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x500>
        status = HAL_ERROR;
 80060d2:	2601      	movs	r6, #1
 80060d4:	f7ff bb68 	b.w	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80060d8:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80060dc:	e9d4 3200 	ldrd	r3, r2, [r4]
 80060e0:	f7ff bb62 	b.w	80057a8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80060e4:	f8d4 0098 	ldr.w	r0, [r4, #152]	@ 0x98
        status = HAL_ERROR;
 80060e8:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80060ea:	e9d4 3200 	ldrd	r3, r2, [r4]
 80060ee:	f7ff bb69 	b.w	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 80060f2:	2601      	movs	r6, #1
        ret = HAL_ERROR;
 80060f4:	4635      	mov	r5, r6
 80060f6:	f7ff ba5a 	b.w	80055ae <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        tickstart = HAL_GetTick();
 80060fa:	f7fb fdc3 	bl	8001c84 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80060fe:	f8df 8044 	ldr.w	r8, [pc, #68]	@ 8006144 <HAL_RCCEx_PeriphCLKConfig+0xe80>
        tickstart = HAL_GetTick();
 8006102:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006104:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006108:	e004      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0xe50>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800610a:	f7fb fdbb 	bl	8001c84 <HAL_GetTick>
 800610e:	1bc0      	subs	r0, r0, r7
 8006110:	4548      	cmp	r0, r9
 8006112:	d810      	bhi.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0xe72>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006114:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 8006118:	079b      	lsls	r3, r3, #30
 800611a:	d5f6      	bpl.n	800610a <HAL_RCCEx_PeriphCLKConfig+0xe46>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800611c:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8006120:	e4f0      	b.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x840>
 8006122:	4808      	ldr	r0, [pc, #32]	@ (8006144 <HAL_RCCEx_PeriphCLKConfig+0xe80>)
 8006124:	4a08      	ldr	r2, [pc, #32]	@ (8006148 <HAL_RCCEx_PeriphCLKConfig+0xe84>)
 8006126:	6901      	ldr	r1, [r0, #16]
 8006128:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800612c:	f421 517c 	bic.w	r1, r1, #16128	@ 0x3f00
 8006130:	430a      	orrs	r2, r1
 8006132:	6102      	str	r2, [r0, #16]
 8006134:	e4f1      	b.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x856>
        status = ret;
 8006136:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006138:	e9d4 3200 	ldrd	r3, r2, [r4]
 800613c:	4635      	mov	r5, r6
 800613e:	f7ff ba39 	b.w	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 8006142:	bf00      	nop
 8006144:	58024400 	.word	0x58024400
 8006148:	00ffffcf 	.word	0x00ffffcf

0800614c <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800614c:	4a47      	ldr	r2, [pc, #284]	@ (800626c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
{
 800614e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006150:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006152:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006154:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll2m != 0U)
 8006156:	f415 3f7c 	tst.w	r5, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800615a:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800615e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
  if (pll2m != 0U)
 8006160:	d05b      	beq.n	800621a <HAL_RCCEx_GetPLL2ClockFreq+0xce>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006162:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8006166:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800616a:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800616e:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006172:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 8006176:	2c01      	cmp	r4, #1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006178:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800617c:	ee06 1a90 	vmov	s13, r1
 8006180:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 8006184:	d003      	beq.n	800618e <HAL_RCCEx_GetPLL2ClockFreq+0x42>
 8006186:	2c02      	cmp	r4, #2
 8006188:	d06a      	beq.n	8006260 <HAL_RCCEx_GetPLL2ClockFreq+0x114>
 800618a:	2c00      	cmp	r4, #0
 800618c:	d04a      	beq.n	8006224 <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800618e:	eddf 7a38 	vldr	s15, [pc, #224]	@ 8006270 <HAL_RCCEx_GetPLL2ClockFreq+0x124>
 8006192:	ee87 6a87 	vdiv.f32	s12, s15, s14
 8006196:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006198:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800619c:	ee07 3a90 	vmov	s15, r3
 80061a0:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80061a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061a8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80061ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061b0:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80061b4:	4a2d      	ldr	r2, [pc, #180]	@ (800626c <HAL_RCCEx_GetPLL2ClockFreq+0x120>)
 80061b6:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80061ba:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80061bc:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80061c0:	ee07 3a10 	vmov	s14, r3
 80061c4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80061c8:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80061ca:	ee37 7a06 	vadd.f32	s14, s14, s12
 80061ce:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80061d2:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80061d6:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80061da:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80061dc:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80061e0:	ee07 3a10 	vmov	s14, r3
 80061e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80061e8:	ee37 7a06 	vadd.f32	s14, s14, s12
 80061ec:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80061f0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80061f4:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80061f8:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80061fa:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80061fe:	ee06 3a90 	vmov	s13, r3
 8006202:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006206:	ee76 6a86 	vadd.f32	s13, s13, s12
 800620a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800620e:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006212:	ee17 3a90 	vmov	r3, s15
 8006216:	6083      	str	r3, [r0, #8]
}
 8006218:	4770      	bx	lr
 800621a:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800621c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006220:	6083      	str	r3, [r0, #8]
}
 8006222:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006224:	6813      	ldr	r3, [r2, #0]
 8006226:	069b      	lsls	r3, r3, #26
 8006228:	d51d      	bpl.n	8006266 <HAL_RCCEx_GetPLL2ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800622a:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800622c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006230:	6b93      	ldr	r3, [r2, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006232:	4910      	ldr	r1, [pc, #64]	@ (8006274 <HAL_RCCEx_GetPLL2ClockFreq+0x128>)
 8006234:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006238:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800623c:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800623e:	ee06 3a10 	vmov	s12, r3
 8006242:	ee05 1a90 	vmov	s11, r1
 8006246:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800624a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800624e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006252:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8006256:	ee36 7a26 	vadd.f32	s14, s12, s13
 800625a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800625e:	e7a9      	b.n	80061b4 <HAL_RCCEx_GetPLL2ClockFreq+0x68>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006260:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8006278 <HAL_RCCEx_GetPLL2ClockFreq+0x12c>
 8006264:	e795      	b.n	8006192 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006266:	eddf 7a05 	vldr	s15, [pc, #20]	@ 800627c <HAL_RCCEx_GetPLL2ClockFreq+0x130>
 800626a:	e792      	b.n	8006192 <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800626c:	58024400 	.word	0x58024400
 8006270:	4a742400 	.word	0x4a742400
 8006274:	03d09000 	.word	0x03d09000
 8006278:	4bbebc20 	.word	0x4bbebc20
 800627c:	4c742400 	.word	0x4c742400

08006280 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006280:	4a47      	ldr	r2, [pc, #284]	@ (80063a0 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
{
 8006282:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006284:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006286:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006288:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll3m != 0U)
 800628a:	f015 7f7c 	tst.w	r5, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800628e:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006292:	6c51      	ldr	r1, [r2, #68]	@ 0x44
  if (pll3m != 0U)
 8006294:	d05b      	beq.n	800634e <HAL_RCCEx_GetPLL3ClockFreq+0xce>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006296:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800629a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800629e:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80062a2:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80062a6:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 80062aa:	2c01      	cmp	r4, #1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80062ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80062b0:	ee06 1a90 	vmov	s13, r1
 80062b4:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 80062b8:	d003      	beq.n	80062c2 <HAL_RCCEx_GetPLL3ClockFreq+0x42>
 80062ba:	2c02      	cmp	r4, #2
 80062bc:	d06a      	beq.n	8006394 <HAL_RCCEx_GetPLL3ClockFreq+0x114>
 80062be:	2c00      	cmp	r4, #0
 80062c0:	d04a      	beq.n	8006358 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80062c2:	eddf 7a38 	vldr	s15, [pc, #224]	@ 80063a4 <HAL_RCCEx_GetPLL3ClockFreq+0x124>
 80062c6:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80062ca:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80062cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062d0:	ee07 3a90 	vmov	s15, r3
 80062d4:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80062d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80062dc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80062e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80062e4:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80062e8:	4a2d      	ldr	r2, [pc, #180]	@ (80063a0 <HAL_RCCEx_GetPLL3ClockFreq+0x120>)
 80062ea:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 80062ee:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80062f0:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80062f4:	ee07 3a10 	vmov	s14, r3
 80062f8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 80062fc:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80062fe:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006302:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006306:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800630a:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800630e:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006310:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006314:	ee07 3a10 	vmov	s14, r3
 8006318:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800631c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006320:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006324:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006328:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800632c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800632e:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006332:	ee06 3a90 	vmov	s13, r3
 8006336:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800633a:	ee76 6a86 	vadd.f32	s13, s13, s12
 800633e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006342:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8006346:	ee17 3a90 	vmov	r3, s15
 800634a:	6083      	str	r3, [r0, #8]
}
 800634c:	4770      	bx	lr
 800634e:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006350:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006354:	6083      	str	r3, [r0, #8]
}
 8006356:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006358:	6813      	ldr	r3, [r2, #0]
 800635a:	069b      	lsls	r3, r3, #26
 800635c:	d51d      	bpl.n	800639a <HAL_RCCEx_GetPLL3ClockFreq+0x11a>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800635e:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006360:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006364:	6c13      	ldr	r3, [r2, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006366:	4910      	ldr	r1, [pc, #64]	@ (80063a8 <HAL_RCCEx_GetPLL3ClockFreq+0x128>)
 8006368:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800636c:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006370:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006372:	ee06 3a10 	vmov	s12, r3
 8006376:	ee05 1a90 	vmov	s11, r1
 800637a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800637e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8006382:	ee36 6a27 	vadd.f32	s12, s12, s15
 8006386:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800638a:	ee36 7a26 	vadd.f32	s14, s12, s13
 800638e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006392:	e7a9      	b.n	80062e8 <HAL_RCCEx_GetPLL3ClockFreq+0x68>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006394:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80063ac <HAL_RCCEx_GetPLL3ClockFreq+0x12c>
 8006398:	e795      	b.n	80062c6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800639a:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80063b0 <HAL_RCCEx_GetPLL3ClockFreq+0x130>
 800639e:	e792      	b.n	80062c6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 80063a0:	58024400 	.word	0x58024400
 80063a4:	4a742400 	.word	0x4a742400
 80063a8:	03d09000 	.word	0x03d09000
 80063ac:	4bbebc20 	.word	0x4bbebc20
 80063b0:	4c742400 	.word	0x4c742400

080063b4 <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80063b4:	4a47      	ldr	r2, [pc, #284]	@ (80064d4 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
{
 80063b6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80063b8:	6a94      	ldr	r4, [r2, #40]	@ 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80063ba:	6a95      	ldr	r5, [r2, #40]	@ 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80063bc:	6ad6      	ldr	r6, [r2, #44]	@ 0x2c
  if (pll1m != 0U)
 80063be:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80063c2:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80063c6:	6b51      	ldr	r1, [r2, #52]	@ 0x34
  if (pll1m != 0U)
 80063c8:	d05b      	beq.n	8006482 <HAL_RCCEx_GetPLL1ClockFreq+0xce>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80063ca:	f3c1 01cc 	ubfx	r1, r1, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80063ce:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80063d2:	f004 0403 	and.w	r4, r4, #3
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063d6:	ee07 3a90 	vmov	s15, r3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80063da:	fb06 f101 	mul.w	r1, r6, r1
    switch (pllsource)
 80063de:	2c01      	cmp	r4, #1
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063e4:	ee06 1a90 	vmov	s13, r1
 80063e8:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 80063ec:	d04e      	beq.n	800648c <HAL_RCCEx_GetPLL1ClockFreq+0xd8>
 80063ee:	2c02      	cmp	r4, #2
 80063f0:	d06d      	beq.n	80064ce <HAL_RCCEx_GetPLL1ClockFreq+0x11a>
 80063f2:	2c00      	cmp	r4, #0
 80063f4:	d04d      	beq.n	8006492 <HAL_RCCEx_GetPLL1ClockFreq+0xde>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80063f6:	eddf 7a38 	vldr	s15, [pc, #224]	@ 80064d8 <HAL_RCCEx_GetPLL1ClockFreq+0x124>
 80063fa:	ee87 6a87 	vdiv.f32	s12, s15, s14
 80063fe:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006404:	ee07 3a90 	vmov	s15, r3
 8006408:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800640c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006410:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8006414:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006418:	ee67 7a86 	vmul.f32	s15, s15, s12
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800641c:	4a2d      	ldr	r2, [pc, #180]	@ (80064d4 <HAL_RCCEx_GetPLL1ClockFreq+0x120>)
 800641e:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8006422:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006424:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006428:	ee07 3a10 	vmov	s14, r3
 800642c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
}
 8006430:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006432:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006436:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800643a:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800643e:	edc0 6a00 	vstr	s13, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006442:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006444:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8006448:	ee07 3a10 	vmov	s14, r3
 800644c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006450:	ee37 7a06 	vadd.f32	s14, s14, s12
 8006454:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006458:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800645c:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006460:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006462:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006466:	ee06 3a90 	vmov	s13, r3
 800646a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800646e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8006472:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006476:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800647a:	ee17 3a90 	vmov	r3, s15
 800647e:	6083      	str	r3, [r0, #8]
}
 8006480:	4770      	bx	lr
 8006482:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006484:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006488:	6083      	str	r3, [r0, #8]
}
 800648a:	4770      	bx	lr
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800648c:	eddf 7a13 	vldr	s15, [pc, #76]	@ 80064dc <HAL_RCCEx_GetPLL1ClockFreq+0x128>
 8006490:	e7b3      	b.n	80063fa <HAL_RCCEx_GetPLL1ClockFreq+0x46>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006492:	6813      	ldr	r3, [r2, #0]
 8006494:	069b      	lsls	r3, r3, #26
 8006496:	d5ae      	bpl.n	80063f6 <HAL_RCCEx_GetPLL1ClockFreq+0x42>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006498:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800649a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800649e:	6b13      	ldr	r3, [r2, #48]	@ 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064a0:	490f      	ldr	r1, [pc, #60]	@ (80064e0 <HAL_RCCEx_GetPLL1ClockFreq+0x12c>)
 80064a2:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80064aa:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064ac:	ee06 3a10 	vmov	s12, r3
 80064b0:	ee05 1a90 	vmov	s11, r1
 80064b4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80064b8:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 80064bc:	ee36 6a27 	vadd.f32	s12, s12, s15
 80064c0:	eec5 7a87 	vdiv.f32	s15, s11, s14
 80064c4:	ee36 7a26 	vadd.f32	s14, s12, s13
 80064c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064cc:	e7a6      	b.n	800641c <HAL_RCCEx_GetPLL1ClockFreq+0x68>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80064ce:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80064e4 <HAL_RCCEx_GetPLL1ClockFreq+0x130>
 80064d2:	e792      	b.n	80063fa <HAL_RCCEx_GetPLL1ClockFreq+0x46>
 80064d4:	58024400 	.word	0x58024400
 80064d8:	4c742400 	.word	0x4c742400
 80064dc:	4a742400 	.word	0x4a742400
 80064e0:	03d09000 	.word	0x03d09000
 80064e4:	4bbebc20 	.word	0x4bbebc20

080064e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80064e8:	f5a0 7380 	sub.w	r3, r0, #256	@ 0x100
 80064ec:	430b      	orrs	r3, r1
{
 80064ee:	b500      	push	{lr}
 80064f0:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80064f2:	d04c      	beq.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80064f4:	f5a0 7300 	sub.w	r3, r0, #512	@ 0x200
 80064f8:	430b      	orrs	r3, r1
 80064fa:	d036      	beq.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0x82>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80064fc:	f5a0 6380 	sub.w	r3, r0, #1024	@ 0x400
 8006500:	430b      	orrs	r3, r1
 8006502:	d06c      	beq.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006504:	f5a0 6300 	sub.w	r3, r0, #2048	@ 0x800
 8006508:	430b      	orrs	r3, r1
 800650a:	d04b      	beq.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800650c:	f5a0 5380 	sub.w	r3, r0, #4096	@ 0x1000
 8006510:	430b      	orrs	r3, r1
 8006512:	f000 80b6 	beq.w	8006682 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006516:	f5a0 5300 	sub.w	r3, r0, #8192	@ 0x2000
 800651a:	430b      	orrs	r3, r1
 800651c:	f000 80ec 	beq.w	80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006520:	f5a0 2300 	sub.w	r3, r0, #524288	@ 0x80000
 8006524:	430b      	orrs	r3, r1
 8006526:	d069      	beq.n	80065fc <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006528:	f5a0 3380 	sub.w	r3, r0, #65536	@ 0x10000
 800652c:	430b      	orrs	r3, r1
 800652e:	f000 80d6 	beq.w	80066de <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006532:	f5a0 4380 	sub.w	r3, r0, #16384	@ 0x4000
 8006536:	430b      	orrs	r3, r1
 8006538:	f000 8109 	beq.w	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x266>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800653c:	f5a0 4000 	sub.w	r0, r0, #32768	@ 0x8000
 8006540:	4308      	orrs	r0, r1
 8006542:	d120      	bne.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006544:	4a95      	ldr	r2, [pc, #596]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006546:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006548:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
    switch (srcclk)
 800654c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006550:	f000 80aa 	beq.w	80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
 8006554:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006558:	f000 8116 	beq.w	8006788 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800655c:	b99b      	cbnz	r3, 8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800655e:	6810      	ldr	r0, [r2, #0]
 8006560:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8006564:	d047      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 8006566:	488e      	ldr	r0, [pc, #568]	@ (80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
  return frequency;
 8006568:	e045      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800656a:	4a8c      	ldr	r2, [pc, #560]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800656c:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800656e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
    switch (saiclocksource)
 8006572:	2b80      	cmp	r3, #128	@ 0x80
 8006574:	f000 8093 	beq.w	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006578:	f240 808b 	bls.w	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 800657c:	2bc0      	cmp	r3, #192	@ 0xc0
 800657e:	d039      	beq.n	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8006580:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006584:	d05c      	beq.n	8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
          frequency = 0;
 8006586:	2000      	movs	r0, #0
}
 8006588:	b005      	add	sp, #20
 800658a:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800658e:	4b83      	ldr	r3, [pc, #524]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006590:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006592:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 8006596:	2b04      	cmp	r3, #4
 8006598:	d8f5      	bhi.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 800659a:	e8df f003 	tbb	[pc, r3]
 800659e:	3c68      	.short	0x3c68
 80065a0:	2b46      	.short	0x2b46
 80065a2:	50          	.byte	0x50
 80065a3:	00          	.byte	0x00
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80065a4:	4a7d      	ldr	r2, [pc, #500]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80065a6:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80065a8:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
    switch (saiclocksource)
 80065ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80065b0:	d075      	beq.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 80065b2:	d96e      	bls.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80065b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80065b8:	d01c      	beq.n	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 80065ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80065be:	d1e2      	bne.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80065c0:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80065c2:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80065c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80065c8:	0752      	lsls	r2, r2, #29
 80065ca:	d541      	bpl.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d13f      	bne.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80065d0:	4b72      	ldr	r3, [pc, #456]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80065d2:	4874      	ldr	r0, [pc, #464]	@ (80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80065da:	40d8      	lsrs	r0, r3
 80065dc:	e00b      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80065de:	4a6f      	ldr	r2, [pc, #444]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80065e0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80065e2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
    switch (saiclocksource)
 80065e6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065ea:	d058      	beq.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 80065ec:	d951      	bls.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80065ee:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80065f2:	d15e      	bne.n	80066b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
        frequency = EXTERNAL_CLOCK_VALUE;
 80065f4:	486c      	ldr	r0, [pc, #432]	@ (80067a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
}
 80065f6:	b005      	add	sp, #20
 80065f8:	f85d fb04 	ldr.w	pc, [sp], #4
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80065fc:	4a67      	ldr	r2, [pc, #412]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80065fe:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8006600:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
    switch (srcclk)
 8006604:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006608:	f000 80df 	beq.w	80067ca <HAL_RCCEx_GetPeriphCLKFreq+0x2e2>
 800660c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006610:	d0d6      	beq.n	80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1b7      	bne.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006616:	4b61      	ldr	r3, [pc, #388]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006618:	6818      	ldr	r0, [r3, #0]
 800661a:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800661e:	d0ea      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006620:	a801      	add	r0, sp, #4
 8006622:	f7ff fd93 	bl	800614c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006626:	9801      	ldr	r0, [sp, #4]
 8006628:	e7e5      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800662a:	4b5c      	ldr	r3, [pc, #368]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800662c:	6818      	ldr	r0, [r3, #0]
 800662e:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 8006632:	d0e0      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006634:	a801      	add	r0, sp, #4
 8006636:	f7ff fe23 	bl	8006280 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800663a:	9801      	ldr	r0, [sp, #4]
 800663c:	e7db      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800663e:	4a57      	ldr	r2, [pc, #348]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006640:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006642:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006644:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006648:	0749      	lsls	r1, r1, #29
 800664a:	d501      	bpl.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
 800664c:	2b00      	cmp	r3, #0
 800664e:	d038      	beq.n	80066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006650:	4a52      	ldr	r2, [pc, #328]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006652:	6812      	ldr	r2, [r2, #0]
 8006654:	05d0      	lsls	r0, r2, #23
 8006656:	d502      	bpl.n	800665e <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8006658:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800665c:	d067      	beq.n	800672e <HAL_RCCEx_GetPeriphCLKFreq+0x246>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800665e:	4a4f      	ldr	r2, [pc, #316]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006660:	6812      	ldr	r2, [r2, #0]
 8006662:	0391      	lsls	r1, r2, #14
 8006664:	d58f      	bpl.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 8006666:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800666a:	d18c      	bne.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
 800666c:	e77b      	b.n	8006566 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800666e:	4b4b      	ldr	r3, [pc, #300]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006670:	6818      	ldr	r0, [r3, #0]
 8006672:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 8006676:	d0be      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006678:	a801      	add	r0, sp, #4
 800667a:	f7ff fe9b 	bl	80063b4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800667e:	9802      	ldr	r0, [sp, #8]
 8006680:	e7b9      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006682:	4a46      	ldr	r2, [pc, #280]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006684:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8006686:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
    switch (srcclk)
 800668a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800668e:	d006      	beq.n	800669e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
 8006690:	d81d      	bhi.n	80066ce <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8006692:	b14b      	cbz	r3, 80066a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006694:	6810      	ldr	r0, [r2, #0]
 8006696:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800669a:	d0ac      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800669c:	e7c0      	b.n	8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800669e:	6810      	ldr	r0, [r2, #0]
 80066a0:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80066a4:	d0a7      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80066a6:	e7c5      	b.n	8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80066a8:	6810      	ldr	r0, [r2, #0]
 80066aa:	f010 7000 	ands.w	r0, r0, #33554432	@ 0x2000000
 80066ae:	d0a2      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80066b0:	e7e2      	b.n	8006678 <HAL_RCCEx_GetPeriphCLKFreq+0x190>
    switch (saiclocksource)
 80066b2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80066b6:	d0c3      	beq.n	8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 80066b8:	e765      	b.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066ba:	6810      	ldr	r0, [r2, #0]
 80066bc:	f010 0004 	ands.w	r0, r0, #4
 80066c0:	d099      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80066c2:	6813      	ldr	r3, [r2, #0]
 80066c4:	4837      	ldr	r0, [pc, #220]	@ (80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 80066c6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80066ca:	40d8      	lsrs	r0, r3
 80066cc:	e793      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 80066ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066d2:	d08f      	beq.n	80065f4 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 80066d4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066d8:	f43f af72 	beq.w	80065c0 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 80066dc:	e753      	b.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80066de:	4b2f      	ldr	r3, [pc, #188]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80066e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
    switch (srcclk)
 80066e2:	03d2      	lsls	r2, r2, #15
 80066e4:	d5c4      	bpl.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066e6:	6818      	ldr	r0, [r3, #0]
 80066e8:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80066ec:	d083      	beq.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066ee:	a801      	add	r0, sp, #4
 80066f0:	f7ff fd2c 	bl	800614c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80066f4:	9803      	ldr	r0, [sp, #12]
 80066f6:	e77e      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80066f8:	4a28      	ldr	r2, [pc, #160]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80066fa:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80066fc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
    switch (srcclk)
 8006700:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006704:	d0d9      	beq.n	80066ba <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
 8006706:	d814      	bhi.n	8006732 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
 8006708:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800670c:	d03c      	beq.n	8006788 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800670e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006712:	d04f      	beq.n	80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 8006714:	2b00      	cmp	r3, #0
 8006716:	f47f af36 	bne.w	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
}
 800671a:	b005      	add	sp, #20
 800671c:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 8006720:	f7fe bca8 	b.w	8005074 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006724:	6810      	ldr	r0, [r2, #0]
 8006726:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800672a:	f43f af64 	beq.w	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 800672e:	481f      	ldr	r0, [pc, #124]	@ (80067ac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8006730:	e761      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8006732:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006736:	d0f5      	beq.n	8006724 <HAL_RCCEx_GetPeriphCLKFreq+0x23c>
 8006738:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800673c:	f47f af23 	bne.w	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006740:	4b16      	ldr	r3, [pc, #88]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006742:	6818      	ldr	r0, [r3, #0]
 8006744:	f410 3000 	ands.w	r0, r0, #131072	@ 0x20000
 8006748:	f43f af55 	beq.w	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800674c:	e70b      	b.n	8006566 <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800674e:	4b13      	ldr	r3, [pc, #76]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006752:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
    switch (srcclk)
 8006756:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800675a:	d04e      	beq.n	80067fa <HAL_RCCEx_GetPeriphCLKFreq+0x312>
 800675c:	d83f      	bhi.n	80067de <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 800675e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006762:	d043      	beq.n	80067ec <HAL_RCCEx_GetPeriphCLKFreq+0x304>
 8006764:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006768:	d024      	beq.n	80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
 800676a:	2b00      	cmp	r3, #0
 800676c:	f47f af0b 	bne.w	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006770:	f7fe fc40 	bl	8004ff4 <HAL_RCC_GetHCLKFreq>
 8006774:	4b09      	ldr	r3, [pc, #36]	@ (800679c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8006776:	4a0e      	ldr	r2, [pc, #56]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800677e:	5cd3      	ldrb	r3, [r2, r3]
 8006780:	f003 031f 	and.w	r3, r3, #31
 8006784:	40d8      	lsrs	r0, r3
        break;
 8006786:	e736      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006788:	6810      	ldr	r0, [r2, #0]
 800678a:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 800678e:	f43f af32 	beq.w	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006792:	a801      	add	r0, sp, #4
 8006794:	f7ff fcda 	bl	800614c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006798:	9802      	ldr	r0, [sp, #8]
 800679a:	e72c      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800679c:	58024400 	.word	0x58024400
 80067a0:	017d7840 	.word	0x017d7840
 80067a4:	03d09000 	.word	0x03d09000
 80067a8:	00bb8000 	.word	0x00bb8000
 80067ac:	003d0900 	.word	0x003d0900
 80067b0:	0806d540 	.word	0x0806d540
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80067b4:	4b1a      	ldr	r3, [pc, #104]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80067b6:	6818      	ldr	r0, [r3, #0]
 80067b8:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80067bc:	f43f af1b 	beq.w	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067c0:	a801      	add	r0, sp, #4
 80067c2:	f7ff fd5d 	bl	8006280 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80067c6:	9802      	ldr	r0, [sp, #8]
 80067c8:	e715      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80067ca:	6810      	ldr	r0, [r2, #0]
 80067cc:	f010 5000 	ands.w	r0, r0, #536870912	@ 0x20000000
 80067d0:	f43f af11 	beq.w	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067d4:	a801      	add	r0, sp, #4
 80067d6:	f7ff fd53 	bl	8006280 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80067da:	9803      	ldr	r0, [sp, #12]
 80067dc:	e70b      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 80067de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067e2:	d016      	beq.n	8006812 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80067e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80067e8:	d0aa      	beq.n	8006740 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 80067ea:	e6cc      	b.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80067ec:	4b0c      	ldr	r3, [pc, #48]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80067ee:	6818      	ldr	r0, [r3, #0]
 80067f0:	f010 6000 	ands.w	r0, r0, #134217728	@ 0x8000000
 80067f4:	f43f aeff 	beq.w	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 80067f8:	e7cb      	b.n	8006792 <HAL_RCCEx_GetPeriphCLKFreq+0x2aa>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80067fa:	4b09      	ldr	r3, [pc, #36]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80067fc:	6818      	ldr	r0, [r3, #0]
 80067fe:	f010 0004 	ands.w	r0, r0, #4
 8006802:	f43f aef8 	beq.w	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4806      	ldr	r0, [pc, #24]	@ (8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 800680a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800680e:	40d8      	lsrs	r0, r3
 8006810:	e6f1      	b.n	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006812:	4b03      	ldr	r3, [pc, #12]	@ (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8006814:	6818      	ldr	r0, [r3, #0]
 8006816:	f410 7080 	ands.w	r0, r0, #256	@ 0x100
 800681a:	f43f aeec 	beq.w	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800681e:	e786      	b.n	800672e <HAL_RCCEx_GetPeriphCLKFreq+0x246>
 8006820:	58024400 	.word	0x58024400
 8006824:	03d09000 	.word	0x03d09000

08006828 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006828:	2800      	cmp	r0, #0
 800682a:	f000 8095 	beq.w	8006958 <HAL_TIM_Base_Init+0x130>
{
 800682e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006830:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006834:	4604      	mov	r4, r0
 8006836:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 8087 	beq.w	800694e <HAL_TIM_Base_Init+0x126>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006840:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8006842:	2202      	movs	r2, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006844:	4945      	ldr	r1, [pc, #276]	@ (800695c <HAL_TIM_Base_Init+0x134>)
 8006846:	4d46      	ldr	r5, [pc, #280]	@ (8006960 <HAL_TIM_Base_Init+0x138>)
 8006848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800684c:	eba3 0101 	sub.w	r1, r3, r1
  htim->State = HAL_TIM_STATE_BUSY;
 8006850:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006854:	eba3 0e05 	sub.w	lr, r3, r5
  tmpcr1 = TIMx->CR1;
 8006858:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800685a:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800685e:	69a0      	ldr	r0, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006860:	fabe fe8e 	clz	lr, lr

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006864:	68e7      	ldr	r7, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006866:	ea4f 1151 	mov.w	r1, r1, lsr #5

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800686a:	6866      	ldr	r6, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800686c:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8006870:	d01f      	beq.n	80068b2 <HAL_TIM_Base_Init+0x8a>
 8006872:	b9f1      	cbnz	r1, 80068b2 <HAL_TIM_Base_Init+0x8a>
 8006874:	f8df c0f8 	ldr.w	ip, [pc, #248]	@ 8006970 <HAL_TIM_Base_Init+0x148>
 8006878:	4563      	cmp	r3, ip
 800687a:	d050      	beq.n	800691e <HAL_TIM_Base_Init+0xf6>
 800687c:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8006880:	4563      	cmp	r3, ip
 8006882:	d04c      	beq.n	800691e <HAL_TIM_Base_Init+0xf6>
 8006884:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8006888:	4563      	cmp	r3, ip
 800688a:	d012      	beq.n	80068b2 <HAL_TIM_Base_Init+0x8a>
 800688c:	f1be 0f00 	cmp.w	lr, #0
 8006890:	d10f      	bne.n	80068b2 <HAL_TIM_Base_Init+0x8a>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006892:	4d34      	ldr	r5, [pc, #208]	@ (8006964 <HAL_TIM_Base_Init+0x13c>)
 8006894:	4934      	ldr	r1, [pc, #208]	@ (8006968 <HAL_TIM_Base_Init+0x140>)
 8006896:	428b      	cmp	r3, r1
 8006898:	bf18      	it	ne
 800689a:	42ab      	cmpne	r3, r5
 800689c:	d043      	beq.n	8006926 <HAL_TIM_Base_Init+0xfe>
 800689e:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80068a2:	428b      	cmp	r3, r1
 80068a4:	d03f      	beq.n	8006926 <HAL_TIM_Base_Init+0xfe>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068a6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068aa:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80068ac:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068ae:	4310      	orrs	r0, r2

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068b0:	e014      	b.n	80068dc <HAL_TIM_Base_Init+0xb4>
    tmpcr1 |= Structure->CounterMode;
 80068b2:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068b4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068b8:	f8d4 c010 	ldr.w	ip, [r4, #16]
    tmpcr1 |= Structure->CounterMode;
 80068bc:	432a      	orrs	r2, r5
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068be:	62df      	str	r7, [r3, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80068c0:	629e      	str	r6, [r3, #40]	@ 0x28
    tmpcr1 &= ~TIM_CR1_CKD;
 80068c2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068c6:	ea42 020c 	orr.w	r2, r2, ip
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068ce:	4310      	orrs	r0, r2
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068d0:	b911      	cbnz	r1, 80068d8 <HAL_TIM_Base_Init+0xb0>
 80068d2:	f1be 0f00 	cmp.w	lr, #0
 80068d6:	d02f      	beq.n	8006938 <HAL_TIM_Base_Init+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068d8:	6962      	ldr	r2, [r4, #20]
 80068da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80068dc:	6819      	ldr	r1, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068de:	2201      	movs	r2, #1
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80068e0:	f041 0104 	orr.w	r1, r1, #4
 80068e4:	6019      	str	r1, [r3, #0]
  TIMx->EGR = TIM_EGR_UG;
 80068e6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80068e8:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 80068ea:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068ec:	f884 2048 	strb.w	r2, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068f0:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
 80068f4:	f884 203f 	strb.w	r2, [r4, #63]	@ 0x3f
 80068f8:	f884 2040 	strb.w	r2, [r4, #64]	@ 0x40
 80068fc:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
 8006900:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
 8006904:	f884 2043 	strb.w	r2, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006908:	f884 2044 	strb.w	r2, [r4, #68]	@ 0x44
 800690c:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 8006910:	f884 2046 	strb.w	r2, [r4, #70]	@ 0x46
 8006914:	f884 2047 	strb.w	r2, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8006918:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
}
 800691c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800691e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8006922:	68a1      	ldr	r1, [r4, #8]
 8006924:	430a      	orrs	r2, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006926:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006928:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
  TIMx->ARR = (uint32_t)Structure->Period ;
 800692c:	62df      	str	r7, [r3, #44]	@ 0x2c
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800692e:	430a      	orrs	r2, r1
  TIMx->PSC = Structure->Prescaler;
 8006930:	629e      	str	r6, [r3, #40]	@ 0x28
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006932:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006936:	4310      	orrs	r0, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006938:	490c      	ldr	r1, [pc, #48]	@ (800696c <HAL_TIM_Base_Init+0x144>)
 800693a:	4a0a      	ldr	r2, [pc, #40]	@ (8006964 <HAL_TIM_Base_Init+0x13c>)
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800693c:	4293      	cmp	r3, r2
 800693e:	bf18      	it	ne
 8006940:	428b      	cmpne	r3, r1
 8006942:	d0c9      	beq.n	80068d8 <HAL_TIM_Base_Init+0xb0>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006944:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006948:	4293      	cmp	r3, r2
 800694a:	d0c5      	beq.n	80068d8 <HAL_TIM_Base_Init+0xb0>
 800694c:	e7c6      	b.n	80068dc <HAL_TIM_Base_Init+0xb4>
    htim->Lock = HAL_UNLOCKED;
 800694e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8006952:	f7fb f803 	bl	800195c <HAL_TIM_Base_MspInit>
 8006956:	e773      	b.n	8006840 <HAL_TIM_Base_Init+0x18>
    return HAL_ERROR;
 8006958:	2001      	movs	r0, #1
}
 800695a:	4770      	bx	lr
 800695c:	40010000 	.word	0x40010000
 8006960:	40010400 	.word	0x40010400
 8006964:	40014000 	.word	0x40014000
 8006968:	40014400 	.word	0x40014400
 800696c:	40014800 	.word	0x40014800
 8006970:	40000400 	.word	0x40000400

08006974 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8006974:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8006978:	2b01      	cmp	r3, #1
 800697a:	d139      	bne.n	80069f0 <HAL_TIM_Base_Start+0x7c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800697c:	6802      	ldr	r2, [r0, #0]
 800697e:	4b1d      	ldr	r3, [pc, #116]	@ (80069f4 <HAL_TIM_Base_Start+0x80>)
 8006980:	491d      	ldr	r1, [pc, #116]	@ (80069f8 <HAL_TIM_Base_Start+0x84>)
 8006982:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8006986:	bf18      	it	ne
 8006988:	429a      	cmpne	r2, r3
{
 800698a:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800698c:	bf0c      	ite	eq
 800698e:	2301      	moveq	r3, #1
 8006990:	2300      	movne	r3, #0
 8006992:	4d1a      	ldr	r5, [pc, #104]	@ (80069fc <HAL_TIM_Base_Start+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006994:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006996:	42aa      	cmp	r2, r5
 8006998:	bf08      	it	eq
 800699a:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800699e:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069a2:	4c17      	ldr	r4, [pc, #92]	@ (8006a00 <HAL_TIM_Base_Start+0x8c>)
 80069a4:	428a      	cmp	r2, r1
 80069a6:	bf08      	it	eq
 80069a8:	f043 0301 	orreq.w	r3, r3, #1
 80069ac:	4815      	ldr	r0, [pc, #84]	@ (8006a04 <HAL_TIM_Base_Start+0x90>)
 80069ae:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 80069b2:	42a2      	cmp	r2, r4
 80069b4:	bf08      	it	eq
 80069b6:	f043 0301 	orreq.w	r3, r3, #1
 80069ba:	4282      	cmp	r2, r0
 80069bc:	bf08      	it	eq
 80069be:	f043 0301 	orreq.w	r3, r3, #1
 80069c2:	428a      	cmp	r2, r1
 80069c4:	bf08      	it	eq
 80069c6:	f043 0301 	orreq.w	r3, r3, #1
 80069ca:	b913      	cbnz	r3, 80069d2 <HAL_TIM_Base_Start+0x5e>
 80069cc:	4b0e      	ldr	r3, [pc, #56]	@ (8006a08 <HAL_TIM_Base_Start+0x94>)
 80069ce:	429a      	cmp	r2, r3
 80069d0:	d107      	bne.n	80069e2 <HAL_TIM_Base_Start+0x6e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80069d2:	6891      	ldr	r1, [r2, #8]
 80069d4:	4b0d      	ldr	r3, [pc, #52]	@ (8006a0c <HAL_TIM_Base_Start+0x98>)
 80069d6:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069d8:	2b06      	cmp	r3, #6
 80069da:	d006      	beq.n	80069ea <HAL_TIM_Base_Start+0x76>
 80069dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069e0:	d003      	beq.n	80069ea <HAL_TIM_Base_Start+0x76>
      __HAL_TIM_ENABLE(htim);
 80069e2:	6813      	ldr	r3, [r2, #0]
 80069e4:	f043 0301 	orr.w	r3, r3, #1
 80069e8:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80069ea:	2000      	movs	r0, #0
}
 80069ec:	bc30      	pop	{r4, r5}
 80069ee:	4770      	bx	lr
    return HAL_ERROR;
 80069f0:	2001      	movs	r0, #1
}
 80069f2:	4770      	bx	lr
 80069f4:	40010000 	.word	0x40010000
 80069f8:	40000800 	.word	0x40000800
 80069fc:	40000400 	.word	0x40000400
 8006a00:	40000c00 	.word	0x40000c00
 8006a04:	40010400 	.word	0x40010400
 8006a08:	40014000 	.word	0x40014000
 8006a0c:	00010007 	.word	0x00010007

08006a10 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8006a10:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8006a14:	2a01      	cmp	r2, #1
 8006a16:	d06d      	beq.n	8006af4 <HAL_TIM_ConfigClockSource+0xe4>
  tmpsmcr = htim->Instance->SMCR;
 8006a18:	6802      	ldr	r2, [r0, #0]
 8006a1a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8006a1c:	2001      	movs	r0, #1
{
 8006a1e:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8006a20:	2402      	movs	r4, #2
  __HAL_LOCK(htim);
 8006a22:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006a26:	f883 403d 	strb.w	r4, [r3, #61]	@ 0x3d
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a2a:	4c59      	ldr	r4, [pc, #356]	@ (8006b90 <HAL_TIM_ConfigClockSource+0x180>)
  tmpsmcr = htim->Instance->SMCR;
 8006a2c:	6895      	ldr	r5, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a2e:	402c      	ands	r4, r5
  htim->Instance->SMCR = tmpsmcr;
 8006a30:	6094      	str	r4, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006a32:	680c      	ldr	r4, [r1, #0]
 8006a34:	2c70      	cmp	r4, #112	@ 0x70
 8006a36:	f000 8087 	beq.w	8006b48 <HAL_TIM_ConfigClockSource+0x138>
 8006a3a:	d825      	bhi.n	8006a88 <HAL_TIM_ConfigClockSource+0x78>
 8006a3c:	2c50      	cmp	r4, #80	@ 0x50
 8006a3e:	d05b      	beq.n	8006af8 <HAL_TIM_ConfigClockSource+0xe8>
 8006a40:	d82b      	bhi.n	8006a9a <HAL_TIM_ConfigClockSource+0x8a>
 8006a42:	2c40      	cmp	r4, #64	@ 0x40
 8006a44:	f040 8090 	bne.w	8006b68 <HAL_TIM_ConfigClockSource+0x158>
                               sClockSourceConfig->ClockPolarity,
 8006a48:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006a4a:	68cd      	ldr	r5, [r1, #12]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a4c:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a4e:	6a10      	ldr	r0, [r2, #32]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4U);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a50:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a54:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 8006a58:	430c      	orrs	r4, r1
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a5a:	494e      	ldr	r1, [pc, #312]	@ (8006b94 <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a5c:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a5e:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a60:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a64:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006a68:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8006a6a:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006a6c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a6e:	4001      	ands	r1, r0
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a70:	f041 0147 	orr.w	r1, r1, #71	@ 0x47
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a74:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006a76:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006a78:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8006a7a:	2200      	movs	r2, #0
  htim->State = HAL_TIM_STATE_READY;
 8006a7c:	f883 103d 	strb.w	r1, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006a80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8006a84:	bc30      	pop	{r4, r5}
 8006a86:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8006a88:	f5b4 5f00 	cmp.w	r4, #8192	@ 0x2000
 8006a8c:	d04c      	beq.n	8006b28 <HAL_TIM_ConfigClockSource+0x118>
 8006a8e:	d81f      	bhi.n	8006ad0 <HAL_TIM_ConfigClockSource+0xc0>
 8006a90:	f5b4 5080 	subs.w	r0, r4, #4096	@ 0x1000
 8006a94:	bf18      	it	ne
 8006a96:	2001      	movne	r0, #1
 8006a98:	e7ee      	b.n	8006a78 <HAL_TIM_ConfigClockSource+0x68>
 8006a9a:	2c60      	cmp	r4, #96	@ 0x60
 8006a9c:	d1ec      	bne.n	8006a78 <HAL_TIM_ConfigClockSource+0x68>
  tmpccer = TIMx->CCER;
 8006a9e:	6a10      	ldr	r0, [r2, #32]
                               sClockSourceConfig->ClockPolarity,
 8006aa0:	684c      	ldr	r4, [r1, #4]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006aa2:	f020 00a0 	bic.w	r0, r0, #160	@ 0xa0
                               sClockSourceConfig->ClockFilter);
 8006aa6:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006aa8:	493a      	ldr	r1, [pc, #232]	@ (8006b94 <HAL_TIM_ConfigClockSource+0x184>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8006aaa:	ea40 1004 	orr.w	r0, r0, r4, lsl #4
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aae:	6a14      	ldr	r4, [r2, #32]
 8006ab0:	f024 0410 	bic.w	r4, r4, #16
 8006ab4:	6214      	str	r4, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ab6:	6994      	ldr	r4, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ab8:	f424 4470 	bic.w	r4, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006abc:	ea44 3405 	orr.w	r4, r4, r5, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8006ac0:	6194      	str	r4, [r2, #24]
  TIMx->CCER = tmpccer;
 8006ac2:	6210      	str	r0, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006ac4:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ac6:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ac8:	f041 0167 	orr.w	r1, r1, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8006acc:	6091      	str	r1, [r2, #8]
}
 8006ace:	e7d2      	b.n	8006a76 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8006ad0:	4931      	ldr	r1, [pc, #196]	@ (8006b98 <HAL_TIM_ConfigClockSource+0x188>)
 8006ad2:	428c      	cmp	r4, r1
 8006ad4:	d006      	beq.n	8006ae4 <HAL_TIM_ConfigClockSource+0xd4>
 8006ad6:	d94f      	bls.n	8006b78 <HAL_TIM_ConfigClockSource+0x168>
 8006ad8:	4930      	ldr	r1, [pc, #192]	@ (8006b9c <HAL_TIM_ConfigClockSource+0x18c>)
 8006ada:	428c      	cmp	r4, r1
 8006adc:	d002      	beq.n	8006ae4 <HAL_TIM_ConfigClockSource+0xd4>
 8006ade:	3110      	adds	r1, #16
 8006ae0:	428c      	cmp	r4, r1
 8006ae2:	d1c9      	bne.n	8006a78 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8006ae4:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006ae6:	492b      	ldr	r1, [pc, #172]	@ (8006b94 <HAL_TIM_ConfigClockSource+0x184>)
 8006ae8:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006aea:	4321      	orrs	r1, r4
 8006aec:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 8006af0:	6091      	str	r1, [r2, #8]
}
 8006af2:	e7c0      	b.n	8006a76 <HAL_TIM_ConfigClockSource+0x66>
  __HAL_LOCK(htim);
 8006af4:	2002      	movs	r0, #2
}
 8006af6:	4770      	bx	lr
                               sClockSourceConfig->ClockPolarity,
 8006af8:	684c      	ldr	r4, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8006afa:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8006afc:	6a11      	ldr	r1, [r2, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006afe:	6a10      	ldr	r0, [r2, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b00:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b04:	f020 0001 	bic.w	r0, r0, #1
  tmpccer |= TIM_ICPolarity;
 8006b08:	430c      	orrs	r4, r1
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b0a:	4922      	ldr	r1, [pc, #136]	@ (8006b94 <HAL_TIM_ConfigClockSource+0x184>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b0c:	6210      	str	r0, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b0e:	6990      	ldr	r0, [r2, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b10:	f020 00f0 	bic.w	r0, r0, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b14:	ea40 1005 	orr.w	r0, r0, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8006b18:	6190      	str	r0, [r2, #24]
  TIMx->CCER = tmpccer;
 8006b1a:	6214      	str	r4, [r2, #32]
  tmpsmcr = TIMx->SMCR;
 8006b1c:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006b1e:	4001      	ands	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006b20:	f041 0157 	orr.w	r1, r1, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8006b24:	6091      	str	r1, [r2, #8]
}
 8006b26:	e7a6      	b.n	8006a76 <HAL_TIM_ConfigClockSource+0x66>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b28:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006b2c:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b2e:	4328      	orrs	r0, r5
 8006b30:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b32:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b36:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8006b3a:	4308      	orrs	r0, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b3c:	6090      	str	r0, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006b3e:	6891      	ldr	r1, [r2, #8]
 8006b40:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
 8006b44:	6091      	str	r1, [r2, #8]
      break;
 8006b46:	e796      	b.n	8006a76 <HAL_TIM_ConfigClockSource+0x66>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b48:	e9d1 5001 	ldrd	r5, r0, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8006b4c:	6894      	ldr	r4, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b4e:	4328      	orrs	r0, r5
 8006b50:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b52:	f424 417f 	bic.w	r1, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b56:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
 8006b5a:	4308      	orrs	r0, r1
  TIMx->SMCR = tmpsmcr;
 8006b5c:	6090      	str	r0, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006b5e:	6891      	ldr	r1, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006b60:	f041 0177 	orr.w	r1, r1, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8006b64:	6091      	str	r1, [r2, #8]
      break;
 8006b66:	e786      	b.n	8006a76 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8006b68:	d886      	bhi.n	8006a78 <HAL_TIM_ConfigClockSource+0x68>
 8006b6a:	2c20      	cmp	r4, #32
 8006b6c:	d0ba      	beq.n	8006ae4 <HAL_TIM_ConfigClockSource+0xd4>
 8006b6e:	d80a      	bhi.n	8006b86 <HAL_TIM_ConfigClockSource+0x176>
 8006b70:	f034 0110 	bics.w	r1, r4, #16
 8006b74:	d180      	bne.n	8006a78 <HAL_TIM_ConfigClockSource+0x68>
 8006b76:	e7b5      	b.n	8006ae4 <HAL_TIM_ConfigClockSource+0xd4>
 8006b78:	f024 0110 	bic.w	r1, r4, #16
 8006b7c:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8006b80:	f47f af7a 	bne.w	8006a78 <HAL_TIM_ConfigClockSource+0x68>
 8006b84:	e7ae      	b.n	8006ae4 <HAL_TIM_ConfigClockSource+0xd4>
 8006b86:	2c30      	cmp	r4, #48	@ 0x30
 8006b88:	d0ac      	beq.n	8006ae4 <HAL_TIM_ConfigClockSource+0xd4>
      status = HAL_ERROR;
 8006b8a:	2001      	movs	r0, #1
 8006b8c:	e774      	b.n	8006a78 <HAL_TIM_ConfigClockSource+0x68>
 8006b8e:	bf00      	nop
 8006b90:	ffce0088 	.word	0xffce0088
 8006b94:	ffcfff8f 	.word	0xffcfff8f
 8006b98:	00100020 	.word	0x00100020
 8006b9c:	00100030 	.word	0x00100030

08006ba0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006ba0:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d04b      	beq.n	8006c40 <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ba8:	6803      	ldr	r3, [r0, #0]
 8006baa:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 8006bac:	2002      	movs	r0, #2
{
 8006bae:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bb0:	4d24      	ldr	r5, [pc, #144]	@ (8006c44 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006bb2:	f882 003d 	strb.w	r0, [r2, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bb6:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 8006bb8:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8006bba:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006bbc:	d029      	beq.n	8006c12 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8006bbe:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006bc2:	42ab      	cmp	r3, r5
 8006bc4:	d025      	beq.n	8006c12 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bc6:	4d20      	ldr	r5, [pc, #128]	@ (8006c48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bc8:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bcc:	42ab      	cmp	r3, r5
 8006bce:	bf18      	it	ne
 8006bd0:	f1b3 4f80 	cmpne.w	r3, #1073741824	@ 0x40000000
 8006bd4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006bd8:	bf0c      	ite	eq
 8006bda:	f04f 0c01 	moveq.w	ip, #1
 8006bde:	f04f 0c00 	movne.w	ip, #0
 8006be2:	42ab      	cmp	r3, r5
 8006be4:	bf08      	it	eq
 8006be6:	f04c 0c01 	orreq.w	ip, ip, #1
 8006bea:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8006bee:	42ab      	cmp	r3, r5
 8006bf0:	bf08      	it	eq
 8006bf2:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bf6:	680d      	ldr	r5, [r1, #0]
 8006bf8:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bfa:	4d14      	ldr	r5, [pc, #80]	@ (8006c4c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 8006bfc:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bfe:	42ab      	cmp	r3, r5
 8006c00:	bf14      	ite	ne
 8006c02:	4660      	movne	r0, ip
 8006c04:	f04c 0001 	orreq.w	r0, ip, #1
 8006c08:	b960      	cbnz	r0, 8006c24 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006c0a:	4811      	ldr	r0, [pc, #68]	@ (8006c50 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006c0c:	4283      	cmp	r3, r0
 8006c0e:	d009      	beq.n	8006c24 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006c10:	e00d      	b.n	8006c2e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c12:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006c14:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006c18:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c1a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c1c:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c20:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 8006c22:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c24:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c26:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c2a:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c2c:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 8006c2e:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8006c30:	2101      	movs	r1, #1

  return HAL_OK;
 8006c32:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 8006c34:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8006c38:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8006c3c:	bc30      	pop	{r4, r5}
 8006c3e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8006c40:	2002      	movs	r0, #2
}
 8006c42:	4770      	bx	lr
 8006c44:	40010000 	.word	0x40010000
 8006c48:	40000400 	.word	0x40000400
 8006c4c:	40001800 	.word	0x40001800
 8006c50:	40014000 	.word	0x40014000

08006c54 <arm_fill_f32>:
 8006c54:	b410      	push	{r4}
 8006c56:	088c      	lsrs	r4, r1, #2
 8006c58:	d010      	beq.n	8006c7c <arm_fill_f32+0x28>
 8006c5a:	f100 0310 	add.w	r3, r0, #16
 8006c5e:	4622      	mov	r2, r4
 8006c60:	3a01      	subs	r2, #1
 8006c62:	ed03 0a04 	vstr	s0, [r3, #-16]
 8006c66:	ed03 0a03 	vstr	s0, [r3, #-12]
 8006c6a:	f103 0310 	add.w	r3, r3, #16
 8006c6e:	ed03 0a06 	vstr	s0, [r3, #-24]	@ 0xffffffe8
 8006c72:	ed03 0a05 	vstr	s0, [r3, #-20]	@ 0xffffffec
 8006c76:	d1f3      	bne.n	8006c60 <arm_fill_f32+0xc>
 8006c78:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8006c7c:	f011 0103 	ands.w	r1, r1, #3
 8006c80:	d003      	beq.n	8006c8a <arm_fill_f32+0x36>
 8006c82:	3901      	subs	r1, #1
 8006c84:	eca0 0a01 	vstmia	r0!, {s0}
 8006c88:	d1fb      	bne.n	8006c82 <arm_fill_f32+0x2e>
 8006c8a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <arm_copy_f32>:
 8006c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c94:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8006c98:	d01e      	beq.n	8006cd8 <arm_copy_f32+0x48>
 8006c9a:	f100 0410 	add.w	r4, r0, #16
 8006c9e:	f101 0310 	add.w	r3, r1, #16
 8006ca2:	4645      	mov	r5, r8
 8006ca4:	f854 cc10 	ldr.w	ip, [r4, #-16]
 8006ca8:	3d01      	subs	r5, #1
 8006caa:	f854 ec0c 	ldr.w	lr, [r4, #-12]
 8006cae:	f103 0310 	add.w	r3, r3, #16
 8006cb2:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8006cb6:	f104 0410 	add.w	r4, r4, #16
 8006cba:	f854 6c14 	ldr.w	r6, [r4, #-20]
 8006cbe:	f843 cc20 	str.w	ip, [r3, #-32]
 8006cc2:	f843 ec1c 	str.w	lr, [r3, #-28]
 8006cc6:	f843 7c18 	str.w	r7, [r3, #-24]
 8006cca:	f843 6c14 	str.w	r6, [r3, #-20]
 8006cce:	d1e9      	bne.n	8006ca4 <arm_copy_f32+0x14>
 8006cd0:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8006cd4:	4440      	add	r0, r8
 8006cd6:	4441      	add	r1, r8
 8006cd8:	f012 0203 	ands.w	r2, r2, #3
 8006cdc:	d005      	beq.n	8006cea <arm_copy_f32+0x5a>
 8006cde:	f850 3b04 	ldr.w	r3, [r0], #4
 8006ce2:	3a01      	subs	r2, #1
 8006ce4:	f841 3b04 	str.w	r3, [r1], #4
 8006ce8:	d1f9      	bne.n	8006cde <arm_copy_f32+0x4e>
 8006cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cee:	bf00      	nop

08006cf0 <arm_rfft_fast_init_f32>:
 8006cf0:	084b      	lsrs	r3, r1, #1
 8006cf2:	2b80      	cmp	r3, #128	@ 0x80
 8006cf4:	b430      	push	{r4, r5}
 8006cf6:	8201      	strh	r1, [r0, #16]
 8006cf8:	8003      	strh	r3, [r0, #0]
 8006cfa:	d06f      	beq.n	8006ddc <arm_rfft_fast_init_f32+0xec>
 8006cfc:	d916      	bls.n	8006d2c <arm_rfft_fast_init_f32+0x3c>
 8006cfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d02:	d05e      	beq.n	8006dc2 <arm_rfft_fast_init_f32+0xd2>
 8006d04:	d935      	bls.n	8006d72 <arm_rfft_fast_init_f32+0x82>
 8006d06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d0a:	d025      	beq.n	8006d58 <arm_rfft_fast_init_f32+0x68>
 8006d0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d10:	d112      	bne.n	8006d38 <arm_rfft_fast_init_f32+0x48>
 8006d12:	f44f 656e 	mov.w	r5, #3808	@ 0xee0
 8006d16:	4c37      	ldr	r4, [pc, #220]	@ (8006df4 <arm_rfft_fast_init_f32+0x104>)
 8006d18:	4937      	ldr	r1, [pc, #220]	@ (8006df8 <arm_rfft_fast_init_f32+0x108>)
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	4a37      	ldr	r2, [pc, #220]	@ (8006dfc <arm_rfft_fast_init_f32+0x10c>)
 8006d1e:	8185      	strh	r5, [r0, #12]
 8006d20:	6084      	str	r4, [r0, #8]
 8006d22:	6041      	str	r1, [r0, #4]
 8006d24:	6142      	str	r2, [r0, #20]
 8006d26:	b258      	sxtb	r0, r3
 8006d28:	bc30      	pop	{r4, r5}
 8006d2a:	4770      	bx	lr
 8006d2c:	2b20      	cmp	r3, #32
 8006d2e:	d030      	beq.n	8006d92 <arm_rfft_fast_init_f32+0xa2>
 8006d30:	2b40      	cmp	r3, #64	@ 0x40
 8006d32:	d005      	beq.n	8006d40 <arm_rfft_fast_init_f32+0x50>
 8006d34:	2b10      	cmp	r3, #16
 8006d36:	d038      	beq.n	8006daa <arm_rfft_fast_init_f32+0xba>
 8006d38:	23ff      	movs	r3, #255	@ 0xff
 8006d3a:	bc30      	pop	{r4, r5}
 8006d3c:	b258      	sxtb	r0, r3
 8006d3e:	4770      	bx	lr
 8006d40:	2538      	movs	r5, #56	@ 0x38
 8006d42:	4c2f      	ldr	r4, [pc, #188]	@ (8006e00 <arm_rfft_fast_init_f32+0x110>)
 8006d44:	492f      	ldr	r1, [pc, #188]	@ (8006e04 <arm_rfft_fast_init_f32+0x114>)
 8006d46:	2300      	movs	r3, #0
 8006d48:	4a2f      	ldr	r2, [pc, #188]	@ (8006e08 <arm_rfft_fast_init_f32+0x118>)
 8006d4a:	8185      	strh	r5, [r0, #12]
 8006d4c:	6084      	str	r4, [r0, #8]
 8006d4e:	6041      	str	r1, [r0, #4]
 8006d50:	6142      	str	r2, [r0, #20]
 8006d52:	b258      	sxtb	r0, r3
 8006d54:	bc30      	pop	{r4, r5}
 8006d56:	4770      	bx	lr
 8006d58:	f44f 65e1 	mov.w	r5, #1800	@ 0x708
 8006d5c:	4c2b      	ldr	r4, [pc, #172]	@ (8006e0c <arm_rfft_fast_init_f32+0x11c>)
 8006d5e:	492c      	ldr	r1, [pc, #176]	@ (8006e10 <arm_rfft_fast_init_f32+0x120>)
 8006d60:	2300      	movs	r3, #0
 8006d62:	4a2c      	ldr	r2, [pc, #176]	@ (8006e14 <arm_rfft_fast_init_f32+0x124>)
 8006d64:	8185      	strh	r5, [r0, #12]
 8006d66:	6084      	str	r4, [r0, #8]
 8006d68:	6041      	str	r1, [r0, #4]
 8006d6a:	6142      	str	r2, [r0, #20]
 8006d6c:	b258      	sxtb	r0, r3
 8006d6e:	bc30      	pop	{r4, r5}
 8006d70:	4770      	bx	lr
 8006d72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d76:	d1df      	bne.n	8006d38 <arm_rfft_fast_init_f32+0x48>
 8006d78:	f44f 75dc 	mov.w	r5, #440	@ 0x1b8
 8006d7c:	4c26      	ldr	r4, [pc, #152]	@ (8006e18 <arm_rfft_fast_init_f32+0x128>)
 8006d7e:	4927      	ldr	r1, [pc, #156]	@ (8006e1c <arm_rfft_fast_init_f32+0x12c>)
 8006d80:	2300      	movs	r3, #0
 8006d82:	4a27      	ldr	r2, [pc, #156]	@ (8006e20 <arm_rfft_fast_init_f32+0x130>)
 8006d84:	8185      	strh	r5, [r0, #12]
 8006d86:	6084      	str	r4, [r0, #8]
 8006d88:	6041      	str	r1, [r0, #4]
 8006d8a:	6142      	str	r2, [r0, #20]
 8006d8c:	b258      	sxtb	r0, r3
 8006d8e:	bc30      	pop	{r4, r5}
 8006d90:	4770      	bx	lr
 8006d92:	2530      	movs	r5, #48	@ 0x30
 8006d94:	4c23      	ldr	r4, [pc, #140]	@ (8006e24 <arm_rfft_fast_init_f32+0x134>)
 8006d96:	4924      	ldr	r1, [pc, #144]	@ (8006e28 <arm_rfft_fast_init_f32+0x138>)
 8006d98:	2300      	movs	r3, #0
 8006d9a:	4a24      	ldr	r2, [pc, #144]	@ (8006e2c <arm_rfft_fast_init_f32+0x13c>)
 8006d9c:	8185      	strh	r5, [r0, #12]
 8006d9e:	6084      	str	r4, [r0, #8]
 8006da0:	6041      	str	r1, [r0, #4]
 8006da2:	6142      	str	r2, [r0, #20]
 8006da4:	b258      	sxtb	r0, r3
 8006da6:	bc30      	pop	{r4, r5}
 8006da8:	4770      	bx	lr
 8006daa:	2514      	movs	r5, #20
 8006dac:	4c20      	ldr	r4, [pc, #128]	@ (8006e30 <arm_rfft_fast_init_f32+0x140>)
 8006dae:	4921      	ldr	r1, [pc, #132]	@ (8006e34 <arm_rfft_fast_init_f32+0x144>)
 8006db0:	2300      	movs	r3, #0
 8006db2:	4a21      	ldr	r2, [pc, #132]	@ (8006e38 <arm_rfft_fast_init_f32+0x148>)
 8006db4:	8185      	strh	r5, [r0, #12]
 8006db6:	6084      	str	r4, [r0, #8]
 8006db8:	6041      	str	r1, [r0, #4]
 8006dba:	6142      	str	r2, [r0, #20]
 8006dbc:	b258      	sxtb	r0, r3
 8006dbe:	bc30      	pop	{r4, r5}
 8006dc0:	4770      	bx	lr
 8006dc2:	f44f 75e0 	mov.w	r5, #448	@ 0x1c0
 8006dc6:	4c1d      	ldr	r4, [pc, #116]	@ (8006e3c <arm_rfft_fast_init_f32+0x14c>)
 8006dc8:	491d      	ldr	r1, [pc, #116]	@ (8006e40 <arm_rfft_fast_init_f32+0x150>)
 8006dca:	2300      	movs	r3, #0
 8006dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8006e44 <arm_rfft_fast_init_f32+0x154>)
 8006dce:	8185      	strh	r5, [r0, #12]
 8006dd0:	6084      	str	r4, [r0, #8]
 8006dd2:	6041      	str	r1, [r0, #4]
 8006dd4:	6142      	str	r2, [r0, #20]
 8006dd6:	b258      	sxtb	r0, r3
 8006dd8:	bc30      	pop	{r4, r5}
 8006dda:	4770      	bx	lr
 8006ddc:	25d0      	movs	r5, #208	@ 0xd0
 8006dde:	4c1a      	ldr	r4, [pc, #104]	@ (8006e48 <arm_rfft_fast_init_f32+0x158>)
 8006de0:	491a      	ldr	r1, [pc, #104]	@ (8006e4c <arm_rfft_fast_init_f32+0x15c>)
 8006de2:	2300      	movs	r3, #0
 8006de4:	4a1a      	ldr	r2, [pc, #104]	@ (8006e50 <arm_rfft_fast_init_f32+0x160>)
 8006de6:	8185      	strh	r5, [r0, #12]
 8006de8:	6084      	str	r4, [r0, #8]
 8006dea:	6041      	str	r1, [r0, #4]
 8006dec:	6142      	str	r2, [r0, #20]
 8006dee:	b258      	sxtb	r0, r3
 8006df0:	bc30      	pop	{r4, r5}
 8006df2:	4770      	bx	lr
 8006df4:	0807c360 	.word	0x0807c360
 8006df8:	0806d558 	.word	0x0806d558
 8006dfc:	080736c8 	.word	0x080736c8
 8006e00:	08071658 	.word	0x08071658
 8006e04:	0807e120 	.word	0x0807e120
 8006e08:	08080610 	.word	0x08080610
 8006e0c:	0807a048 	.word	0x0807a048
 8006e10:	08077f48 	.word	0x08077f48
 8006e14:	080716c8 	.word	0x080716c8
 8006e18:	080802a0 	.word	0x080802a0
 8006e1c:	080776c8 	.word	0x080776c8
 8006e20:	0807e320 	.word	0x0807e320
 8006e24:	0807af00 	.word	0x0807af00
 8006e28:	08079f48 	.word	0x08079f48
 8006e2c:	08071558 	.word	0x08071558
 8006e30:	0807ae58 	.word	0x0807ae58
 8006e34:	08077ec8 	.word	0x08077ec8
 8006e38:	0807ae80 	.word	0x0807ae80
 8006e3c:	0807eb20 	.word	0x0807eb20
 8006e40:	0807b360 	.word	0x0807b360
 8006e44:	0807eea0 	.word	0x0807eea0
 8006e48:	08080810 	.word	0x08080810
 8006e4c:	0807af60 	.word	0x0807af60
 8006e50:	0807fea0 	.word	0x0807fea0

08006e54 <arm_rfft_fast_f32>:
 8006e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e58:	8a05      	ldrh	r5, [r0, #16]
 8006e5a:	4606      	mov	r6, r0
 8006e5c:	4690      	mov	r8, r2
 8006e5e:	460c      	mov	r4, r1
 8006e60:	086d      	lsrs	r5, r5, #1
 8006e62:	8005      	strh	r5, [r0, #0]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d15e      	bne.n	8006f26 <arm_rfft_fast_f32+0xd2>
 8006e68:	461a      	mov	r2, r3
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	f000 fbe0 	bl	8007630 <arm_cfft_f32>
 8006e70:	edd4 7a00 	vldr	s15, [r4]
 8006e74:	ed94 7a01 	vldr	s14, [r4, #4]
 8006e78:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8006e7c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006e80:	8837      	ldrh	r7, [r6, #0]
 8006e82:	ee37 7a07 	vadd.f32	s14, s14, s14
 8006e86:	6975      	ldr	r5, [r6, #20]
 8006e88:	3f01      	subs	r7, #1
 8006e8a:	eef0 3a46 	vmov.f32	s7, s12
 8006e8e:	3510      	adds	r5, #16
 8006e90:	f108 0610 	add.w	r6, r8, #16
 8006e94:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006e98:	eb04 00c7 	add.w	r0, r4, r7, lsl #3
 8006e9c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006ea0:	f104 0310 	add.w	r3, r4, #16
 8006ea4:	3808      	subs	r0, #8
 8006ea6:	ee26 7a86 	vmul.f32	s14, s13, s12
 8006eaa:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006eae:	ed88 7a00 	vstr	s14, [r8]
 8006eb2:	edc8 7a01 	vstr	s15, [r8, #4]
 8006eb6:	edd0 6a02 	vldr	s13, [r0, #8]
 8006eba:	3f01      	subs	r7, #1
 8006ebc:	ed13 5a02 	vldr	s10, [r3, #-8]
 8006ec0:	f1a0 0008 	sub.w	r0, r0, #8
 8006ec4:	ed13 7a01 	vldr	s14, [r3, #-4]
 8006ec8:	f105 0508 	add.w	r5, r5, #8
 8006ecc:	ee76 7ac5 	vsub.f32	s15, s13, s10
 8006ed0:	ed15 6a04 	vldr	s12, [r5, #-16]
 8006ed4:	edd0 5a05 	vldr	s11, [r0, #20]
 8006ed8:	ee36 5a85 	vadd.f32	s10, s13, s10
 8006edc:	ed55 6a03 	vldr	s13, [r5, #-12]
 8006ee0:	f103 0308 	add.w	r3, r3, #8
 8006ee4:	ee35 4a87 	vadd.f32	s8, s11, s14
 8006ee8:	f106 0608 	add.w	r6, r6, #8
 8006eec:	ee66 4a27 	vmul.f32	s9, s12, s15
 8006ef0:	ee77 5a65 	vsub.f32	s11, s14, s11
 8006ef4:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8006ef8:	ee34 5a85 	vadd.f32	s10, s9, s10
 8006efc:	ee26 6a04 	vmul.f32	s12, s12, s8
 8006f00:	ee66 6a84 	vmul.f32	s13, s13, s8
 8006f04:	ee77 7a25 	vadd.f32	s15, s14, s11
 8006f08:	ee76 6a85 	vadd.f32	s13, s13, s10
 8006f0c:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006f10:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8006f14:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006f18:	ed46 6a04 	vstr	s13, [r6, #-16]
 8006f1c:	ed46 7a03 	vstr	s15, [r6, #-12]
 8006f20:	d1c9      	bne.n	8006eb6 <arm_rfft_fast_f32+0x62>
 8006f22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f26:	edd1 7a00 	vldr	s15, [r1]
 8006f2a:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8006f2e:	edd1 6a01 	vldr	s13, [r1, #4]
 8006f32:	1e68      	subs	r0, r5, #1
 8006f34:	6975      	ldr	r5, [r6, #20]
 8006f36:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8006f3a:	00c1      	lsls	r1, r0, #3
 8006f3c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006f40:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006f44:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006f48:	ed82 7a00 	vstr	s14, [r2]
 8006f4c:	edc2 7a01 	vstr	s15, [r2, #4]
 8006f50:	b3e0      	cbz	r0, 8006fcc <arm_rfft_fast_f32+0x178>
 8006f52:	3908      	subs	r1, #8
 8006f54:	f104 0210 	add.w	r2, r4, #16
 8006f58:	3510      	adds	r5, #16
 8006f5a:	440c      	add	r4, r1
 8006f5c:	f108 0110 	add.w	r1, r8, #16
 8006f60:	ed94 7a02 	vldr	s14, [r4, #8]
 8006f64:	3801      	subs	r0, #1
 8006f66:	ed52 6a02 	vldr	s13, [r2, #-8]
 8006f6a:	f1a4 0408 	sub.w	r4, r4, #8
 8006f6e:	ed15 6a02 	vldr	s12, [r5, #-8]
 8006f72:	f102 0208 	add.w	r2, r2, #8
 8006f76:	ee76 7ac7 	vsub.f32	s15, s13, s14
 8006f7a:	ed94 4a05 	vldr	s8, [r4, #20]
 8006f7e:	ed12 5a03 	vldr	s10, [r2, #-12]
 8006f82:	ee77 6a26 	vadd.f32	s13, s14, s13
 8006f86:	ed55 5a01 	vldr	s11, [r5, #-4]
 8006f8a:	f101 0108 	add.w	r1, r1, #8
 8006f8e:	ee26 3a27 	vmul.f32	s6, s12, s15
 8006f92:	f105 0508 	add.w	r5, r5, #8
 8006f96:	ee74 4a05 	vadd.f32	s9, s8, s10
 8006f9a:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8006f9e:	ee35 5a44 	vsub.f32	s10, s10, s8
 8006fa2:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8006fa6:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006faa:	ee77 7a05 	vadd.f32	s15, s14, s10
 8006fae:	ee65 5aa4 	vmul.f32	s11, s11, s9
 8006fb2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006fb6:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8006fba:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8006fbe:	ee27 7a23 	vmul.f32	s14, s14, s7
 8006fc2:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006fc6:	ed01 7a04 	vstr	s14, [r1, #-16]
 8006fca:	d1c9      	bne.n	8006f60 <arm_rfft_fast_f32+0x10c>
 8006fcc:	4630      	mov	r0, r6
 8006fce:	4641      	mov	r1, r8
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fd8:	f000 bb2a 	b.w	8007630 <arm_cfft_f32>

08006fdc <arm_cfft_radix8by2_f32>:
 8006fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fe0:	ed2d 8b06 	vpush	{d8-d10}
 8006fe4:	f8b0 e000 	ldrh.w	lr, [r0]
 8006fe8:	4607      	mov	r7, r0
 8006fea:	6842      	ldr	r2, [r0, #4]
 8006fec:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 8006ff0:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 8006ff4:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8006ff8:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8006ffc:	f000 80af 	beq.w	800715e <arm_cfft_radix8by2_f32+0x182>
 8007000:	3310      	adds	r3, #16
 8007002:	3210      	adds	r2, #16
 8007004:	f101 0610 	add.w	r6, r1, #16
 8007008:	f108 0510 	add.w	r5, r8, #16
 800700c:	18cc      	adds	r4, r1, r3
 800700e:	4443      	add	r3, r8
 8007010:	ed55 6a04 	vldr	s13, [r5, #-16]
 8007014:	f1be 0e01 	subs.w	lr, lr, #1
 8007018:	ed56 4a04 	vldr	s9, [r6, #-16]
 800701c:	f104 0410 	add.w	r4, r4, #16
 8007020:	ed55 7a02 	vldr	s15, [r5, #-8]
 8007024:	f106 0610 	add.w	r6, r6, #16
 8007028:	ee74 9aa6 	vadd.f32	s19, s9, s13
 800702c:	ed53 0a04 	vldr	s1, [r3, #-16]
 8007030:	ed13 5a03 	vldr	s10, [r3, #-12]
 8007034:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8007038:	ed13 3a02 	vldr	s6, [r3, #-8]
 800703c:	f102 0210 	add.w	r2, r2, #16
 8007040:	ed15 7a03 	vldr	s14, [r5, #-12]
 8007044:	f103 0310 	add.w	r3, r3, #16
 8007048:	ed55 2a01 	vldr	s5, [r5, #-4]
 800704c:	f105 0510 	add.w	r5, r5, #16
 8007050:	ed54 3a06 	vldr	s7, [r4, #-24]	@ 0xffffffe8
 8007054:	ed14 4a05 	vldr	s8, [r4, #-20]	@ 0xffffffec
 8007058:	ed13 6a05 	vldr	s12, [r3, #-20]	@ 0xffffffec
 800705c:	ee33 8a83 	vadd.f32	s16, s7, s6
 8007060:	ed56 6a07 	vldr	s13, [r6, #-28]	@ 0xffffffe4
 8007064:	ed16 2a05 	vldr	s4, [r6, #-20]	@ 0xffffffec
 8007068:	ee34 0a06 	vadd.f32	s0, s8, s12
 800706c:	ed54 5a08 	vldr	s11, [r4, #-32]	@ 0xffffffe0
 8007070:	ee76 aa87 	vadd.f32	s21, s13, s14
 8007074:	ed14 1a07 	vldr	s2, [r4, #-28]	@ 0xffffffe4
 8007078:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800707c:	ed56 1a06 	vldr	s3, [r6, #-24]	@ 0xffffffe8
 8007080:	ee35 9aa0 	vadd.f32	s18, s11, s1
 8007084:	ed46 9a08 	vstr	s19, [r6, #-32]	@ 0xffffffe0
 8007088:	ee71 8a05 	vadd.f32	s17, s2, s10
 800708c:	ee31 aaa7 	vadd.f32	s20, s3, s15
 8007090:	ed46 aa07 	vstr	s21, [r6, #-28]	@ 0xffffffe4
 8007094:	ee72 9a22 	vadd.f32	s19, s4, s5
 8007098:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800709c:	ee35 5a41 	vsub.f32	s10, s10, s2
 80070a0:	ed06 aa06 	vstr	s20, [r6, #-24]	@ 0xffffffe8
 80070a4:	ed46 9a05 	vstr	s19, [r6, #-20]	@ 0xffffffec
 80070a8:	ee36 6a44 	vsub.f32	s12, s12, s8
 80070ac:	ed04 9a08 	vstr	s18, [r4, #-32]	@ 0xffffffe0
 80070b0:	ee71 1ae7 	vsub.f32	s3, s3, s15
 80070b4:	ed44 8a07 	vstr	s17, [r4, #-28]	@ 0xffffffe4
 80070b8:	ee72 7a62 	vsub.f32	s15, s4, s5
 80070bc:	ed04 8a06 	vstr	s16, [r4, #-24]	@ 0xffffffe8
 80070c0:	ee73 2a63 	vsub.f32	s5, s6, s7
 80070c4:	ed04 0a05 	vstr	s0, [r4, #-20]	@ 0xffffffec
 80070c8:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 80070cc:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 80070d0:	ee24 3a84 	vmul.f32	s6, s9, s8
 80070d4:	ee27 2a26 	vmul.f32	s4, s14, s13
 80070d8:	ee64 4aa6 	vmul.f32	s9, s9, s13
 80070dc:	ee65 3aa6 	vmul.f32	s7, s11, s13
 80070e0:	ee27 7a04 	vmul.f32	s14, s14, s8
 80070e4:	ee65 5a84 	vmul.f32	s11, s11, s8
 80070e8:	ee65 6a26 	vmul.f32	s13, s10, s13
 80070ec:	ee25 5a04 	vmul.f32	s10, s10, s8
 80070f0:	ee37 7a64 	vsub.f32	s14, s14, s9
 80070f4:	ee76 6aa5 	vadd.f32	s13, s13, s11
 80070f8:	ee33 4a02 	vadd.f32	s8, s6, s4
 80070fc:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8007100:	ed05 7a07 	vstr	s14, [r5, #-28]	@ 0xffffffe4
 8007104:	ed05 4a08 	vstr	s8, [r5, #-32]	@ 0xffffffe0
 8007108:	ed03 5a08 	vstr	s10, [r3, #-32]	@ 0xffffffe0
 800710c:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 8007110:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 8007114:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8007118:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800711c:	ee27 4a87 	vmul.f32	s8, s15, s14
 8007120:	ee61 5a87 	vmul.f32	s11, s3, s14
 8007124:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007128:	ee22 5a87 	vmul.f32	s10, s5, s14
 800712c:	ee26 7a07 	vmul.f32	s14, s12, s14
 8007130:	ee26 6a26 	vmul.f32	s12, s12, s13
 8007134:	ee62 6aa6 	vmul.f32	s13, s5, s13
 8007138:	ee74 4a84 	vadd.f32	s9, s9, s8
 800713c:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8007140:	ee35 6a46 	vsub.f32	s12, s10, s12
 8007144:	ee37 7a26 	vadd.f32	s14, s14, s13
 8007148:	ed45 4a06 	vstr	s9, [r5, #-24]	@ 0xffffffe8
 800714c:	ed45 7a05 	vstr	s15, [r5, #-20]	@ 0xffffffec
 8007150:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 8007154:	ed03 7a05 	vstr	s14, [r3, #-20]	@ 0xffffffec
 8007158:	f47f af5a 	bne.w	8007010 <arm_cfft_radix8by2_f32+0x34>
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	fa1f f48c 	uxth.w	r4, ip
 8007162:	4608      	mov	r0, r1
 8007164:	2302      	movs	r3, #2
 8007166:	4621      	mov	r1, r4
 8007168:	f000 fcac 	bl	8007ac4 <arm_radix8_butterfly_f32>
 800716c:	4640      	mov	r0, r8
 800716e:	4621      	mov	r1, r4
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	2302      	movs	r3, #2
 8007174:	ecbd 8b06 	vpop	{d8-d10}
 8007178:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800717c:	f000 bca2 	b.w	8007ac4 <arm_radix8_butterfly_f32>

08007180 <arm_cfft_radix8by4_f32>:
 8007180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007184:	ed2d 8b06 	vpush	{d8-d10}
 8007188:	8804      	ldrh	r4, [r0, #0]
 800718a:	b08f      	sub	sp, #60	@ 0x3c
 800718c:	ed91 6a00 	vldr	s12, [r1]
 8007190:	460a      	mov	r2, r1
 8007192:	0864      	lsrs	r4, r4, #1
 8007194:	ed91 7a01 	vldr	s14, [r1, #4]
 8007198:	9101      	str	r1, [sp, #4]
 800719a:	00a3      	lsls	r3, r4, #2
 800719c:	9104      	str	r1, [sp, #16]
 800719e:	0864      	lsrs	r4, r4, #1
 80071a0:	6841      	ldr	r1, [r0, #4]
 80071a2:	900c      	str	r0, [sp, #48]	@ 0x30
 80071a4:	4625      	mov	r5, r4
 80071a6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80071a8:	f101 0408 	add.w	r4, r1, #8
 80071ac:	f101 0610 	add.w	r6, r1, #16
 80071b0:	9406      	str	r4, [sp, #24]
 80071b2:	18d4      	adds	r4, r2, r3
 80071b4:	1eaa      	subs	r2, r5, #2
 80071b6:	f101 0518 	add.w	r5, r1, #24
 80071ba:	18e0      	adds	r0, r4, r3
 80071bc:	ed94 4a00 	vldr	s8, [r4]
 80071c0:	edd4 3a01 	vldr	s7, [r4, #4]
 80071c4:	46a6      	mov	lr, r4
 80071c6:	edd0 6a00 	vldr	s13, [r0]
 80071ca:	18c7      	adds	r7, r0, r3
 80071cc:	edd0 7a01 	vldr	s15, [r0, #4]
 80071d0:	46a0      	mov	r8, r4
 80071d2:	ee76 5a26 	vadd.f32	s11, s12, s13
 80071d6:	edd7 4a00 	vldr	s9, [r7]
 80071da:	9402      	str	r4, [sp, #8]
 80071dc:	4604      	mov	r4, r0
 80071de:	9507      	str	r5, [sp, #28]
 80071e0:	4605      	mov	r5, r0
 80071e2:	ee75 2a84 	vadd.f32	s5, s11, s8
 80071e6:	900a      	str	r0, [sp, #40]	@ 0x28
 80071e8:	9801      	ldr	r0, [sp, #4]
 80071ea:	ee76 6a66 	vsub.f32	s13, s12, s13
 80071ee:	ee37 6a27 	vadd.f32	s12, s14, s15
 80071f2:	ed97 5a01 	vldr	s10, [r7, #4]
 80071f6:	ee74 2aa2 	vadd.f32	s5, s9, s5
 80071fa:	46bc      	mov	ip, r7
 80071fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007200:	9605      	str	r6, [sp, #20]
 8007202:	ee36 7a63 	vsub.f32	s14, s12, s7
 8007206:	9703      	str	r7, [sp, #12]
 8007208:	ee12 9a90 	vmov	r9, s5
 800720c:	ee33 3aa6 	vadd.f32	s6, s7, s13
 8007210:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8007214:	1f3e      	subs	r6, r7, #4
 8007216:	f840 9b08 	str.w	r9, [r0], #8
 800721a:	ee76 6ae3 	vsub.f32	s13, s13, s7
 800721e:	edde 2a01 	vldr	s5, [lr, #4]
 8007222:	ee77 3ac4 	vsub.f32	s7, s15, s8
 8007226:	ee77 7a84 	vadd.f32	s15, s15, s8
 800722a:	ed9c 4a01 	vldr	s8, [ip, #4]
 800722e:	ee36 6a22 	vadd.f32	s12, s12, s5
 8007232:	9001      	str	r0, [sp, #4]
 8007234:	ee37 7a45 	vsub.f32	s14, s14, s10
 8007238:	9804      	ldr	r0, [sp, #16]
 800723a:	ee75 6a26 	vadd.f32	s13, s10, s13
 800723e:	f1ae 0704 	sub.w	r7, lr, #4
 8007242:	ee36 6a04 	vadd.f32	s12, s12, s8
 8007246:	ee33 4a45 	vsub.f32	s8, s6, s10
 800724a:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800724e:	ee33 5aa4 	vadd.f32	s10, s7, s9
 8007252:	ed80 6a01 	vstr	s12, [r0, #4]
 8007256:	ee14 9a10 	vmov	r9, s8
 800725a:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800725e:	f848 9b08 	str.w	r9, [r8], #8
 8007262:	ed8e 5a01 	vstr	s10, [lr, #4]
 8007266:	ee15 ea90 	vmov	lr, s11
 800726a:	f844 eb08 	str.w	lr, [r4], #8
 800726e:	ee16 ea90 	vmov	lr, s13
 8007272:	9408      	str	r4, [sp, #32]
 8007274:	462c      	mov	r4, r5
 8007276:	ed85 7a01 	vstr	s14, [r5, #4]
 800727a:	9d03      	ldr	r5, [sp, #12]
 800727c:	f84c eb08 	str.w	lr, [ip], #8
 8007280:	edc5 7a01 	vstr	s15, [r5, #4]
 8007284:	0855      	lsrs	r5, r2, #1
 8007286:	9509      	str	r5, [sp, #36]	@ 0x24
 8007288:	f000 8130 	beq.w	80074ec <arm_cfft_radix8by4_f32+0x36c>
 800728c:	9804      	ldr	r0, [sp, #16]
 800728e:	3b08      	subs	r3, #8
 8007290:	46ab      	mov	fp, r5
 8007292:	f1a4 020c 	sub.w	r2, r4, #12
 8007296:	f100 0510 	add.w	r5, r0, #16
 800729a:	f101 0920 	add.w	r9, r1, #32
 800729e:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 80072a2:	f8dd a014 	ldr.w	sl, [sp, #20]
 80072a6:	4433      	add	r3, r6
 80072a8:	3410      	adds	r4, #16
 80072aa:	4660      	mov	r0, ip
 80072ac:	4641      	mov	r1, r8
 80072ae:	f8cd c034 	str.w	ip, [sp, #52]	@ 0x34
 80072b2:	ed54 6a02 	vldr	s13, [r4, #-8]
 80072b6:	f1bb 0b01 	subs.w	fp, fp, #1
 80072ba:	ed55 5a02 	vldr	s11, [r5, #-8]
 80072be:	f10a 0a08 	add.w	sl, sl, #8
 80072c2:	edd1 7a00 	vldr	s15, [r1]
 80072c6:	f105 0508 	add.w	r5, r5, #8
 80072ca:	ee75 3aa6 	vadd.f32	s7, s11, s13
 80072ce:	edd0 2a00 	vldr	s5, [r0]
 80072d2:	ed14 7a01 	vldr	s14, [r4, #-4]
 80072d6:	ee75 5ae6 	vsub.f32	s11, s11, s13
 80072da:	ed55 6a03 	vldr	s13, [r5, #-12]
 80072de:	f1a2 0208 	sub.w	r2, r2, #8
 80072e2:	ee73 4aa7 	vadd.f32	s9, s7, s15
 80072e6:	ed90 2a01 	vldr	s4, [r0, #4]
 80072ea:	ee36 5a87 	vadd.f32	s10, s13, s14
 80072ee:	ed91 6a01 	vldr	s12, [r1, #4]
 80072f2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80072f6:	f109 0910 	add.w	r9, r9, #16
 80072fa:	ee72 6aa4 	vadd.f32	s13, s5, s9
 80072fe:	f104 0408 	add.w	r4, r4, #8
 8007302:	ee73 3ae7 	vsub.f32	s7, s7, s15
 8007306:	f10e 0e18 	add.w	lr, lr, #24
 800730a:	ee37 3a67 	vsub.f32	s6, s14, s15
 800730e:	f1a3 0308 	sub.w	r3, r3, #8
 8007312:	ed45 6a04 	vstr	s13, [r5, #-16]
 8007316:	ee37 7a27 	vadd.f32	s14, s14, s15
 800731a:	edd1 6a01 	vldr	s13, [r1, #4]
 800731e:	ee76 1a25 	vadd.f32	s3, s12, s11
 8007322:	edd0 4a01 	vldr	s9, [r0, #4]
 8007326:	ee33 3a22 	vadd.f32	s6, s6, s5
 800732a:	ee75 6a26 	vadd.f32	s13, s10, s13
 800732e:	ee35 5a46 	vsub.f32	s10, s10, s12
 8007332:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8007336:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800733a:	ee71 1ac2 	vsub.f32	s3, s3, s4
 800733e:	ee35 5a42 	vsub.f32	s10, s10, s4
 8007342:	ed45 6a03 	vstr	s13, [r5, #-12]
 8007346:	ee32 2a06 	vadd.f32	s4, s4, s12
 800734a:	edd6 7a00 	vldr	s15, [r6]
 800734e:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8007352:	ed97 1a00 	vldr	s2, [r7]
 8007356:	ee77 2a62 	vsub.f32	s5, s14, s5
 800735a:	ed92 8a04 	vldr	s16, [r2, #16]
 800735e:	ee71 8a27 	vadd.f32	s17, s2, s15
 8007362:	ed93 aa04 	vldr	s20, [r3, #16]
 8007366:	ed16 7a01 	vldr	s14, [r6, #-4]
 800736a:	ee71 7a67 	vsub.f32	s15, s2, s15
 800736e:	ed57 0a01 	vldr	s1, [r7, #-4]
 8007372:	ee38 1a4a 	vsub.f32	s2, s16, s20
 8007376:	ee38 6a88 	vadd.f32	s12, s17, s16
 800737a:	edd3 9a03 	vldr	s19, [r3, #12]
 800737e:	ee30 0a87 	vadd.f32	s0, s1, s14
 8007382:	ed92 9a03 	vldr	s18, [r2, #12]
 8007386:	ee78 5ac8 	vsub.f32	s11, s17, s16
 800738a:	ee3a 6a06 	vadd.f32	s12, s20, s12
 800738e:	ee30 7ac7 	vsub.f32	s14, s1, s14
 8007392:	ee37 4ac9 	vsub.f32	s8, s15, s18
 8007396:	ee16 ca10 	vmov	ip, s12
 800739a:	ee30 6a49 	vsub.f32	s12, s0, s18
 800739e:	ee71 4a07 	vadd.f32	s9, s2, s14
 80073a2:	f847 c908 	str.w	ip, [r7], #-8
 80073a6:	ee34 4a29 	vadd.f32	s8, s8, s19
 80073aa:	edd2 8a03 	vldr	s17, [r2, #12]
 80073ae:	ee39 9ac9 	vsub.f32	s18, s19, s18
 80073b2:	ed93 8a03 	vldr	s16, [r3, #12]
 80073b6:	ee71 0a47 	vsub.f32	s1, s2, s14
 80073ba:	ee30 0a28 	vadd.f32	s0, s0, s17
 80073be:	ee39 1a67 	vsub.f32	s2, s18, s15
 80073c2:	ee36 6a69 	vsub.f32	s12, s12, s19
 80073c6:	ee30 0a08 	vadd.f32	s0, s0, s16
 80073ca:	ee75 5aca 	vsub.f32	s11, s11, s20
 80073ce:	ed87 0a01 	vstr	s0, [r7, #4]
 80073d2:	ed1a 0a04 	vldr	s0, [sl, #-16]
 80073d6:	ed5a 6a03 	vldr	s13, [sl, #-12]
 80073da:	ee21 8a80 	vmul.f32	s16, s3, s0
 80073de:	ee23 7a26 	vmul.f32	s14, s6, s13
 80073e2:	ee64 7a26 	vmul.f32	s15, s8, s13
 80073e6:	ee61 1aa6 	vmul.f32	s3, s3, s13
 80073ea:	ee24 4a00 	vmul.f32	s8, s8, s0
 80073ee:	ee23 3a00 	vmul.f32	s6, s6, s0
 80073f2:	ee64 6aa6 	vmul.f32	s13, s9, s13
 80073f6:	ee24 0a80 	vmul.f32	s0, s9, s0
 80073fa:	ee38 7a07 	vadd.f32	s14, s16, s14
 80073fe:	ee76 6a84 	vadd.f32	s13, s13, s8
 8007402:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007406:	ee33 3a61 	vsub.f32	s6, s6, s3
 800740a:	ee17 ca10 	vmov	ip, s14
 800740e:	f841 cb08 	str.w	ip, [r1], #8
 8007412:	ed01 3a01 	vstr	s6, [r1, #-4]
 8007416:	ed82 0a04 	vstr	s0, [r2, #16]
 800741a:	edc2 6a03 	vstr	s13, [r2, #12]
 800741e:	ed59 6a08 	vldr	s13, [r9, #-32]	@ 0xffffffe0
 8007422:	ed59 7a07 	vldr	s15, [r9, #-28]	@ 0xffffffe4
 8007426:	ee25 7ae6 	vnmul.f32	s14, s11, s13
 800742a:	ee23 4aa6 	vmul.f32	s8, s7, s13
 800742e:	ee65 4a27 	vmul.f32	s9, s10, s15
 8007432:	ee65 5aa7 	vmul.f32	s11, s11, s15
 8007436:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800743a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800743e:	ee25 5a26 	vmul.f32	s10, s10, s13
 8007442:	ee66 6a26 	vmul.f32	s13, s12, s13
 8007446:	ee77 7a67 	vsub.f32	s15, s14, s15
 800744a:	ee34 6a24 	vadd.f32	s12, s8, s9
 800744e:	ee75 6ae6 	vsub.f32	s13, s11, s13
 8007452:	ee35 5a63 	vsub.f32	s10, s10, s7
 8007456:	ee17 ca90 	vmov	ip, s15
 800745a:	ed04 6a04 	vstr	s12, [r4, #-16]
 800745e:	ed04 5a03 	vstr	s10, [r4, #-12]
 8007462:	f846 c908 	str.w	ip, [r6], #-8
 8007466:	edc6 6a01 	vstr	s13, [r6, #4]
 800746a:	ed5e 7a0c 	vldr	s15, [lr, #-48]	@ 0xffffffd0
 800746e:	ed1e 7a0b 	vldr	s14, [lr, #-44]	@ 0xffffffd4
 8007472:	ee62 5a27 	vmul.f32	s11, s4, s15
 8007476:	ee22 6a87 	vmul.f32	s12, s5, s14
 800747a:	ee22 2a07 	vmul.f32	s4, s4, s14
 800747e:	ee62 2aa7 	vmul.f32	s5, s5, s15
 8007482:	ee61 6a07 	vmul.f32	s13, s2, s14
 8007486:	ee20 7a87 	vmul.f32	s14, s1, s14
 800748a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800748e:	ee61 7a27 	vmul.f32	s15, s2, s15
 8007492:	ee35 6a86 	vadd.f32	s12, s11, s12
 8007496:	ee72 2ac2 	vsub.f32	s5, s5, s4
 800749a:	ee76 0ae0 	vsub.f32	s1, s13, s1
 800749e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80074a2:	ee16 ca10 	vmov	ip, s12
 80074a6:	f840 cb08 	str.w	ip, [r0], #8
 80074aa:	ed40 2a01 	vstr	s5, [r0, #-4]
 80074ae:	edc3 0a04 	vstr	s1, [r3, #16]
 80074b2:	edc3 7a03 	vstr	s15, [r3, #12]
 80074b6:	f47f aefc 	bne.w	80072b2 <arm_cfft_radix8by4_f32+0x132>
 80074ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80074bc:	9805      	ldr	r0, [sp, #20]
 80074be:	00cb      	lsls	r3, r1, #3
 80074c0:	f8dd c034 	ldr.w	ip, [sp, #52]	@ 0x34
 80074c4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80074c8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80074cc:	4498      	add	r8, r3
 80074ce:	449c      	add	ip, r3
 80074d0:	9105      	str	r1, [sp, #20]
 80074d2:	9901      	ldr	r1, [sp, #4]
 80074d4:	4419      	add	r1, r3
 80074d6:	9101      	str	r1, [sp, #4]
 80074d8:	9906      	ldr	r1, [sp, #24]
 80074da:	4419      	add	r1, r3
 80074dc:	9106      	str	r1, [sp, #24]
 80074de:	9908      	ldr	r1, [sp, #32]
 80074e0:	4419      	add	r1, r3
 80074e2:	9b07      	ldr	r3, [sp, #28]
 80074e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074e8:	9108      	str	r1, [sp, #32]
 80074ea:	9307      	str	r3, [sp, #28]
 80074ec:	9a01      	ldr	r2, [sp, #4]
 80074ee:	2304      	movs	r3, #4
 80074f0:	9e08      	ldr	r6, [sp, #32]
 80074f2:	edd2 6a00 	vldr	s13, [r2]
 80074f6:	ed96 4a00 	vldr	s8, [r6]
 80074fa:	edd8 7a00 	vldr	s15, [r8]
 80074fe:	ee36 6a84 	vadd.f32	s12, s13, s8
 8007502:	eddc 2a00 	vldr	s5, [ip]
 8007506:	ed96 7a01 	vldr	s14, [r6, #4]
 800750a:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800750e:	edd2 6a01 	vldr	s13, [r2, #4]
 8007512:	ee76 4a27 	vadd.f32	s9, s12, s15
 8007516:	ed98 2a01 	vldr	s4, [r8, #4]
 800751a:	ee76 5a87 	vadd.f32	s11, s13, s14
 800751e:	ed9c 5a01 	vldr	s10, [ip, #4]
 8007522:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8007526:	9d05      	ldr	r5, [sp, #20]
 8007528:	ee72 6aa4 	vadd.f32	s13, s5, s9
 800752c:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8007530:	ee72 3a04 	vadd.f32	s7, s4, s8
 8007534:	9804      	ldr	r0, [sp, #16]
 8007536:	ee77 4a67 	vsub.f32	s9, s14, s15
 800753a:	4621      	mov	r1, r4
 800753c:	edc2 6a00 	vstr	s13, [r2]
 8007540:	ee76 6a67 	vsub.f32	s13, s12, s15
 8007544:	ed98 3a01 	vldr	s6, [r8, #4]
 8007548:	ee35 6ac2 	vsub.f32	s12, s11, s4
 800754c:	eddc 1a01 	vldr	s3, [ip, #4]
 8007550:	ee74 4aa2 	vadd.f32	s9, s9, s5
 8007554:	ee35 3a83 	vadd.f32	s6, s11, s6
 8007558:	ee34 4a42 	vsub.f32	s8, s8, s4
 800755c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8007560:	ee73 5a21 	vadd.f32	s11, s6, s3
 8007564:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007568:	ee36 6a45 	vsub.f32	s12, s12, s10
 800756c:	edc2 5a01 	vstr	s11, [r2, #4]
 8007570:	ee35 5a04 	vadd.f32	s10, s10, s8
 8007574:	9a06      	ldr	r2, [sp, #24]
 8007576:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800757a:	edd2 7a00 	vldr	s15, [r2]
 800757e:	edd2 5a01 	vldr	s11, [r2, #4]
 8007582:	ee23 4aa7 	vmul.f32	s8, s7, s15
 8007586:	ee63 3aa5 	vmul.f32	s7, s7, s11
 800758a:	ee64 5aa5 	vmul.f32	s11, s9, s11
 800758e:	ee64 4aa7 	vmul.f32	s9, s9, s15
 8007592:	ee77 7a62 	vsub.f32	s15, s14, s5
 8007596:	ee74 5a25 	vadd.f32	s11, s8, s11
 800759a:	ee74 4ae3 	vsub.f32	s9, s9, s7
 800759e:	edc8 5a00 	vstr	s11, [r8]
 80075a2:	edc8 4a01 	vstr	s9, [r8, #4]
 80075a6:	edd5 4a01 	vldr	s9, [r5, #4]
 80075aa:	ed95 7a00 	vldr	s14, [r5]
 80075ae:	9d07      	ldr	r5, [sp, #28]
 80075b0:	ee66 5a87 	vmul.f32	s11, s13, s14
 80075b4:	ee66 6aa4 	vmul.f32	s13, s13, s9
 80075b8:	ee26 7a07 	vmul.f32	s14, s12, s14
 80075bc:	ee26 6a24 	vmul.f32	s12, s12, s9
 80075c0:	ee77 6a66 	vsub.f32	s13, s14, s13
 80075c4:	ee35 6a86 	vadd.f32	s12, s11, s12
 80075c8:	edc6 6a01 	vstr	s13, [r6, #4]
 80075cc:	ed86 6a00 	vstr	s12, [r6]
 80075d0:	ed95 6a01 	vldr	s12, [r5, #4]
 80075d4:	ed95 7a00 	vldr	s14, [r5]
 80075d8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80075da:	ee65 6a07 	vmul.f32	s13, s10, s14
 80075de:	ee27 7a87 	vmul.f32	s14, s15, s14
 80075e2:	ee25 5a06 	vmul.f32	s10, s10, s12
 80075e6:	ee67 7a86 	vmul.f32	s15, s15, s12
 80075ea:	ee37 5a45 	vsub.f32	s10, s14, s10
 80075ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075f2:	ed8c 5a01 	vstr	s10, [ip, #4]
 80075f6:	edcc 7a00 	vstr	s15, [ip]
 80075fa:	6872      	ldr	r2, [r6, #4]
 80075fc:	f000 fa62 	bl	8007ac4 <arm_radix8_butterfly_f32>
 8007600:	9802      	ldr	r0, [sp, #8]
 8007602:	4621      	mov	r1, r4
 8007604:	6872      	ldr	r2, [r6, #4]
 8007606:	2304      	movs	r3, #4
 8007608:	f000 fa5c 	bl	8007ac4 <arm_radix8_butterfly_f32>
 800760c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800760e:	4621      	mov	r1, r4
 8007610:	6872      	ldr	r2, [r6, #4]
 8007612:	2304      	movs	r3, #4
 8007614:	f000 fa56 	bl	8007ac4 <arm_radix8_butterfly_f32>
 8007618:	9803      	ldr	r0, [sp, #12]
 800761a:	4621      	mov	r1, r4
 800761c:	6872      	ldr	r2, [r6, #4]
 800761e:	2304      	movs	r3, #4
 8007620:	b00f      	add	sp, #60	@ 0x3c
 8007622:	ecbd 8b06 	vpop	{d8-d10}
 8007626:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800762a:	f000 ba4b 	b.w	8007ac4 <arm_radix8_butterfly_f32>
 800762e:	bf00      	nop

08007630 <arm_cfft_f32>:
 8007630:	2a01      	cmp	r2, #1
 8007632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007636:	4606      	mov	r6, r0
 8007638:	4617      	mov	r7, r2
 800763a:	460c      	mov	r4, r1
 800763c:	4698      	mov	r8, r3
 800763e:	8805      	ldrh	r5, [r0, #0]
 8007640:	d053      	beq.n	80076ea <arm_cfft_f32+0xba>
 8007642:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8007646:	d04b      	beq.n	80076e0 <arm_cfft_f32+0xb0>
 8007648:	d916      	bls.n	8007678 <arm_cfft_f32+0x48>
 800764a:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800764e:	d01a      	beq.n	8007686 <arm_cfft_f32+0x56>
 8007650:	d95a      	bls.n	8007708 <arm_cfft_f32+0xd8>
 8007652:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8007656:	d043      	beq.n	80076e0 <arm_cfft_f32+0xb0>
 8007658:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800765c:	d105      	bne.n	800766a <arm_cfft_f32+0x3a>
 800765e:	4620      	mov	r0, r4
 8007660:	4629      	mov	r1, r5
 8007662:	6872      	ldr	r2, [r6, #4]
 8007664:	2301      	movs	r3, #1
 8007666:	f000 fa2d 	bl	8007ac4 <arm_radix8_butterfly_f32>
 800766a:	f1b8 0f00 	cmp.w	r8, #0
 800766e:	d111      	bne.n	8007694 <arm_cfft_f32+0x64>
 8007670:	2f01      	cmp	r7, #1
 8007672:	d016      	beq.n	80076a2 <arm_cfft_f32+0x72>
 8007674:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007678:	2d20      	cmp	r5, #32
 800767a:	d031      	beq.n	80076e0 <arm_cfft_f32+0xb0>
 800767c:	d948      	bls.n	8007710 <arm_cfft_f32+0xe0>
 800767e:	2d40      	cmp	r5, #64	@ 0x40
 8007680:	d0ed      	beq.n	800765e <arm_cfft_f32+0x2e>
 8007682:	2d80      	cmp	r5, #128	@ 0x80
 8007684:	d1f1      	bne.n	800766a <arm_cfft_f32+0x3a>
 8007686:	4630      	mov	r0, r6
 8007688:	4621      	mov	r1, r4
 800768a:	f7ff fca7 	bl	8006fdc <arm_cfft_radix8by2_f32>
 800768e:	f1b8 0f00 	cmp.w	r8, #0
 8007692:	d0ed      	beq.n	8007670 <arm_cfft_f32+0x40>
 8007694:	4620      	mov	r0, r4
 8007696:	89b1      	ldrh	r1, [r6, #12]
 8007698:	68b2      	ldr	r2, [r6, #8]
 800769a:	f7f8 fe21 	bl	80002e0 <arm_bitreversal_32>
 800769e:	2f01      	cmp	r7, #1
 80076a0:	d1e8      	bne.n	8007674 <arm_cfft_f32+0x44>
 80076a2:	ee07 5a90 	vmov	s15, r5
 80076a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076aa:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80076ae:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 80076b2:	2d00      	cmp	r5, #0
 80076b4:	d0de      	beq.n	8007674 <arm_cfft_f32+0x44>
 80076b6:	f104 0108 	add.w	r1, r4, #8
 80076ba:	2300      	movs	r3, #0
 80076bc:	ed11 7a02 	vldr	s14, [r1, #-8]
 80076c0:	3301      	adds	r3, #1
 80076c2:	ed51 7a01 	vldr	s15, [r1, #-4]
 80076c6:	3108      	adds	r1, #8
 80076c8:	429d      	cmp	r5, r3
 80076ca:	ee27 7a26 	vmul.f32	s14, s14, s13
 80076ce:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80076d2:	ed01 7a04 	vstr	s14, [r1, #-16]
 80076d6:	ed41 7a03 	vstr	s15, [r1, #-12]
 80076da:	d1ef      	bne.n	80076bc <arm_cfft_f32+0x8c>
 80076dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076e0:	4630      	mov	r0, r6
 80076e2:	4621      	mov	r1, r4
 80076e4:	f7ff fd4c 	bl	8007180 <arm_cfft_radix8by4_f32>
 80076e8:	e7bf      	b.n	800766a <arm_cfft_f32+0x3a>
 80076ea:	b1a5      	cbz	r5, 8007716 <arm_cfft_f32+0xe6>
 80076ec:	f101 030c 	add.w	r3, r1, #12
 80076f0:	2200      	movs	r2, #0
 80076f2:	ed53 7a02 	vldr	s15, [r3, #-8]
 80076f6:	3201      	adds	r2, #1
 80076f8:	3308      	adds	r3, #8
 80076fa:	eef1 7a67 	vneg.f32	s15, s15
 80076fe:	4295      	cmp	r5, r2
 8007700:	ed43 7a04 	vstr	s15, [r3, #-16]
 8007704:	d1f5      	bne.n	80076f2 <arm_cfft_f32+0xc2>
 8007706:	e79c      	b.n	8007642 <arm_cfft_f32+0x12>
 8007708:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800770c:	d0a7      	beq.n	800765e <arm_cfft_f32+0x2e>
 800770e:	e7ac      	b.n	800766a <arm_cfft_f32+0x3a>
 8007710:	2d10      	cmp	r5, #16
 8007712:	d0b8      	beq.n	8007686 <arm_cfft_f32+0x56>
 8007714:	e7a9      	b.n	800766a <arm_cfft_f32+0x3a>
 8007716:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800771a:	d896      	bhi.n	800764a <arm_cfft_f32+0x1a>
 800771c:	e7ac      	b.n	8007678 <arm_cfft_f32+0x48>
 800771e:	bf00      	nop

08007720 <arm_biquad_cascade_df1_init_f32>:
 8007720:	b538      	push	{r3, r4, r5, lr}
 8007722:	4604      	mov	r4, r0
 8007724:	4608      	mov	r0, r1
 8007726:	461d      	mov	r5, r3
 8007728:	2100      	movs	r1, #0
 800772a:	60a2      	str	r2, [r4, #8]
 800772c:	0102      	lsls	r2, r0, #4
 800772e:	6020      	str	r0, [r4, #0]
 8007730:	4618      	mov	r0, r3
 8007732:	f000 fe18 	bl	8008366 <memset>
 8007736:	6065      	str	r5, [r4, #4]
 8007738:	bd38      	pop	{r3, r4, r5, pc}
 800773a:	bf00      	nop

0800773c <arm_biquad_cascade_df1_f32>:
 800773c:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8007740:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007744:	4696      	mov	lr, r2
 8007746:	6886      	ldr	r6, [r0, #8]
 8007748:	6845      	ldr	r5, [r0, #4]
 800774a:	ea4f 180c 	mov.w	r8, ip, lsl #4
 800774e:	f003 0203 	and.w	r2, r3, #3
 8007752:	3614      	adds	r6, #20
 8007754:	3510      	adds	r5, #16
 8007756:	6807      	ldr	r7, [r0, #0]
 8007758:	eb0e 0908 	add.w	r9, lr, r8
 800775c:	ed56 3a05 	vldr	s7, [r6, #-20]	@ 0xffffffec
 8007760:	ed16 3a04 	vldr	s6, [r6, #-16]
 8007764:	ed56 2a03 	vldr	s5, [r6, #-12]
 8007768:	ed16 2a02 	vldr	s4, [r6, #-8]
 800776c:	ed56 1a01 	vldr	s3, [r6, #-4]
 8007770:	ed15 1a04 	vldr	s2, [r5, #-16]
 8007774:	ed55 0a03 	vldr	s1, [r5, #-12]
 8007778:	ed55 7a02 	vldr	s15, [r5, #-8]
 800777c:	ed15 6a01 	vldr	s12, [r5, #-4]
 8007780:	f1bc 0f00 	cmp.w	ip, #0
 8007784:	f000 80a3 	beq.w	80078ce <arm_biquad_cascade_df1_f32+0x192>
 8007788:	f101 0010 	add.w	r0, r1, #16
 800778c:	f10e 0310 	add.w	r3, lr, #16
 8007790:	4664      	mov	r4, ip
 8007792:	ed10 4a04 	vldr	s8, [r0, #-16]
 8007796:	ee23 7a01 	vmul.f32	s14, s6, s2
 800779a:	ee62 0aa0 	vmul.f32	s1, s5, s1
 800779e:	3c01      	subs	r4, #1
 80077a0:	ee23 5a84 	vmul.f32	s10, s7, s8
 80077a4:	f100 0010 	add.w	r0, r0, #16
 80077a8:	ee22 0a27 	vmul.f32	s0, s4, s15
 80077ac:	f103 0310 	add.w	r3, r3, #16
 80077b0:	ee21 6a86 	vmul.f32	s12, s3, s12
 80077b4:	ee75 4a07 	vadd.f32	s9, s10, s14
 80077b8:	ee61 6aa7 	vmul.f32	s13, s3, s15
 80077bc:	ee63 5a04 	vmul.f32	s11, s6, s8
 80077c0:	ee34 7aa0 	vadd.f32	s14, s9, s1
 80077c4:	ee22 1a81 	vmul.f32	s2, s5, s2
 80077c8:	ee22 4a84 	vmul.f32	s8, s5, s8
 80077cc:	ee37 7a00 	vadd.f32	s14, s14, s0
 80077d0:	ee37 6a06 	vadd.f32	s12, s14, s12
 80077d4:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 80077d8:	ee22 7a06 	vmul.f32	s14, s4, s12
 80077dc:	ed50 7a07 	vldr	s15, [r0, #-28]	@ 0xffffffe4
 80077e0:	ee21 6a86 	vmul.f32	s12, s3, s12
 80077e4:	ee23 5aa7 	vmul.f32	s10, s7, s15
 80077e8:	ee23 0a27 	vmul.f32	s0, s6, s15
 80077ec:	ee62 4aa7 	vmul.f32	s9, s5, s15
 80077f0:	ee35 5a25 	vadd.f32	s10, s10, s11
 80077f4:	ee75 5a01 	vadd.f32	s11, s10, s2
 80077f8:	ee75 5a87 	vadd.f32	s11, s11, s14
 80077fc:	ee75 6aa6 	vadd.f32	s13, s11, s13
 8007800:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 8007804:	ee62 7a26 	vmul.f32	s15, s4, s13
 8007808:	ed50 0a06 	vldr	s1, [r0, #-24]	@ 0xffffffe8
 800780c:	ee61 5aa6 	vmul.f32	s11, s3, s13
 8007810:	ee23 5aa0 	vmul.f32	s10, s7, s1
 8007814:	ee23 7a20 	vmul.f32	s14, s6, s1
 8007818:	ee35 5a00 	vadd.f32	s10, s10, s0
 800781c:	ee75 6a04 	vadd.f32	s13, s10, s8
 8007820:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8007824:	ee36 6a86 	vadd.f32	s12, s13, s12
 8007828:	ed03 6a06 	vstr	s12, [r3, #-24]	@ 0xffffffe8
 800782c:	ee62 7a06 	vmul.f32	s15, s4, s12
 8007830:	ed10 1a05 	vldr	s2, [r0, #-20]	@ 0xffffffec
 8007834:	ee63 6a81 	vmul.f32	s13, s7, s2
 8007838:	ee36 7a87 	vadd.f32	s14, s13, s14
 800783c:	ee37 7a24 	vadd.f32	s14, s14, s9
 8007840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007844:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007848:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 800784c:	d1a1      	bne.n	8007792 <arm_biquad_cascade_df1_f32+0x56>
 800784e:	4441      	add	r1, r8
 8007850:	4648      	mov	r0, r9
 8007852:	b39a      	cbz	r2, 80078bc <arm_biquad_cascade_df1_f32+0x180>
 8007854:	4613      	mov	r3, r2
 8007856:	e003      	b.n	8007860 <arm_biquad_cascade_df1_f32+0x124>
 8007858:	eef0 7a45 	vmov.f32	s15, s10
 800785c:	eeb0 1a47 	vmov.f32	s2, s14
 8007860:	ecb1 7a01 	vldmia	r1!, {s14}
 8007864:	ee63 4a01 	vmul.f32	s9, s6, s2
 8007868:	ee62 5aa0 	vmul.f32	s11, s5, s1
 800786c:	3b01      	subs	r3, #1
 800786e:	ee23 4a87 	vmul.f32	s8, s7, s14
 8007872:	ee22 5a27 	vmul.f32	s10, s4, s15
 8007876:	ee61 6a86 	vmul.f32	s13, s3, s12
 800787a:	ee74 4a24 	vadd.f32	s9, s8, s9
 800787e:	eef0 0a41 	vmov.f32	s1, s2
 8007882:	eeb0 6a67 	vmov.f32	s12, s15
 8007886:	ee74 4aa5 	vadd.f32	s9, s9, s11
 800788a:	ee34 5a85 	vadd.f32	s10, s9, s10
 800788e:	ee35 5a26 	vadd.f32	s10, s10, s13
 8007892:	eca0 5a01 	vstmia	r0!, {s10}
 8007896:	d1df      	bne.n	8007858 <arm_biquad_cascade_df1_f32+0x11c>
 8007898:	3f01      	subs	r7, #1
 800789a:	ed05 7a04 	vstr	s14, [r5, #-16]
 800789e:	ed05 1a03 	vstr	s2, [r5, #-12]
 80078a2:	f106 0614 	add.w	r6, r6, #20
 80078a6:	ed05 5a02 	vstr	s10, [r5, #-8]
 80078aa:	4671      	mov	r1, lr
 80078ac:	ed45 7a01 	vstr	s15, [r5, #-4]
 80078b0:	f105 0510 	add.w	r5, r5, #16
 80078b4:	f47f af52 	bne.w	800775c <arm_biquad_cascade_df1_f32+0x20>
 80078b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078bc:	eeb0 5a67 	vmov.f32	s10, s15
 80078c0:	eeb0 7a41 	vmov.f32	s14, s2
 80078c4:	eef0 7a46 	vmov.f32	s15, s12
 80078c8:	eeb0 1a60 	vmov.f32	s2, s1
 80078cc:	e7e4      	b.n	8007898 <arm_biquad_cascade_df1_f32+0x15c>
 80078ce:	4670      	mov	r0, lr
 80078d0:	e7bf      	b.n	8007852 <arm_biquad_cascade_df1_f32+0x116>
 80078d2:	bf00      	nop

080078d4 <arm_scale_f32>:
 80078d4:	b470      	push	{r4, r5, r6}
 80078d6:	0896      	lsrs	r6, r2, #2
 80078d8:	d025      	beq.n	8007926 <arm_scale_f32+0x52>
 80078da:	f100 0410 	add.w	r4, r0, #16
 80078de:	f101 0310 	add.w	r3, r1, #16
 80078e2:	4635      	mov	r5, r6
 80078e4:	ed14 6a04 	vldr	s12, [r4, #-16]
 80078e8:	3d01      	subs	r5, #1
 80078ea:	ed54 6a03 	vldr	s13, [r4, #-12]
 80078ee:	f103 0310 	add.w	r3, r3, #16
 80078f2:	ed14 7a02 	vldr	s14, [r4, #-8]
 80078f6:	ee26 6a00 	vmul.f32	s12, s12, s0
 80078fa:	ed54 7a01 	vldr	s15, [r4, #-4]
 80078fe:	ee66 6a80 	vmul.f32	s13, s13, s0
 8007902:	ee27 7a00 	vmul.f32	s14, s14, s0
 8007906:	f104 0410 	add.w	r4, r4, #16
 800790a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800790e:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 8007912:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 8007916:	ed03 7a06 	vstr	s14, [r3, #-24]	@ 0xffffffe8
 800791a:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 800791e:	d1e1      	bne.n	80078e4 <arm_scale_f32+0x10>
 8007920:	0136      	lsls	r6, r6, #4
 8007922:	4430      	add	r0, r6
 8007924:	4431      	add	r1, r6
 8007926:	f012 0203 	ands.w	r2, r2, #3
 800792a:	d007      	beq.n	800793c <arm_scale_f32+0x68>
 800792c:	ecf0 7a01 	vldmia	r0!, {s15}
 8007930:	3a01      	subs	r2, #1
 8007932:	ee67 7a80 	vmul.f32	s15, s15, s0
 8007936:	ece1 7a01 	vstmia	r1!, {s15}
 800793a:	d1f7      	bne.n	800792c <arm_scale_f32+0x58>
 800793c:	bc70      	pop	{r4, r5, r6}
 800793e:	4770      	bx	lr

08007940 <arm_offset_f32>:
 8007940:	b470      	push	{r4, r5, r6}
 8007942:	0896      	lsrs	r6, r2, #2
 8007944:	d025      	beq.n	8007992 <arm_offset_f32+0x52>
 8007946:	f100 0410 	add.w	r4, r0, #16
 800794a:	f101 0310 	add.w	r3, r1, #16
 800794e:	4635      	mov	r5, r6
 8007950:	ed14 6a04 	vldr	s12, [r4, #-16]
 8007954:	3d01      	subs	r5, #1
 8007956:	ed54 6a03 	vldr	s13, [r4, #-12]
 800795a:	f103 0310 	add.w	r3, r3, #16
 800795e:	ed14 7a02 	vldr	s14, [r4, #-8]
 8007962:	ee36 6a00 	vadd.f32	s12, s12, s0
 8007966:	ed54 7a01 	vldr	s15, [r4, #-4]
 800796a:	ee76 6a80 	vadd.f32	s13, s13, s0
 800796e:	ee37 7a00 	vadd.f32	s14, s14, s0
 8007972:	f104 0410 	add.w	r4, r4, #16
 8007976:	ee77 7a80 	vadd.f32	s15, s15, s0
 800797a:	ed03 6a08 	vstr	s12, [r3, #-32]	@ 0xffffffe0
 800797e:	ed43 6a07 	vstr	s13, [r3, #-28]	@ 0xffffffe4
 8007982:	ed03 7a06 	vstr	s14, [r3, #-24]	@ 0xffffffe8
 8007986:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 800798a:	d1e1      	bne.n	8007950 <arm_offset_f32+0x10>
 800798c:	0136      	lsls	r6, r6, #4
 800798e:	4430      	add	r0, r6
 8007990:	4431      	add	r1, r6
 8007992:	f012 0203 	ands.w	r2, r2, #3
 8007996:	d007      	beq.n	80079a8 <arm_offset_f32+0x68>
 8007998:	ecf0 7a01 	vldmia	r0!, {s15}
 800799c:	3a01      	subs	r2, #1
 800799e:	ee77 7a80 	vadd.f32	s15, s15, s0
 80079a2:	ece1 7a01 	vstmia	r1!, {s15}
 80079a6:	d1f7      	bne.n	8007998 <arm_offset_f32+0x58>
 80079a8:	bc70      	pop	{r4, r5, r6}
 80079aa:	4770      	bx	lr

080079ac <arm_mult_f32>:
 80079ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80079ae:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 80079b2:	d033      	beq.n	8007a1c <arm_mult_f32+0x70>
 80079b4:	f100 0610 	add.w	r6, r0, #16
 80079b8:	f101 0510 	add.w	r5, r1, #16
 80079bc:	f102 0410 	add.w	r4, r2, #16
 80079c0:	4677      	mov	r7, lr
 80079c2:	ed16 7a04 	vldr	s14, [r6, #-16]
 80079c6:	3f01      	subs	r7, #1
 80079c8:	ed15 6a04 	vldr	s12, [r5, #-16]
 80079cc:	f106 0610 	add.w	r6, r6, #16
 80079d0:	ed56 7a06 	vldr	s15, [r6, #-24]	@ 0xffffffe8
 80079d4:	f105 0510 	add.w	r5, r5, #16
 80079d8:	ee27 6a06 	vmul.f32	s12, s14, s12
 80079dc:	ed55 6a06 	vldr	s13, [r5, #-24]	@ 0xffffffe8
 80079e0:	ed16 7a07 	vldr	s14, [r6, #-28]	@ 0xffffffe4
 80079e4:	f104 0410 	add.w	r4, r4, #16
 80079e8:	ed55 5a07 	vldr	s11, [r5, #-28]	@ 0xffffffe4
 80079ec:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80079f0:	ed56 7a05 	vldr	s15, [r6, #-20]	@ 0xffffffec
 80079f4:	ed04 6a08 	vstr	s12, [r4, #-32]	@ 0xffffffe0
 80079f8:	ee27 7a25 	vmul.f32	s14, s14, s11
 80079fc:	ed15 6a05 	vldr	s12, [r5, #-20]	@ 0xffffffec
 8007a00:	ed44 6a06 	vstr	s13, [r4, #-24]	@ 0xffffffe8
 8007a04:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007a08:	ed04 7a07 	vstr	s14, [r4, #-28]	@ 0xffffffe4
 8007a0c:	ed44 7a05 	vstr	s15, [r4, #-20]	@ 0xffffffec
 8007a10:	d1d7      	bne.n	80079c2 <arm_mult_f32+0x16>
 8007a12:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8007a16:	4420      	add	r0, r4
 8007a18:	4421      	add	r1, r4
 8007a1a:	4422      	add	r2, r4
 8007a1c:	f013 0303 	ands.w	r3, r3, #3
 8007a20:	d009      	beq.n	8007a36 <arm_mult_f32+0x8a>
 8007a22:	ecf0 7a01 	vldmia	r0!, {s15}
 8007a26:	3b01      	subs	r3, #1
 8007a28:	ecb1 7a01 	vldmia	r1!, {s14}
 8007a2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007a30:	ece2 7a01 	vstmia	r2!, {s15}
 8007a34:	d1f5      	bne.n	8007a22 <arm_mult_f32+0x76>
 8007a36:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007a38 <arm_add_f32>:
 8007a38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a3a:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 8007a3e:	d033      	beq.n	8007aa8 <arm_add_f32+0x70>
 8007a40:	f100 0610 	add.w	r6, r0, #16
 8007a44:	f101 0510 	add.w	r5, r1, #16
 8007a48:	f102 0410 	add.w	r4, r2, #16
 8007a4c:	4677      	mov	r7, lr
 8007a4e:	ed16 7a03 	vldr	s14, [r6, #-12]
 8007a52:	3f01      	subs	r7, #1
 8007a54:	ed56 7a02 	vldr	s15, [r6, #-8]
 8007a58:	f105 0510 	add.w	r5, r5, #16
 8007a5c:	ed15 6a07 	vldr	s12, [r5, #-28]	@ 0xffffffe4
 8007a60:	f106 0610 	add.w	r6, r6, #16
 8007a64:	ed55 6a06 	vldr	s13, [r5, #-24]	@ 0xffffffe8
 8007a68:	f104 0410 	add.w	r4, r4, #16
 8007a6c:	ed15 5a05 	vldr	s10, [r5, #-20]	@ 0xffffffec
 8007a70:	ee37 6a06 	vadd.f32	s12, s14, s12
 8007a74:	ed55 5a08 	vldr	s11, [r5, #-32]	@ 0xffffffe0
 8007a78:	ee77 6aa6 	vadd.f32	s13, s15, s13
 8007a7c:	ed16 7a05 	vldr	s14, [r6, #-20]	@ 0xffffffec
 8007a80:	ed56 7a08 	vldr	s15, [r6, #-32]	@ 0xffffffe0
 8007a84:	ee37 7a05 	vadd.f32	s14, s14, s10
 8007a88:	ed04 6a07 	vstr	s12, [r4, #-28]	@ 0xffffffe4
 8007a8c:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8007a90:	ed44 6a06 	vstr	s13, [r4, #-24]	@ 0xffffffe8
 8007a94:	ed04 7a05 	vstr	s14, [r4, #-20]	@ 0xffffffec
 8007a98:	ed44 7a08 	vstr	s15, [r4, #-32]	@ 0xffffffe0
 8007a9c:	d1d7      	bne.n	8007a4e <arm_add_f32+0x16>
 8007a9e:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8007aa2:	4420      	add	r0, r4
 8007aa4:	4421      	add	r1, r4
 8007aa6:	4422      	add	r2, r4
 8007aa8:	f013 0303 	ands.w	r3, r3, #3
 8007aac:	d009      	beq.n	8007ac2 <arm_add_f32+0x8a>
 8007aae:	ecf0 7a01 	vldmia	r0!, {s15}
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	ecb1 7a01 	vldmia	r1!, {s14}
 8007ab8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007abc:	ece2 7a01 	vstmia	r2!, {s15}
 8007ac0:	d1f5      	bne.n	8007aae <arm_add_f32+0x76>
 8007ac2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007ac4 <arm_radix8_butterfly_f32>:
 8007ac4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ac8:	469e      	mov	lr, r3
 8007aca:	1d03      	adds	r3, r0, #4
 8007acc:	4683      	mov	fp, r0
 8007ace:	468a      	mov	sl, r1
 8007ad0:	4688      	mov	r8, r1
 8007ad2:	469c      	mov	ip, r3
 8007ad4:	ed2d 8b10 	vpush	{d8-d15}
 8007ad8:	ed9f 9ac4 	vldr	s18, [pc, #784]	@ 8007dec <arm_radix8_butterfly_f32+0x328>
 8007adc:	b09f      	sub	sp, #124	@ 0x7c
 8007ade:	921c      	str	r2, [sp, #112]	@ 0x70
 8007ae0:	931d      	str	r3, [sp, #116]	@ 0x74
 8007ae2:	ea4f 03d8 	mov.w	r3, r8, lsr #3
 8007ae6:	f04f 0900 	mov.w	r9, #0
 8007aea:	461a      	mov	r2, r3
 8007aec:	930e      	str	r3, [sp, #56]	@ 0x38
 8007aee:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8007af2:	0051      	lsls	r1, r2, #1
 8007af4:	4608      	mov	r0, r1
 8007af6:	9103      	str	r1, [sp, #12]
 8007af8:	00d1      	lsls	r1, r2, #3
 8007afa:	1885      	adds	r5, r0, r2
 8007afc:	0110      	lsls	r0, r2, #4
 8007afe:	eb0b 0601 	add.w	r6, fp, r1
 8007b02:	9101      	str	r1, [sp, #4]
 8007b04:	18ac      	adds	r4, r5, r2
 8007b06:	9002      	str	r0, [sp, #8]
 8007b08:	1877      	adds	r7, r6, r1
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	4422      	add	r2, r4
 8007b0e:	eb0b 05c5 	add.w	r5, fp, r5, lsl #3
 8007b12:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 8007b16:	1850      	adds	r0, r2, r1
 8007b18:	eb0b 02c2 	add.w	r2, fp, r2, lsl #3
 8007b1c:	4401      	add	r1, r0
 8007b1e:	3204      	adds	r2, #4
 8007b20:	eb0b 00c0 	add.w	r0, fp, r0, lsl #3
 8007b24:	eb0b 01c1 	add.w	r1, fp, r1, lsl #3
 8007b28:	3104      	adds	r1, #4
 8007b2a:	ed1c 7a01 	vldr	s14, [ip, #-4]
 8007b2e:	44c1      	add	r9, r8
 8007b30:	edd4 6a00 	vldr	s13, [r4]
 8007b34:	ed97 6a00 	vldr	s12, [r7]
 8007b38:	45ca      	cmp	sl, r9
 8007b3a:	edd0 7a00 	vldr	s15, [r0]
 8007b3e:	ee37 5a66 	vsub.f32	s10, s14, s13
 8007b42:	edd6 5a00 	vldr	s11, [r6]
 8007b46:	ee37 2a26 	vadd.f32	s4, s14, s13
 8007b4a:	ee76 2a67 	vsub.f32	s5, s12, s15
 8007b4e:	edd5 6a00 	vldr	s13, [r5]
 8007b52:	ed12 7a01 	vldr	s14, [r2, #-4]
 8007b56:	ee76 4a27 	vadd.f32	s9, s12, s15
 8007b5a:	ed11 6a01 	vldr	s12, [r1, #-4]
 8007b5e:	ee75 1a87 	vadd.f32	s3, s11, s14
 8007b62:	ee36 4a86 	vadd.f32	s8, s13, s12
 8007b66:	ee72 7a24 	vadd.f32	s15, s4, s9
 8007b6a:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8007b6e:	ee76 5ac6 	vsub.f32	s11, s13, s12
 8007b72:	ee31 6a84 	vadd.f32	s12, s3, s8
 8007b76:	ee32 2a64 	vsub.f32	s4, s4, s9
 8007b7a:	ee77 6a65 	vsub.f32	s13, s14, s11
 8007b7e:	ee77 4a86 	vadd.f32	s9, s15, s12
 8007b82:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007b86:	ee37 7a25 	vadd.f32	s14, s14, s11
 8007b8a:	ed4c 4a01 	vstr	s9, [ip, #-4]
 8007b8e:	ee71 1ac4 	vsub.f32	s3, s3, s8
 8007b92:	edc4 7a00 	vstr	s15, [r4]
 8007b96:	ee66 6a89 	vmul.f32	s13, s13, s18
 8007b9a:	edd6 5a01 	vldr	s11, [r6, #4]
 8007b9e:	ee27 6a09 	vmul.f32	s12, s14, s18
 8007ba2:	edd5 3a01 	vldr	s7, [r5, #4]
 8007ba6:	ed92 4a00 	vldr	s8, [r2]
 8007baa:	ee35 1a26 	vadd.f32	s2, s10, s13
 8007bae:	edd1 4a00 	vldr	s9, [r1]
 8007bb2:	ee75 6a66 	vsub.f32	s13, s10, s13
 8007bb6:	ee35 3ac4 	vsub.f32	s6, s11, s8
 8007bba:	ed94 0a01 	vldr	s0, [r4, #4]
 8007bbe:	ee73 7ae4 	vsub.f32	s15, s7, s9
 8007bc2:	ed9c 7a00 	vldr	s14, [ip]
 8007bc6:	edd0 0a01 	vldr	s1, [r0, #4]
 8007bca:	ee35 4a84 	vadd.f32	s8, s11, s8
 8007bce:	ed97 5a01 	vldr	s10, [r7, #4]
 8007bd2:	ee73 4aa4 	vadd.f32	s9, s7, s9
 8007bd6:	ee73 5a27 	vadd.f32	s11, s6, s15
 8007bda:	ee77 3a00 	vadd.f32	s7, s14, s0
 8007bde:	ee33 3a67 	vsub.f32	s6, s6, s15
 8007be2:	ee37 7a40 	vsub.f32	s14, s14, s0
 8007be6:	ee35 0a20 	vadd.f32	s0, s10, s1
 8007bea:	ee63 7a09 	vmul.f32	s15, s6, s18
 8007bee:	ee35 5a60 	vsub.f32	s10, s10, s1
 8007bf2:	ee33 3a80 	vadd.f32	s6, s7, s0
 8007bf6:	ee74 0a24 	vadd.f32	s1, s8, s9
 8007bfa:	ee65 5a89 	vmul.f32	s11, s11, s18
 8007bfe:	ee74 4a64 	vsub.f32	s9, s8, s9
 8007c02:	ee33 4ac0 	vsub.f32	s8, s7, s0
 8007c06:	ee75 3a25 	vadd.f32	s7, s10, s11
 8007c0a:	ee75 5a65 	vsub.f32	s11, s10, s11
 8007c0e:	ee37 5a27 	vadd.f32	s10, s14, s15
 8007c12:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c16:	ee32 7a86 	vadd.f32	s14, s5, s12
 8007c1a:	ee32 6ac6 	vsub.f32	s12, s5, s12
 8007c1e:	ee73 2a20 	vadd.f32	s5, s6, s1
 8007c22:	ee33 3a60 	vsub.f32	s6, s6, s1
 8007c26:	ee72 0a24 	vadd.f32	s1, s4, s9
 8007c2a:	edcc 2a00 	vstr	s5, [ip]
 8007c2e:	ee72 4a64 	vsub.f32	s9, s4, s9
 8007c32:	ed84 3a01 	vstr	s6, [r4, #4]
 8007c36:	ee74 2a61 	vsub.f32	s5, s8, s3
 8007c3a:	ee31 3a23 	vadd.f32	s6, s2, s7
 8007c3e:	edc7 0a00 	vstr	s1, [r7]
 8007c42:	ee31 1a63 	vsub.f32	s2, s2, s7
 8007c46:	edc0 4a00 	vstr	s9, [r0]
 8007c4a:	ee76 3aa5 	vadd.f32	s7, s13, s11
 8007c4e:	edc7 2a01 	vstr	s5, [r7, #4]
 8007c52:	ee76 6ae5 	vsub.f32	s13, s13, s11
 8007c56:	441c      	add	r4, r3
 8007c58:	ee75 5a47 	vsub.f32	s11, s10, s14
 8007c5c:	449c      	add	ip, r3
 8007c5e:	ee35 5a07 	vadd.f32	s10, s10, s14
 8007c62:	441f      	add	r7, r3
 8007c64:	ee37 7ac6 	vsub.f32	s14, s15, s12
 8007c68:	ee34 4a21 	vadd.f32	s8, s8, s3
 8007c6c:	ee77 7a86 	vadd.f32	s15, s15, s12
 8007c70:	ed80 4a01 	vstr	s8, [r0, #4]
 8007c74:	4418      	add	r0, r3
 8007c76:	ed86 3a00 	vstr	s6, [r6]
 8007c7a:	ed01 1a01 	vstr	s2, [r1, #-4]
 8007c7e:	ed42 3a01 	vstr	s7, [r2, #-4]
 8007c82:	edc5 6a00 	vstr	s13, [r5]
 8007c86:	edc6 5a01 	vstr	s11, [r6, #4]
 8007c8a:	441e      	add	r6, r3
 8007c8c:	ed81 5a00 	vstr	s10, [r1]
 8007c90:	4419      	add	r1, r3
 8007c92:	ed82 7a00 	vstr	s14, [r2]
 8007c96:	441a      	add	r2, r3
 8007c98:	edc5 7a01 	vstr	s15, [r5, #4]
 8007c9c:	441d      	add	r5, r3
 8007c9e:	f63f af44 	bhi.w	8007b2a <arm_radix8_butterfly_f32+0x66>
 8007ca2:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8007ca4:	2f07      	cmp	r7, #7
 8007ca6:	f240 81e8 	bls.w	800807a <arm_radix8_butterfly_f32+0x5b6>
 8007caa:	9903      	ldr	r1, [sp, #12]
 8007cac:	eb0e 054e 	add.w	r5, lr, lr, lsl #1
 8007cb0:	9e01      	ldr	r6, [sp, #4]
 8007cb2:	eb07 0087 	add.w	r0, r7, r7, lsl #2
 8007cb6:	19ca      	adds	r2, r1, r7
 8007cb8:	1c4c      	adds	r4, r1, #1
 8007cba:	eb05 010e 	add.w	r1, r5, lr
 8007cbe:	00ed      	lsls	r5, r5, #3
 8007cc0:	eb04 0487 	add.w	r4, r4, r7, lsl #2
 8007cc4:	3608      	adds	r6, #8
 8007cc6:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007cc8:	eb01 050e 	add.w	r5, r1, lr
 8007ccc:	00c9      	lsls	r1, r1, #3
 8007cce:	443c      	add	r4, r7
 8007cd0:	9618      	str	r6, [sp, #96]	@ 0x60
 8007cd2:	00ee      	lsls	r6, r5, #3
 8007cd4:	460f      	mov	r7, r1
 8007cd6:	9114      	str	r1, [sp, #80]	@ 0x50
 8007cd8:	9902      	ldr	r1, [sp, #8]
 8007cda:	eb0b 04c4 	add.w	r4, fp, r4, lsl #3
 8007cde:	9611      	str	r6, [sp, #68]	@ 0x44
 8007ce0:	00c0      	lsls	r0, r0, #3
 8007ce2:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8007ce4:	3108      	adds	r1, #8
 8007ce6:	3404      	adds	r4, #4
 8007ce8:	f04f 0901 	mov.w	r9, #1
 8007cec:	9119      	str	r1, [sp, #100]	@ 0x64
 8007cee:	eb05 010e 	add.w	r1, r5, lr
 8007cf2:	4635      	mov	r5, r6
 8007cf4:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007cf6:	9301      	str	r3, [sp, #4]
 8007cf8:	443d      	add	r5, r7
 8007cfa:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 8007cfc:	9507      	str	r5, [sp, #28]
 8007cfe:	eb01 050e 	add.w	r5, r1, lr
 8007d02:	00c9      	lsls	r1, r1, #3
 8007d04:	19f7      	adds	r7, r6, r7
 8007d06:	00ed      	lsls	r5, r5, #3
 8007d08:	9110      	str	r1, [sp, #64]	@ 0x40
 8007d0a:	00d1      	lsls	r1, r2, #3
 8007d0c:	970a      	str	r7, [sp, #40]	@ 0x28
 8007d0e:	462f      	mov	r7, r5
 8007d10:	9515      	str	r5, [sp, #84]	@ 0x54
 8007d12:	0112      	lsls	r2, r2, #4
 8007d14:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8007d16:	19f4      	adds	r4, r6, r7
 8007d18:	320c      	adds	r2, #12
 8007d1a:	3108      	adds	r1, #8
 8007d1c:	1975      	adds	r5, r6, r5
 8007d1e:	9408      	str	r4, [sp, #32]
 8007d20:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007d22:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8007d26:	9509      	str	r5, [sp, #36]	@ 0x24
 8007d28:	f100 020c 	add.w	r2, r0, #12
 8007d2c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007d2e:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8007d30:	1975      	adds	r5, r6, r5
 8007d32:	9216      	str	r2, [sp, #88]	@ 0x58
 8007d34:	1932      	adds	r2, r6, r4
 8007d36:	911b      	str	r1, [sp, #108]	@ 0x6c
 8007d38:	9505      	str	r5, [sp, #20]
 8007d3a:	ea4f 150e 	mov.w	r5, lr, lsl #4
 8007d3e:	0179      	lsls	r1, r7, #5
 8007d40:	9204      	str	r2, [sp, #16]
 8007d42:	1972      	adds	r2, r6, r5
 8007d44:	9412      	str	r4, [sp, #72]	@ 0x48
 8007d46:	9513      	str	r5, [sp, #76]	@ 0x4c
 8007d48:	9206      	str	r2, [sp, #24]
 8007d4a:	f101 0208 	add.w	r2, r1, #8
 8007d4e:	921a      	str	r2, [sp, #104]	@ 0x68
 8007d50:	2200      	movs	r2, #0
 8007d52:	f102 0108 	add.w	r1, r2, #8
 8007d56:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007d58:	46cc      	mov	ip, r9
 8007d5a:	460f      	mov	r7, r1
 8007d5c:	910c      	str	r1, [sp, #48]	@ 0x30
 8007d5e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007d60:	eb0b 0e07 	add.w	lr, fp, r7
 8007d64:	9f04      	ldr	r7, [sp, #16]
 8007d66:	188e      	adds	r6, r1, r2
 8007d68:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8007d6a:	edd7 fa00 	vldr	s31, [r7]
 8007d6e:	9f06      	ldr	r7, [sp, #24]
 8007d70:	188d      	adds	r5, r1, r2
 8007d72:	9919      	ldr	r1, [sp, #100]	@ 0x64
 8007d74:	445e      	add	r6, fp
 8007d76:	ed97 fa00 	vldr	s30, [r7]
 8007d7a:	445d      	add	r5, fp
 8007d7c:	9f05      	ldr	r7, [sp, #20]
 8007d7e:	188c      	adds	r4, r1, r2
 8007d80:	991b      	ldr	r1, [sp, #108]	@ 0x6c
 8007d82:	edd7 ea00 	vldr	s29, [r7]
 8007d86:	445c      	add	r4, fp
 8007d88:	9f07      	ldr	r7, [sp, #28]
 8007d8a:	1888      	adds	r0, r1, r2
 8007d8c:	9916      	ldr	r1, [sp, #88]	@ 0x58
 8007d8e:	ed97 ea00 	vldr	s28, [r7]
 8007d92:	4458      	add	r0, fp
 8007d94:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007d96:	4411      	add	r1, r2
 8007d98:	441a      	add	r2, r3
 8007d9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d9c:	edd7 da00 	vldr	s27, [r7]
 8007da0:	4459      	add	r1, fp
 8007da2:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8007da4:	445a      	add	r2, fp
 8007da6:	930d      	str	r3, [sp, #52]	@ 0x34
 8007da8:	ed97 da00 	vldr	s26, [r7]
 8007dac:	9f08      	ldr	r7, [sp, #32]
 8007dae:	edd7 ca00 	vldr	s25, [r7]
 8007db2:	9f04      	ldr	r7, [sp, #16]
 8007db4:	ed97 ca01 	vldr	s24, [r7, #4]
 8007db8:	9f06      	ldr	r7, [sp, #24]
 8007dba:	edd7 ba01 	vldr	s23, [r7, #4]
 8007dbe:	9f05      	ldr	r7, [sp, #20]
 8007dc0:	ed97 ba01 	vldr	s22, [r7, #4]
 8007dc4:	9f07      	ldr	r7, [sp, #28]
 8007dc6:	edd7 aa01 	vldr	s21, [r7, #4]
 8007dca:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8007dcc:	ed97 aa01 	vldr	s20, [r7, #4]
 8007dd0:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8007dd2:	9b01      	ldr	r3, [sp, #4]
 8007dd4:	edd7 7a01 	vldr	s15, [r7, #4]
 8007dd8:	9f08      	ldr	r7, [sp, #32]
 8007dda:	edcd 7a02 	vstr	s15, [sp, #8]
 8007dde:	edd7 7a01 	vldr	s15, [r7, #4]
 8007de2:	9f0d      	ldr	r7, [sp, #52]	@ 0x34
 8007de4:	edcd 7a03 	vstr	s15, [sp, #12]
 8007de8:	e002      	b.n	8007df0 <arm_radix8_butterfly_f32+0x32c>
 8007dea:	bf00      	nop
 8007dec:	3f3504f3 	.word	0x3f3504f3
 8007df0:	ed90 2a00 	vldr	s4, [r0]
 8007df4:	44c4      	add	ip, r8
 8007df6:	ed96 7a00 	vldr	s14, [r6]
 8007dfa:	ed94 8a00 	vldr	s16, [r4]
 8007dfe:	45e2      	cmp	sl, ip
 8007e00:	ed52 7a01 	vldr	s15, [r2, #-4]
 8007e04:	ed95 5a00 	vldr	s10, [r5]
 8007e08:	ed51 5a01 	vldr	s11, [r1, #-4]
 8007e0c:	ee38 6a27 	vadd.f32	s12, s16, s15
 8007e10:	ed9e 1a00 	vldr	s2, [lr]
 8007e14:	ee78 2a67 	vsub.f32	s5, s16, s15
 8007e18:	ed17 4a01 	vldr	s8, [r7, #-4]
 8007e1c:	ee75 3a25 	vadd.f32	s7, s10, s11
 8007e20:	ee31 3a07 	vadd.f32	s6, s2, s14
 8007e24:	edde 4a01 	vldr	s9, [lr, #4]
 8007e28:	ee72 6a04 	vadd.f32	s13, s4, s8
 8007e2c:	ee75 5a65 	vsub.f32	s11, s10, s11
 8007e30:	ee73 1a06 	vadd.f32	s3, s6, s12
 8007e34:	ee33 5aa6 	vadd.f32	s10, s7, s13
 8007e38:	ee32 4a44 	vsub.f32	s8, s4, s8
 8007e3c:	ee31 1a47 	vsub.f32	s2, s2, s14
 8007e40:	ee31 7a85 	vadd.f32	s14, s3, s10
 8007e44:	ee75 7a84 	vadd.f32	s15, s11, s8
 8007e48:	ee33 3a46 	vsub.f32	s6, s6, s12
 8007e4c:	ed8e 7a00 	vstr	s14, [lr]
 8007e50:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8007e54:	ee67 7a89 	vmul.f32	s15, s15, s18
 8007e58:	ed90 2a01 	vldr	s4, [r0, #4]
 8007e5c:	ed95 7a01 	vldr	s14, [r5, #4]
 8007e60:	ee35 4ac4 	vsub.f32	s8, s11, s8
 8007e64:	ed91 6a00 	vldr	s12, [r1]
 8007e68:	ee31 5ac5 	vsub.f32	s10, s3, s10
 8007e6c:	edd7 8a00 	vldr	s17, [r7]
 8007e70:	ee32 8ae7 	vsub.f32	s16, s5, s15
 8007e74:	ee72 5aa7 	vadd.f32	s11, s5, s15
 8007e78:	edd2 0a00 	vldr	s1, [r2]
 8007e7c:	ee72 6a68 	vsub.f32	s13, s4, s17
 8007e80:	edd6 7a01 	vldr	s15, [r6, #4]
 8007e84:	ee77 2a46 	vsub.f32	s5, s14, s12
 8007e88:	ee37 0a06 	vadd.f32	s0, s14, s12
 8007e8c:	ed94 7a01 	vldr	s14, [r4, #4]
 8007e90:	ee32 6a28 	vadd.f32	s12, s4, s17
 8007e94:	ee72 9ae6 	vsub.f32	s19, s5, s13
 8007e98:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8007e9c:	ee72 2aa6 	vadd.f32	s5, s5, s13
 8007ea0:	ee77 6a20 	vadd.f32	s13, s14, s1
 8007ea4:	ee74 4ae7 	vsub.f32	s9, s9, s15
 8007ea8:	ee37 7a60 	vsub.f32	s14, s14, s1
 8007eac:	ee24 4a09 	vmul.f32	s8, s8, s18
 8007eb0:	ee70 0a06 	vadd.f32	s1, s0, s12
 8007eb4:	ee69 7a89 	vmul.f32	s15, s19, s18
 8007eb8:	ee62 2a89 	vmul.f32	s5, s5, s18
 8007ebc:	ee30 6a46 	vsub.f32	s12, s0, s12
 8007ec0:	ee32 0a26 	vadd.f32	s0, s4, s13
 8007ec4:	ee72 6a66 	vsub.f32	s13, s4, s13
 8007ec8:	ee77 8a62 	vsub.f32	s17, s14, s5
 8007ecc:	ee34 2aa7 	vadd.f32	s4, s9, s15
 8007ed0:	ee74 7ae7 	vsub.f32	s15, s9, s15
 8007ed4:	ee77 4a22 	vadd.f32	s9, s14, s5
 8007ed8:	ee71 2a04 	vadd.f32	s5, s2, s8
 8007edc:	ee31 7a44 	vsub.f32	s14, s2, s8
 8007ee0:	ee30 1a60 	vsub.f32	s2, s0, s1
 8007ee4:	ee73 1a06 	vadd.f32	s3, s6, s12
 8007ee8:	ee33 6a46 	vsub.f32	s12, s6, s12
 8007eec:	ee36 3ae3 	vsub.f32	s6, s13, s7
 8007ef0:	ee37 4ac8 	vsub.f32	s8, s15, s16
 8007ef4:	ee76 6aa3 	vadd.f32	s13, s13, s7
 8007ef8:	ee77 7a88 	vadd.f32	s15, s15, s16
 8007efc:	ee72 3a65 	vsub.f32	s7, s4, s11
 8007f00:	ee2a 8a81 	vmul.f32	s16, s21, s2
 8007f04:	ee72 5a25 	vadd.f32	s11, s4, s11
 8007f08:	ee2e 1a01 	vmul.f32	s2, s28, s2
 8007f0c:	ee32 2aa4 	vadd.f32	s4, s5, s9
 8007f10:	ee72 4ae4 	vsub.f32	s9, s5, s9
 8007f14:	ee77 2a28 	vadd.f32	s5, s14, s17
 8007f18:	ee37 7a68 	vsub.f32	s14, s14, s17
 8007f1c:	ee6e 8a05 	vmul.f32	s17, s28, s10
 8007f20:	ee2a 5a85 	vmul.f32	s10, s21, s10
 8007f24:	ee6f 9a21 	vmul.f32	s19, s30, s3
 8007f28:	ee70 0a20 	vadd.f32	s1, s0, s1
 8007f2c:	ee6b 1aa1 	vmul.f32	s3, s23, s3
 8007f30:	ee2b 0a83 	vmul.f32	s0, s23, s6
 8007f34:	ee2f 3a03 	vmul.f32	s6, s30, s6
 8007f38:	edce 0a01 	vstr	s1, [lr, #4]
 8007f3c:	ee38 8a88 	vadd.f32	s16, s17, s16
 8007f40:	449e      	add	lr, r3
 8007f42:	ee6c 8a23 	vmul.f32	s17, s24, s7
 8007f46:	ee31 5a45 	vsub.f32	s10, s2, s10
 8007f4a:	ee6f 3aa3 	vmul.f32	s7, s31, s7
 8007f4e:	ed86 8a00 	vstr	s16, [r6]
 8007f52:	ee39 0a80 	vadd.f32	s0, s19, s0
 8007f56:	ee33 3a61 	vsub.f32	s6, s6, s3
 8007f5a:	ed86 5a01 	vstr	s10, [r6, #4]
 8007f5e:	ee6f 0a82 	vmul.f32	s1, s31, s4
 8007f62:	edcd 3a01 	vstr	s7, [sp, #4]
 8007f66:	ed9d 5a03 	vldr	s10, [sp, #12]
 8007f6a:	ee2d 8a06 	vmul.f32	s16, s26, s12
 8007f6e:	eddd 3a02 	vldr	s7, [sp, #8]
 8007f72:	ee6c 9aa4 	vmul.f32	s19, s25, s9
 8007f76:	ed84 0a00 	vstr	s0, [r4]
 8007f7a:	ee65 4a24 	vmul.f32	s9, s10, s9
 8007f7e:	ed84 3a01 	vstr	s6, [r4, #4]
 8007f82:	ee23 1aa6 	vmul.f32	s2, s7, s13
 8007f86:	ee23 6a86 	vmul.f32	s12, s7, s12
 8007f8a:	eddd 3a01 	vldr	s7, [sp, #4]
 8007f8e:	ee25 5a25 	vmul.f32	s10, s10, s11
 8007f92:	441e      	add	r6, r3
 8007f94:	ee2d 0aa2 	vmul.f32	s0, s27, s5
 8007f98:	441c      	add	r4, r3
 8007f9a:	ee6a 1a04 	vmul.f32	s3, s20, s8
 8007f9e:	ee70 0aa8 	vadd.f32	s1, s1, s17
 8007fa2:	ee2e 3a87 	vmul.f32	s6, s29, s14
 8007fa6:	ee6b 8a27 	vmul.f32	s17, s22, s15
 8007faa:	ee2c 2a02 	vmul.f32	s4, s24, s4
 8007fae:	ee6d 6a26 	vmul.f32	s13, s26, s13
 8007fb2:	ee6c 5aa5 	vmul.f32	s11, s25, s11
 8007fb6:	ee6a 2a22 	vmul.f32	s5, s20, s5
 8007fba:	ee2d 4a84 	vmul.f32	s8, s27, s8
 8007fbe:	ee2b 7a07 	vmul.f32	s14, s22, s14
 8007fc2:	ee6e 7aa7 	vmul.f32	s15, s29, s15
 8007fc6:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8007fca:	ee38 8a01 	vadd.f32	s16, s16, s2
 8007fce:	ee36 6ac6 	vsub.f32	s12, s13, s12
 8007fd2:	ee39 5a85 	vadd.f32	s10, s19, s10
 8007fd6:	ee75 4ae4 	vsub.f32	s9, s11, s9
 8007fda:	ed02 8a01 	vstr	s16, [r2, #-4]
 8007fde:	ee30 0a21 	vadd.f32	s0, s0, s3
 8007fe2:	ed82 6a00 	vstr	s12, [r2]
 8007fe6:	ee74 2a62 	vsub.f32	s5, s8, s5
 8007fea:	edc5 0a00 	vstr	s1, [r5]
 8007fee:	ee33 3a28 	vadd.f32	s6, s6, s17
 8007ff2:	edc5 3a01 	vstr	s7, [r5, #4]
 8007ff6:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8007ffa:	ed07 5a01 	vstr	s10, [r7, #-4]
 8007ffe:	edc7 4a00 	vstr	s9, [r7]
 8008002:	441d      	add	r5, r3
 8008004:	ed01 0a01 	vstr	s0, [r1, #-4]
 8008008:	441a      	add	r2, r3
 800800a:	edc1 2a00 	vstr	s5, [r1]
 800800e:	441f      	add	r7, r3
 8008010:	ed80 3a00 	vstr	s6, [r0]
 8008014:	4419      	add	r1, r3
 8008016:	ed80 7a01 	vstr	s14, [r0, #4]
 800801a:	4418      	add	r0, r3
 800801c:	f63f aee8 	bhi.w	8007df0 <arm_radix8_butterfly_f32+0x32c>
 8008020:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008022:	f109 0901 	add.w	r9, r9, #1
 8008026:	9301      	str	r3, [sp, #4]
 8008028:	9b04      	ldr	r3, [sp, #16]
 800802a:	4413      	add	r3, r2
 800802c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800802e:	9304      	str	r3, [sp, #16]
 8008030:	9b06      	ldr	r3, [sp, #24]
 8008032:	4413      	add	r3, r2
 8008034:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008036:	9306      	str	r3, [sp, #24]
 8008038:	9b05      	ldr	r3, [sp, #20]
 800803a:	4413      	add	r3, r2
 800803c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800803e:	9305      	str	r3, [sp, #20]
 8008040:	9b07      	ldr	r3, [sp, #28]
 8008042:	4413      	add	r3, r2
 8008044:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008046:	9307      	str	r3, [sp, #28]
 8008048:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800804a:	4413      	add	r3, r2
 800804c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800804e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008050:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008052:	4413      	add	r3, r2
 8008054:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008056:	9309      	str	r3, [sp, #36]	@ 0x24
 8008058:	9b08      	ldr	r3, [sp, #32]
 800805a:	4413      	add	r3, r2
 800805c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800805e:	9308      	str	r3, [sp, #32]
 8008060:	3208      	adds	r2, #8
 8008062:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008064:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008066:	4599      	cmp	r9, r3
 8008068:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800806a:	f47f ae72 	bne.w	8007d52 <arm_radix8_butterfly_f32+0x28e>
 800806e:	f8bd e048 	ldrh.w	lr, [sp, #72]	@ 0x48
 8008072:	46c8      	mov	r8, r9
 8008074:	f8dd c074 	ldr.w	ip, [sp, #116]	@ 0x74
 8008078:	e533      	b.n	8007ae2 <arm_radix8_butterfly_f32+0x1e>
 800807a:	b01f      	add	sp, #124	@ 0x7c
 800807c:	ecbd 8b10 	vpop	{d8-d15}
 8008080:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008084 <srand>:
 8008084:	b538      	push	{r3, r4, r5, lr}
 8008086:	4b10      	ldr	r3, [pc, #64]	@ (80080c8 <srand+0x44>)
 8008088:	681d      	ldr	r5, [r3, #0]
 800808a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800808c:	4604      	mov	r4, r0
 800808e:	b9b3      	cbnz	r3, 80080be <srand+0x3a>
 8008090:	2018      	movs	r0, #24
 8008092:	f000 fa4d 	bl	8008530 <malloc>
 8008096:	4602      	mov	r2, r0
 8008098:	6328      	str	r0, [r5, #48]	@ 0x30
 800809a:	b920      	cbnz	r0, 80080a6 <srand+0x22>
 800809c:	4b0b      	ldr	r3, [pc, #44]	@ (80080cc <srand+0x48>)
 800809e:	480c      	ldr	r0, [pc, #48]	@ (80080d0 <srand+0x4c>)
 80080a0:	2146      	movs	r1, #70	@ 0x46
 80080a2:	f000 f9dd 	bl	8008460 <__assert_func>
 80080a6:	490b      	ldr	r1, [pc, #44]	@ (80080d4 <srand+0x50>)
 80080a8:	4b0b      	ldr	r3, [pc, #44]	@ (80080d8 <srand+0x54>)
 80080aa:	e9c0 1300 	strd	r1, r3, [r0]
 80080ae:	4b0b      	ldr	r3, [pc, #44]	@ (80080dc <srand+0x58>)
 80080b0:	6083      	str	r3, [r0, #8]
 80080b2:	230b      	movs	r3, #11
 80080b4:	8183      	strh	r3, [r0, #12]
 80080b6:	2100      	movs	r1, #0
 80080b8:	2001      	movs	r0, #1
 80080ba:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80080be:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80080c0:	2200      	movs	r2, #0
 80080c2:	611c      	str	r4, [r3, #16]
 80080c4:	615a      	str	r2, [r3, #20]
 80080c6:	bd38      	pop	{r3, r4, r5, pc}
 80080c8:	2400001c 	.word	0x2400001c
 80080cc:	080809b0 	.word	0x080809b0
 80080d0:	080809c7 	.word	0x080809c7
 80080d4:	abcd330e 	.word	0xabcd330e
 80080d8:	e66d1234 	.word	0xe66d1234
 80080dc:	0005deec 	.word	0x0005deec

080080e0 <rand>:
 80080e0:	4b16      	ldr	r3, [pc, #88]	@ (800813c <rand+0x5c>)
 80080e2:	b510      	push	{r4, lr}
 80080e4:	681c      	ldr	r4, [r3, #0]
 80080e6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80080e8:	b9b3      	cbnz	r3, 8008118 <rand+0x38>
 80080ea:	2018      	movs	r0, #24
 80080ec:	f000 fa20 	bl	8008530 <malloc>
 80080f0:	4602      	mov	r2, r0
 80080f2:	6320      	str	r0, [r4, #48]	@ 0x30
 80080f4:	b920      	cbnz	r0, 8008100 <rand+0x20>
 80080f6:	4b12      	ldr	r3, [pc, #72]	@ (8008140 <rand+0x60>)
 80080f8:	4812      	ldr	r0, [pc, #72]	@ (8008144 <rand+0x64>)
 80080fa:	2152      	movs	r1, #82	@ 0x52
 80080fc:	f000 f9b0 	bl	8008460 <__assert_func>
 8008100:	4911      	ldr	r1, [pc, #68]	@ (8008148 <rand+0x68>)
 8008102:	4b12      	ldr	r3, [pc, #72]	@ (800814c <rand+0x6c>)
 8008104:	e9c0 1300 	strd	r1, r3, [r0]
 8008108:	4b11      	ldr	r3, [pc, #68]	@ (8008150 <rand+0x70>)
 800810a:	6083      	str	r3, [r0, #8]
 800810c:	230b      	movs	r3, #11
 800810e:	8183      	strh	r3, [r0, #12]
 8008110:	2100      	movs	r1, #0
 8008112:	2001      	movs	r0, #1
 8008114:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008118:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800811a:	480e      	ldr	r0, [pc, #56]	@ (8008154 <rand+0x74>)
 800811c:	690b      	ldr	r3, [r1, #16]
 800811e:	694c      	ldr	r4, [r1, #20]
 8008120:	4a0d      	ldr	r2, [pc, #52]	@ (8008158 <rand+0x78>)
 8008122:	4358      	muls	r0, r3
 8008124:	fb02 0004 	mla	r0, r2, r4, r0
 8008128:	fba3 3202 	umull	r3, r2, r3, r2
 800812c:	3301      	adds	r3, #1
 800812e:	eb40 0002 	adc.w	r0, r0, r2
 8008132:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8008136:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800813a:	bd10      	pop	{r4, pc}
 800813c:	2400001c 	.word	0x2400001c
 8008140:	080809b0 	.word	0x080809b0
 8008144:	080809c7 	.word	0x080809c7
 8008148:	abcd330e 	.word	0xabcd330e
 800814c:	e66d1234 	.word	0xe66d1234
 8008150:	0005deec 	.word	0x0005deec
 8008154:	5851f42d 	.word	0x5851f42d
 8008158:	4c957f2d 	.word	0x4c957f2d

0800815c <std>:
 800815c:	2300      	movs	r3, #0
 800815e:	b510      	push	{r4, lr}
 8008160:	4604      	mov	r4, r0
 8008162:	e9c0 3300 	strd	r3, r3, [r0]
 8008166:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800816a:	6083      	str	r3, [r0, #8]
 800816c:	8181      	strh	r1, [r0, #12]
 800816e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008170:	81c2      	strh	r2, [r0, #14]
 8008172:	6183      	str	r3, [r0, #24]
 8008174:	4619      	mov	r1, r3
 8008176:	2208      	movs	r2, #8
 8008178:	305c      	adds	r0, #92	@ 0x5c
 800817a:	f000 f8f4 	bl	8008366 <memset>
 800817e:	4b0d      	ldr	r3, [pc, #52]	@ (80081b4 <std+0x58>)
 8008180:	6263      	str	r3, [r4, #36]	@ 0x24
 8008182:	4b0d      	ldr	r3, [pc, #52]	@ (80081b8 <std+0x5c>)
 8008184:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008186:	4b0d      	ldr	r3, [pc, #52]	@ (80081bc <std+0x60>)
 8008188:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800818a:	4b0d      	ldr	r3, [pc, #52]	@ (80081c0 <std+0x64>)
 800818c:	6323      	str	r3, [r4, #48]	@ 0x30
 800818e:	4b0d      	ldr	r3, [pc, #52]	@ (80081c4 <std+0x68>)
 8008190:	6224      	str	r4, [r4, #32]
 8008192:	429c      	cmp	r4, r3
 8008194:	d006      	beq.n	80081a4 <std+0x48>
 8008196:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800819a:	4294      	cmp	r4, r2
 800819c:	d002      	beq.n	80081a4 <std+0x48>
 800819e:	33d0      	adds	r3, #208	@ 0xd0
 80081a0:	429c      	cmp	r4, r3
 80081a2:	d105      	bne.n	80081b0 <std+0x54>
 80081a4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80081a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80081ac:	f000 b954 	b.w	8008458 <__retarget_lock_init_recursive>
 80081b0:	bd10      	pop	{r4, pc}
 80081b2:	bf00      	nop
 80081b4:	080082e1 	.word	0x080082e1
 80081b8:	08008303 	.word	0x08008303
 80081bc:	0800833b 	.word	0x0800833b
 80081c0:	0800835f 	.word	0x0800835f
 80081c4:	2407e310 	.word	0x2407e310

080081c8 <stdio_exit_handler>:
 80081c8:	4a02      	ldr	r2, [pc, #8]	@ (80081d4 <stdio_exit_handler+0xc>)
 80081ca:	4903      	ldr	r1, [pc, #12]	@ (80081d8 <stdio_exit_handler+0x10>)
 80081cc:	4803      	ldr	r0, [pc, #12]	@ (80081dc <stdio_exit_handler+0x14>)
 80081ce:	f000 b869 	b.w	80082a4 <_fwalk_sglue>
 80081d2:	bf00      	nop
 80081d4:	24000010 	.word	0x24000010
 80081d8:	080087a5 	.word	0x080087a5
 80081dc:	24000020 	.word	0x24000020

080081e0 <cleanup_stdio>:
 80081e0:	6841      	ldr	r1, [r0, #4]
 80081e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008214 <cleanup_stdio+0x34>)
 80081e4:	4299      	cmp	r1, r3
 80081e6:	b510      	push	{r4, lr}
 80081e8:	4604      	mov	r4, r0
 80081ea:	d001      	beq.n	80081f0 <cleanup_stdio+0x10>
 80081ec:	f000 fada 	bl	80087a4 <_fflush_r>
 80081f0:	68a1      	ldr	r1, [r4, #8]
 80081f2:	4b09      	ldr	r3, [pc, #36]	@ (8008218 <cleanup_stdio+0x38>)
 80081f4:	4299      	cmp	r1, r3
 80081f6:	d002      	beq.n	80081fe <cleanup_stdio+0x1e>
 80081f8:	4620      	mov	r0, r4
 80081fa:	f000 fad3 	bl	80087a4 <_fflush_r>
 80081fe:	68e1      	ldr	r1, [r4, #12]
 8008200:	4b06      	ldr	r3, [pc, #24]	@ (800821c <cleanup_stdio+0x3c>)
 8008202:	4299      	cmp	r1, r3
 8008204:	d004      	beq.n	8008210 <cleanup_stdio+0x30>
 8008206:	4620      	mov	r0, r4
 8008208:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800820c:	f000 baca 	b.w	80087a4 <_fflush_r>
 8008210:	bd10      	pop	{r4, pc}
 8008212:	bf00      	nop
 8008214:	2407e310 	.word	0x2407e310
 8008218:	2407e378 	.word	0x2407e378
 800821c:	2407e3e0 	.word	0x2407e3e0

08008220 <global_stdio_init.part.0>:
 8008220:	b510      	push	{r4, lr}
 8008222:	4b0b      	ldr	r3, [pc, #44]	@ (8008250 <global_stdio_init.part.0+0x30>)
 8008224:	4c0b      	ldr	r4, [pc, #44]	@ (8008254 <global_stdio_init.part.0+0x34>)
 8008226:	4a0c      	ldr	r2, [pc, #48]	@ (8008258 <global_stdio_init.part.0+0x38>)
 8008228:	601a      	str	r2, [r3, #0]
 800822a:	4620      	mov	r0, r4
 800822c:	2200      	movs	r2, #0
 800822e:	2104      	movs	r1, #4
 8008230:	f7ff ff94 	bl	800815c <std>
 8008234:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008238:	2201      	movs	r2, #1
 800823a:	2109      	movs	r1, #9
 800823c:	f7ff ff8e 	bl	800815c <std>
 8008240:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008244:	2202      	movs	r2, #2
 8008246:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800824a:	2112      	movs	r1, #18
 800824c:	f7ff bf86 	b.w	800815c <std>
 8008250:	2407e448 	.word	0x2407e448
 8008254:	2407e310 	.word	0x2407e310
 8008258:	080081c9 	.word	0x080081c9

0800825c <__sfp_lock_acquire>:
 800825c:	4801      	ldr	r0, [pc, #4]	@ (8008264 <__sfp_lock_acquire+0x8>)
 800825e:	f000 b8fc 	b.w	800845a <__retarget_lock_acquire_recursive>
 8008262:	bf00      	nop
 8008264:	2407e451 	.word	0x2407e451

08008268 <__sfp_lock_release>:
 8008268:	4801      	ldr	r0, [pc, #4]	@ (8008270 <__sfp_lock_release+0x8>)
 800826a:	f000 b8f7 	b.w	800845c <__retarget_lock_release_recursive>
 800826e:	bf00      	nop
 8008270:	2407e451 	.word	0x2407e451

08008274 <__sinit>:
 8008274:	b510      	push	{r4, lr}
 8008276:	4604      	mov	r4, r0
 8008278:	f7ff fff0 	bl	800825c <__sfp_lock_acquire>
 800827c:	6a23      	ldr	r3, [r4, #32]
 800827e:	b11b      	cbz	r3, 8008288 <__sinit+0x14>
 8008280:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008284:	f7ff bff0 	b.w	8008268 <__sfp_lock_release>
 8008288:	4b04      	ldr	r3, [pc, #16]	@ (800829c <__sinit+0x28>)
 800828a:	6223      	str	r3, [r4, #32]
 800828c:	4b04      	ldr	r3, [pc, #16]	@ (80082a0 <__sinit+0x2c>)
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d1f5      	bne.n	8008280 <__sinit+0xc>
 8008294:	f7ff ffc4 	bl	8008220 <global_stdio_init.part.0>
 8008298:	e7f2      	b.n	8008280 <__sinit+0xc>
 800829a:	bf00      	nop
 800829c:	080081e1 	.word	0x080081e1
 80082a0:	2407e448 	.word	0x2407e448

080082a4 <_fwalk_sglue>:
 80082a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082a8:	4607      	mov	r7, r0
 80082aa:	4688      	mov	r8, r1
 80082ac:	4614      	mov	r4, r2
 80082ae:	2600      	movs	r6, #0
 80082b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80082b4:	f1b9 0901 	subs.w	r9, r9, #1
 80082b8:	d505      	bpl.n	80082c6 <_fwalk_sglue+0x22>
 80082ba:	6824      	ldr	r4, [r4, #0]
 80082bc:	2c00      	cmp	r4, #0
 80082be:	d1f7      	bne.n	80082b0 <_fwalk_sglue+0xc>
 80082c0:	4630      	mov	r0, r6
 80082c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80082c6:	89ab      	ldrh	r3, [r5, #12]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d907      	bls.n	80082dc <_fwalk_sglue+0x38>
 80082cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80082d0:	3301      	adds	r3, #1
 80082d2:	d003      	beq.n	80082dc <_fwalk_sglue+0x38>
 80082d4:	4629      	mov	r1, r5
 80082d6:	4638      	mov	r0, r7
 80082d8:	47c0      	blx	r8
 80082da:	4306      	orrs	r6, r0
 80082dc:	3568      	adds	r5, #104	@ 0x68
 80082de:	e7e9      	b.n	80082b4 <_fwalk_sglue+0x10>

080082e0 <__sread>:
 80082e0:	b510      	push	{r4, lr}
 80082e2:	460c      	mov	r4, r1
 80082e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082e8:	f000 f868 	bl	80083bc <_read_r>
 80082ec:	2800      	cmp	r0, #0
 80082ee:	bfab      	itete	ge
 80082f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80082f2:	89a3      	ldrhlt	r3, [r4, #12]
 80082f4:	181b      	addge	r3, r3, r0
 80082f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80082fa:	bfac      	ite	ge
 80082fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80082fe:	81a3      	strhlt	r3, [r4, #12]
 8008300:	bd10      	pop	{r4, pc}

08008302 <__swrite>:
 8008302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008306:	461f      	mov	r7, r3
 8008308:	898b      	ldrh	r3, [r1, #12]
 800830a:	05db      	lsls	r3, r3, #23
 800830c:	4605      	mov	r5, r0
 800830e:	460c      	mov	r4, r1
 8008310:	4616      	mov	r6, r2
 8008312:	d505      	bpl.n	8008320 <__swrite+0x1e>
 8008314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008318:	2302      	movs	r3, #2
 800831a:	2200      	movs	r2, #0
 800831c:	f000 f83c 	bl	8008398 <_lseek_r>
 8008320:	89a3      	ldrh	r3, [r4, #12]
 8008322:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008326:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800832a:	81a3      	strh	r3, [r4, #12]
 800832c:	4632      	mov	r2, r6
 800832e:	463b      	mov	r3, r7
 8008330:	4628      	mov	r0, r5
 8008332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008336:	f000 b853 	b.w	80083e0 <_write_r>

0800833a <__sseek>:
 800833a:	b510      	push	{r4, lr}
 800833c:	460c      	mov	r4, r1
 800833e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008342:	f000 f829 	bl	8008398 <_lseek_r>
 8008346:	1c43      	adds	r3, r0, #1
 8008348:	89a3      	ldrh	r3, [r4, #12]
 800834a:	bf15      	itete	ne
 800834c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800834e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008352:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008356:	81a3      	strheq	r3, [r4, #12]
 8008358:	bf18      	it	ne
 800835a:	81a3      	strhne	r3, [r4, #12]
 800835c:	bd10      	pop	{r4, pc}

0800835e <__sclose>:
 800835e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008362:	f000 b809 	b.w	8008378 <_close_r>

08008366 <memset>:
 8008366:	4402      	add	r2, r0
 8008368:	4603      	mov	r3, r0
 800836a:	4293      	cmp	r3, r2
 800836c:	d100      	bne.n	8008370 <memset+0xa>
 800836e:	4770      	bx	lr
 8008370:	f803 1b01 	strb.w	r1, [r3], #1
 8008374:	e7f9      	b.n	800836a <memset+0x4>
	...

08008378 <_close_r>:
 8008378:	b538      	push	{r3, r4, r5, lr}
 800837a:	4d06      	ldr	r5, [pc, #24]	@ (8008394 <_close_r+0x1c>)
 800837c:	2300      	movs	r3, #0
 800837e:	4604      	mov	r4, r0
 8008380:	4608      	mov	r0, r1
 8008382:	602b      	str	r3, [r5, #0]
 8008384:	f7f9 fb5c 	bl	8001a40 <_close>
 8008388:	1c43      	adds	r3, r0, #1
 800838a:	d102      	bne.n	8008392 <_close_r+0x1a>
 800838c:	682b      	ldr	r3, [r5, #0]
 800838e:	b103      	cbz	r3, 8008392 <_close_r+0x1a>
 8008390:	6023      	str	r3, [r4, #0]
 8008392:	bd38      	pop	{r3, r4, r5, pc}
 8008394:	2407e44c 	.word	0x2407e44c

08008398 <_lseek_r>:
 8008398:	b538      	push	{r3, r4, r5, lr}
 800839a:	4d07      	ldr	r5, [pc, #28]	@ (80083b8 <_lseek_r+0x20>)
 800839c:	4604      	mov	r4, r0
 800839e:	4608      	mov	r0, r1
 80083a0:	4611      	mov	r1, r2
 80083a2:	2200      	movs	r2, #0
 80083a4:	602a      	str	r2, [r5, #0]
 80083a6:	461a      	mov	r2, r3
 80083a8:	f7f9 fb56 	bl	8001a58 <_lseek>
 80083ac:	1c43      	adds	r3, r0, #1
 80083ae:	d102      	bne.n	80083b6 <_lseek_r+0x1e>
 80083b0:	682b      	ldr	r3, [r5, #0]
 80083b2:	b103      	cbz	r3, 80083b6 <_lseek_r+0x1e>
 80083b4:	6023      	str	r3, [r4, #0]
 80083b6:	bd38      	pop	{r3, r4, r5, pc}
 80083b8:	2407e44c 	.word	0x2407e44c

080083bc <_read_r>:
 80083bc:	b538      	push	{r3, r4, r5, lr}
 80083be:	4d07      	ldr	r5, [pc, #28]	@ (80083dc <_read_r+0x20>)
 80083c0:	4604      	mov	r4, r0
 80083c2:	4608      	mov	r0, r1
 80083c4:	4611      	mov	r1, r2
 80083c6:	2200      	movs	r2, #0
 80083c8:	602a      	str	r2, [r5, #0]
 80083ca:	461a      	mov	r2, r3
 80083cc:	f7f9 fb1c 	bl	8001a08 <_read>
 80083d0:	1c43      	adds	r3, r0, #1
 80083d2:	d102      	bne.n	80083da <_read_r+0x1e>
 80083d4:	682b      	ldr	r3, [r5, #0]
 80083d6:	b103      	cbz	r3, 80083da <_read_r+0x1e>
 80083d8:	6023      	str	r3, [r4, #0]
 80083da:	bd38      	pop	{r3, r4, r5, pc}
 80083dc:	2407e44c 	.word	0x2407e44c

080083e0 <_write_r>:
 80083e0:	b538      	push	{r3, r4, r5, lr}
 80083e2:	4d07      	ldr	r5, [pc, #28]	@ (8008400 <_write_r+0x20>)
 80083e4:	4604      	mov	r4, r0
 80083e6:	4608      	mov	r0, r1
 80083e8:	4611      	mov	r1, r2
 80083ea:	2200      	movs	r2, #0
 80083ec:	602a      	str	r2, [r5, #0]
 80083ee:	461a      	mov	r2, r3
 80083f0:	f7f9 fb18 	bl	8001a24 <_write>
 80083f4:	1c43      	adds	r3, r0, #1
 80083f6:	d102      	bne.n	80083fe <_write_r+0x1e>
 80083f8:	682b      	ldr	r3, [r5, #0]
 80083fa:	b103      	cbz	r3, 80083fe <_write_r+0x1e>
 80083fc:	6023      	str	r3, [r4, #0]
 80083fe:	bd38      	pop	{r3, r4, r5, pc}
 8008400:	2407e44c 	.word	0x2407e44c

08008404 <__errno>:
 8008404:	4b01      	ldr	r3, [pc, #4]	@ (800840c <__errno+0x8>)
 8008406:	6818      	ldr	r0, [r3, #0]
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop
 800840c:	2400001c 	.word	0x2400001c

08008410 <__libc_init_array>:
 8008410:	b570      	push	{r4, r5, r6, lr}
 8008412:	4d0d      	ldr	r5, [pc, #52]	@ (8008448 <__libc_init_array+0x38>)
 8008414:	4c0d      	ldr	r4, [pc, #52]	@ (800844c <__libc_init_array+0x3c>)
 8008416:	1b64      	subs	r4, r4, r5
 8008418:	10a4      	asrs	r4, r4, #2
 800841a:	2600      	movs	r6, #0
 800841c:	42a6      	cmp	r6, r4
 800841e:	d109      	bne.n	8008434 <__libc_init_array+0x24>
 8008420:	4d0b      	ldr	r5, [pc, #44]	@ (8008450 <__libc_init_array+0x40>)
 8008422:	4c0c      	ldr	r4, [pc, #48]	@ (8008454 <__libc_init_array+0x44>)
 8008424:	f000 fff2 	bl	800940c <_init>
 8008428:	1b64      	subs	r4, r4, r5
 800842a:	10a4      	asrs	r4, r4, #2
 800842c:	2600      	movs	r6, #0
 800842e:	42a6      	cmp	r6, r4
 8008430:	d105      	bne.n	800843e <__libc_init_array+0x2e>
 8008432:	bd70      	pop	{r4, r5, r6, pc}
 8008434:	f855 3b04 	ldr.w	r3, [r5], #4
 8008438:	4798      	blx	r3
 800843a:	3601      	adds	r6, #1
 800843c:	e7ee      	b.n	800841c <__libc_init_array+0xc>
 800843e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008442:	4798      	blx	r3
 8008444:	3601      	adds	r6, #1
 8008446:	e7f2      	b.n	800842e <__libc_init_array+0x1e>
 8008448:	08080aa4 	.word	0x08080aa4
 800844c:	08080aa4 	.word	0x08080aa4
 8008450:	08080aa4 	.word	0x08080aa4
 8008454:	08080aa8 	.word	0x08080aa8

08008458 <__retarget_lock_init_recursive>:
 8008458:	4770      	bx	lr

0800845a <__retarget_lock_acquire_recursive>:
 800845a:	4770      	bx	lr

0800845c <__retarget_lock_release_recursive>:
 800845c:	4770      	bx	lr
	...

08008460 <__assert_func>:
 8008460:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008462:	4614      	mov	r4, r2
 8008464:	461a      	mov	r2, r3
 8008466:	4b09      	ldr	r3, [pc, #36]	@ (800848c <__assert_func+0x2c>)
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4605      	mov	r5, r0
 800846c:	68d8      	ldr	r0, [r3, #12]
 800846e:	b14c      	cbz	r4, 8008484 <__assert_func+0x24>
 8008470:	4b07      	ldr	r3, [pc, #28]	@ (8008490 <__assert_func+0x30>)
 8008472:	9100      	str	r1, [sp, #0]
 8008474:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008478:	4906      	ldr	r1, [pc, #24]	@ (8008494 <__assert_func+0x34>)
 800847a:	462b      	mov	r3, r5
 800847c:	f000 f9ba 	bl	80087f4 <fiprintf>
 8008480:	f000 f9da 	bl	8008838 <abort>
 8008484:	4b04      	ldr	r3, [pc, #16]	@ (8008498 <__assert_func+0x38>)
 8008486:	461c      	mov	r4, r3
 8008488:	e7f3      	b.n	8008472 <__assert_func+0x12>
 800848a:	bf00      	nop
 800848c:	2400001c 	.word	0x2400001c
 8008490:	08080a1f 	.word	0x08080a1f
 8008494:	08080a2c 	.word	0x08080a2c
 8008498:	08080a5a 	.word	0x08080a5a

0800849c <_free_r>:
 800849c:	b538      	push	{r3, r4, r5, lr}
 800849e:	4605      	mov	r5, r0
 80084a0:	2900      	cmp	r1, #0
 80084a2:	d041      	beq.n	8008528 <_free_r+0x8c>
 80084a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084a8:	1f0c      	subs	r4, r1, #4
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	bfb8      	it	lt
 80084ae:	18e4      	addlt	r4, r4, r3
 80084b0:	f000 f8e8 	bl	8008684 <__malloc_lock>
 80084b4:	4a1d      	ldr	r2, [pc, #116]	@ (800852c <_free_r+0x90>)
 80084b6:	6813      	ldr	r3, [r2, #0]
 80084b8:	b933      	cbnz	r3, 80084c8 <_free_r+0x2c>
 80084ba:	6063      	str	r3, [r4, #4]
 80084bc:	6014      	str	r4, [r2, #0]
 80084be:	4628      	mov	r0, r5
 80084c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084c4:	f000 b8e4 	b.w	8008690 <__malloc_unlock>
 80084c8:	42a3      	cmp	r3, r4
 80084ca:	d908      	bls.n	80084de <_free_r+0x42>
 80084cc:	6820      	ldr	r0, [r4, #0]
 80084ce:	1821      	adds	r1, r4, r0
 80084d0:	428b      	cmp	r3, r1
 80084d2:	bf01      	itttt	eq
 80084d4:	6819      	ldreq	r1, [r3, #0]
 80084d6:	685b      	ldreq	r3, [r3, #4]
 80084d8:	1809      	addeq	r1, r1, r0
 80084da:	6021      	streq	r1, [r4, #0]
 80084dc:	e7ed      	b.n	80084ba <_free_r+0x1e>
 80084de:	461a      	mov	r2, r3
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	b10b      	cbz	r3, 80084e8 <_free_r+0x4c>
 80084e4:	42a3      	cmp	r3, r4
 80084e6:	d9fa      	bls.n	80084de <_free_r+0x42>
 80084e8:	6811      	ldr	r1, [r2, #0]
 80084ea:	1850      	adds	r0, r2, r1
 80084ec:	42a0      	cmp	r0, r4
 80084ee:	d10b      	bne.n	8008508 <_free_r+0x6c>
 80084f0:	6820      	ldr	r0, [r4, #0]
 80084f2:	4401      	add	r1, r0
 80084f4:	1850      	adds	r0, r2, r1
 80084f6:	4283      	cmp	r3, r0
 80084f8:	6011      	str	r1, [r2, #0]
 80084fa:	d1e0      	bne.n	80084be <_free_r+0x22>
 80084fc:	6818      	ldr	r0, [r3, #0]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	6053      	str	r3, [r2, #4]
 8008502:	4408      	add	r0, r1
 8008504:	6010      	str	r0, [r2, #0]
 8008506:	e7da      	b.n	80084be <_free_r+0x22>
 8008508:	d902      	bls.n	8008510 <_free_r+0x74>
 800850a:	230c      	movs	r3, #12
 800850c:	602b      	str	r3, [r5, #0]
 800850e:	e7d6      	b.n	80084be <_free_r+0x22>
 8008510:	6820      	ldr	r0, [r4, #0]
 8008512:	1821      	adds	r1, r4, r0
 8008514:	428b      	cmp	r3, r1
 8008516:	bf04      	itt	eq
 8008518:	6819      	ldreq	r1, [r3, #0]
 800851a:	685b      	ldreq	r3, [r3, #4]
 800851c:	6063      	str	r3, [r4, #4]
 800851e:	bf04      	itt	eq
 8008520:	1809      	addeq	r1, r1, r0
 8008522:	6021      	streq	r1, [r4, #0]
 8008524:	6054      	str	r4, [r2, #4]
 8008526:	e7ca      	b.n	80084be <_free_r+0x22>
 8008528:	bd38      	pop	{r3, r4, r5, pc}
 800852a:	bf00      	nop
 800852c:	2407e458 	.word	0x2407e458

08008530 <malloc>:
 8008530:	4b02      	ldr	r3, [pc, #8]	@ (800853c <malloc+0xc>)
 8008532:	4601      	mov	r1, r0
 8008534:	6818      	ldr	r0, [r3, #0]
 8008536:	f000 b825 	b.w	8008584 <_malloc_r>
 800853a:	bf00      	nop
 800853c:	2400001c 	.word	0x2400001c

08008540 <sbrk_aligned>:
 8008540:	b570      	push	{r4, r5, r6, lr}
 8008542:	4e0f      	ldr	r6, [pc, #60]	@ (8008580 <sbrk_aligned+0x40>)
 8008544:	460c      	mov	r4, r1
 8008546:	6831      	ldr	r1, [r6, #0]
 8008548:	4605      	mov	r5, r0
 800854a:	b911      	cbnz	r1, 8008552 <sbrk_aligned+0x12>
 800854c:	f000 f964 	bl	8008818 <_sbrk_r>
 8008550:	6030      	str	r0, [r6, #0]
 8008552:	4621      	mov	r1, r4
 8008554:	4628      	mov	r0, r5
 8008556:	f000 f95f 	bl	8008818 <_sbrk_r>
 800855a:	1c43      	adds	r3, r0, #1
 800855c:	d103      	bne.n	8008566 <sbrk_aligned+0x26>
 800855e:	f04f 34ff 	mov.w	r4, #4294967295
 8008562:	4620      	mov	r0, r4
 8008564:	bd70      	pop	{r4, r5, r6, pc}
 8008566:	1cc4      	adds	r4, r0, #3
 8008568:	f024 0403 	bic.w	r4, r4, #3
 800856c:	42a0      	cmp	r0, r4
 800856e:	d0f8      	beq.n	8008562 <sbrk_aligned+0x22>
 8008570:	1a21      	subs	r1, r4, r0
 8008572:	4628      	mov	r0, r5
 8008574:	f000 f950 	bl	8008818 <_sbrk_r>
 8008578:	3001      	adds	r0, #1
 800857a:	d1f2      	bne.n	8008562 <sbrk_aligned+0x22>
 800857c:	e7ef      	b.n	800855e <sbrk_aligned+0x1e>
 800857e:	bf00      	nop
 8008580:	2407e454 	.word	0x2407e454

08008584 <_malloc_r>:
 8008584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008588:	1ccd      	adds	r5, r1, #3
 800858a:	f025 0503 	bic.w	r5, r5, #3
 800858e:	3508      	adds	r5, #8
 8008590:	2d0c      	cmp	r5, #12
 8008592:	bf38      	it	cc
 8008594:	250c      	movcc	r5, #12
 8008596:	2d00      	cmp	r5, #0
 8008598:	4606      	mov	r6, r0
 800859a:	db01      	blt.n	80085a0 <_malloc_r+0x1c>
 800859c:	42a9      	cmp	r1, r5
 800859e:	d904      	bls.n	80085aa <_malloc_r+0x26>
 80085a0:	230c      	movs	r3, #12
 80085a2:	6033      	str	r3, [r6, #0]
 80085a4:	2000      	movs	r0, #0
 80085a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008680 <_malloc_r+0xfc>
 80085ae:	f000 f869 	bl	8008684 <__malloc_lock>
 80085b2:	f8d8 3000 	ldr.w	r3, [r8]
 80085b6:	461c      	mov	r4, r3
 80085b8:	bb44      	cbnz	r4, 800860c <_malloc_r+0x88>
 80085ba:	4629      	mov	r1, r5
 80085bc:	4630      	mov	r0, r6
 80085be:	f7ff ffbf 	bl	8008540 <sbrk_aligned>
 80085c2:	1c43      	adds	r3, r0, #1
 80085c4:	4604      	mov	r4, r0
 80085c6:	d158      	bne.n	800867a <_malloc_r+0xf6>
 80085c8:	f8d8 4000 	ldr.w	r4, [r8]
 80085cc:	4627      	mov	r7, r4
 80085ce:	2f00      	cmp	r7, #0
 80085d0:	d143      	bne.n	800865a <_malloc_r+0xd6>
 80085d2:	2c00      	cmp	r4, #0
 80085d4:	d04b      	beq.n	800866e <_malloc_r+0xea>
 80085d6:	6823      	ldr	r3, [r4, #0]
 80085d8:	4639      	mov	r1, r7
 80085da:	4630      	mov	r0, r6
 80085dc:	eb04 0903 	add.w	r9, r4, r3
 80085e0:	f000 f91a 	bl	8008818 <_sbrk_r>
 80085e4:	4581      	cmp	r9, r0
 80085e6:	d142      	bne.n	800866e <_malloc_r+0xea>
 80085e8:	6821      	ldr	r1, [r4, #0]
 80085ea:	1a6d      	subs	r5, r5, r1
 80085ec:	4629      	mov	r1, r5
 80085ee:	4630      	mov	r0, r6
 80085f0:	f7ff ffa6 	bl	8008540 <sbrk_aligned>
 80085f4:	3001      	adds	r0, #1
 80085f6:	d03a      	beq.n	800866e <_malloc_r+0xea>
 80085f8:	6823      	ldr	r3, [r4, #0]
 80085fa:	442b      	add	r3, r5
 80085fc:	6023      	str	r3, [r4, #0]
 80085fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008602:	685a      	ldr	r2, [r3, #4]
 8008604:	bb62      	cbnz	r2, 8008660 <_malloc_r+0xdc>
 8008606:	f8c8 7000 	str.w	r7, [r8]
 800860a:	e00f      	b.n	800862c <_malloc_r+0xa8>
 800860c:	6822      	ldr	r2, [r4, #0]
 800860e:	1b52      	subs	r2, r2, r5
 8008610:	d420      	bmi.n	8008654 <_malloc_r+0xd0>
 8008612:	2a0b      	cmp	r2, #11
 8008614:	d917      	bls.n	8008646 <_malloc_r+0xc2>
 8008616:	1961      	adds	r1, r4, r5
 8008618:	42a3      	cmp	r3, r4
 800861a:	6025      	str	r5, [r4, #0]
 800861c:	bf18      	it	ne
 800861e:	6059      	strne	r1, [r3, #4]
 8008620:	6863      	ldr	r3, [r4, #4]
 8008622:	bf08      	it	eq
 8008624:	f8c8 1000 	streq.w	r1, [r8]
 8008628:	5162      	str	r2, [r4, r5]
 800862a:	604b      	str	r3, [r1, #4]
 800862c:	4630      	mov	r0, r6
 800862e:	f000 f82f 	bl	8008690 <__malloc_unlock>
 8008632:	f104 000b 	add.w	r0, r4, #11
 8008636:	1d23      	adds	r3, r4, #4
 8008638:	f020 0007 	bic.w	r0, r0, #7
 800863c:	1ac2      	subs	r2, r0, r3
 800863e:	bf1c      	itt	ne
 8008640:	1a1b      	subne	r3, r3, r0
 8008642:	50a3      	strne	r3, [r4, r2]
 8008644:	e7af      	b.n	80085a6 <_malloc_r+0x22>
 8008646:	6862      	ldr	r2, [r4, #4]
 8008648:	42a3      	cmp	r3, r4
 800864a:	bf0c      	ite	eq
 800864c:	f8c8 2000 	streq.w	r2, [r8]
 8008650:	605a      	strne	r2, [r3, #4]
 8008652:	e7eb      	b.n	800862c <_malloc_r+0xa8>
 8008654:	4623      	mov	r3, r4
 8008656:	6864      	ldr	r4, [r4, #4]
 8008658:	e7ae      	b.n	80085b8 <_malloc_r+0x34>
 800865a:	463c      	mov	r4, r7
 800865c:	687f      	ldr	r7, [r7, #4]
 800865e:	e7b6      	b.n	80085ce <_malloc_r+0x4a>
 8008660:	461a      	mov	r2, r3
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	42a3      	cmp	r3, r4
 8008666:	d1fb      	bne.n	8008660 <_malloc_r+0xdc>
 8008668:	2300      	movs	r3, #0
 800866a:	6053      	str	r3, [r2, #4]
 800866c:	e7de      	b.n	800862c <_malloc_r+0xa8>
 800866e:	230c      	movs	r3, #12
 8008670:	6033      	str	r3, [r6, #0]
 8008672:	4630      	mov	r0, r6
 8008674:	f000 f80c 	bl	8008690 <__malloc_unlock>
 8008678:	e794      	b.n	80085a4 <_malloc_r+0x20>
 800867a:	6005      	str	r5, [r0, #0]
 800867c:	e7d6      	b.n	800862c <_malloc_r+0xa8>
 800867e:	bf00      	nop
 8008680:	2407e458 	.word	0x2407e458

08008684 <__malloc_lock>:
 8008684:	4801      	ldr	r0, [pc, #4]	@ (800868c <__malloc_lock+0x8>)
 8008686:	f7ff bee8 	b.w	800845a <__retarget_lock_acquire_recursive>
 800868a:	bf00      	nop
 800868c:	2407e450 	.word	0x2407e450

08008690 <__malloc_unlock>:
 8008690:	4801      	ldr	r0, [pc, #4]	@ (8008698 <__malloc_unlock+0x8>)
 8008692:	f7ff bee3 	b.w	800845c <__retarget_lock_release_recursive>
 8008696:	bf00      	nop
 8008698:	2407e450 	.word	0x2407e450

0800869c <__sflush_r>:
 800869c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80086a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086a4:	0716      	lsls	r6, r2, #28
 80086a6:	4605      	mov	r5, r0
 80086a8:	460c      	mov	r4, r1
 80086aa:	d454      	bmi.n	8008756 <__sflush_r+0xba>
 80086ac:	684b      	ldr	r3, [r1, #4]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	dc02      	bgt.n	80086b8 <__sflush_r+0x1c>
 80086b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	dd48      	ble.n	800874a <__sflush_r+0xae>
 80086b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086ba:	2e00      	cmp	r6, #0
 80086bc:	d045      	beq.n	800874a <__sflush_r+0xae>
 80086be:	2300      	movs	r3, #0
 80086c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80086c4:	682f      	ldr	r7, [r5, #0]
 80086c6:	6a21      	ldr	r1, [r4, #32]
 80086c8:	602b      	str	r3, [r5, #0]
 80086ca:	d030      	beq.n	800872e <__sflush_r+0x92>
 80086cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80086ce:	89a3      	ldrh	r3, [r4, #12]
 80086d0:	0759      	lsls	r1, r3, #29
 80086d2:	d505      	bpl.n	80086e0 <__sflush_r+0x44>
 80086d4:	6863      	ldr	r3, [r4, #4]
 80086d6:	1ad2      	subs	r2, r2, r3
 80086d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086da:	b10b      	cbz	r3, 80086e0 <__sflush_r+0x44>
 80086dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086de:	1ad2      	subs	r2, r2, r3
 80086e0:	2300      	movs	r3, #0
 80086e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086e4:	6a21      	ldr	r1, [r4, #32]
 80086e6:	4628      	mov	r0, r5
 80086e8:	47b0      	blx	r6
 80086ea:	1c43      	adds	r3, r0, #1
 80086ec:	89a3      	ldrh	r3, [r4, #12]
 80086ee:	d106      	bne.n	80086fe <__sflush_r+0x62>
 80086f0:	6829      	ldr	r1, [r5, #0]
 80086f2:	291d      	cmp	r1, #29
 80086f4:	d82b      	bhi.n	800874e <__sflush_r+0xb2>
 80086f6:	4a2a      	ldr	r2, [pc, #168]	@ (80087a0 <__sflush_r+0x104>)
 80086f8:	40ca      	lsrs	r2, r1
 80086fa:	07d6      	lsls	r6, r2, #31
 80086fc:	d527      	bpl.n	800874e <__sflush_r+0xb2>
 80086fe:	2200      	movs	r2, #0
 8008700:	6062      	str	r2, [r4, #4]
 8008702:	04d9      	lsls	r1, r3, #19
 8008704:	6922      	ldr	r2, [r4, #16]
 8008706:	6022      	str	r2, [r4, #0]
 8008708:	d504      	bpl.n	8008714 <__sflush_r+0x78>
 800870a:	1c42      	adds	r2, r0, #1
 800870c:	d101      	bne.n	8008712 <__sflush_r+0x76>
 800870e:	682b      	ldr	r3, [r5, #0]
 8008710:	b903      	cbnz	r3, 8008714 <__sflush_r+0x78>
 8008712:	6560      	str	r0, [r4, #84]	@ 0x54
 8008714:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008716:	602f      	str	r7, [r5, #0]
 8008718:	b1b9      	cbz	r1, 800874a <__sflush_r+0xae>
 800871a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800871e:	4299      	cmp	r1, r3
 8008720:	d002      	beq.n	8008728 <__sflush_r+0x8c>
 8008722:	4628      	mov	r0, r5
 8008724:	f7ff feba 	bl	800849c <_free_r>
 8008728:	2300      	movs	r3, #0
 800872a:	6363      	str	r3, [r4, #52]	@ 0x34
 800872c:	e00d      	b.n	800874a <__sflush_r+0xae>
 800872e:	2301      	movs	r3, #1
 8008730:	4628      	mov	r0, r5
 8008732:	47b0      	blx	r6
 8008734:	4602      	mov	r2, r0
 8008736:	1c50      	adds	r0, r2, #1
 8008738:	d1c9      	bne.n	80086ce <__sflush_r+0x32>
 800873a:	682b      	ldr	r3, [r5, #0]
 800873c:	2b00      	cmp	r3, #0
 800873e:	d0c6      	beq.n	80086ce <__sflush_r+0x32>
 8008740:	2b1d      	cmp	r3, #29
 8008742:	d001      	beq.n	8008748 <__sflush_r+0xac>
 8008744:	2b16      	cmp	r3, #22
 8008746:	d11e      	bne.n	8008786 <__sflush_r+0xea>
 8008748:	602f      	str	r7, [r5, #0]
 800874a:	2000      	movs	r0, #0
 800874c:	e022      	b.n	8008794 <__sflush_r+0xf8>
 800874e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008752:	b21b      	sxth	r3, r3
 8008754:	e01b      	b.n	800878e <__sflush_r+0xf2>
 8008756:	690f      	ldr	r7, [r1, #16]
 8008758:	2f00      	cmp	r7, #0
 800875a:	d0f6      	beq.n	800874a <__sflush_r+0xae>
 800875c:	0793      	lsls	r3, r2, #30
 800875e:	680e      	ldr	r6, [r1, #0]
 8008760:	bf08      	it	eq
 8008762:	694b      	ldreq	r3, [r1, #20]
 8008764:	600f      	str	r7, [r1, #0]
 8008766:	bf18      	it	ne
 8008768:	2300      	movne	r3, #0
 800876a:	eba6 0807 	sub.w	r8, r6, r7
 800876e:	608b      	str	r3, [r1, #8]
 8008770:	f1b8 0f00 	cmp.w	r8, #0
 8008774:	dde9      	ble.n	800874a <__sflush_r+0xae>
 8008776:	6a21      	ldr	r1, [r4, #32]
 8008778:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800877a:	4643      	mov	r3, r8
 800877c:	463a      	mov	r2, r7
 800877e:	4628      	mov	r0, r5
 8008780:	47b0      	blx	r6
 8008782:	2800      	cmp	r0, #0
 8008784:	dc08      	bgt.n	8008798 <__sflush_r+0xfc>
 8008786:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800878a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800878e:	81a3      	strh	r3, [r4, #12]
 8008790:	f04f 30ff 	mov.w	r0, #4294967295
 8008794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008798:	4407      	add	r7, r0
 800879a:	eba8 0800 	sub.w	r8, r8, r0
 800879e:	e7e7      	b.n	8008770 <__sflush_r+0xd4>
 80087a0:	20400001 	.word	0x20400001

080087a4 <_fflush_r>:
 80087a4:	b538      	push	{r3, r4, r5, lr}
 80087a6:	690b      	ldr	r3, [r1, #16]
 80087a8:	4605      	mov	r5, r0
 80087aa:	460c      	mov	r4, r1
 80087ac:	b913      	cbnz	r3, 80087b4 <_fflush_r+0x10>
 80087ae:	2500      	movs	r5, #0
 80087b0:	4628      	mov	r0, r5
 80087b2:	bd38      	pop	{r3, r4, r5, pc}
 80087b4:	b118      	cbz	r0, 80087be <_fflush_r+0x1a>
 80087b6:	6a03      	ldr	r3, [r0, #32]
 80087b8:	b90b      	cbnz	r3, 80087be <_fflush_r+0x1a>
 80087ba:	f7ff fd5b 	bl	8008274 <__sinit>
 80087be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d0f3      	beq.n	80087ae <_fflush_r+0xa>
 80087c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80087c8:	07d0      	lsls	r0, r2, #31
 80087ca:	d404      	bmi.n	80087d6 <_fflush_r+0x32>
 80087cc:	0599      	lsls	r1, r3, #22
 80087ce:	d402      	bmi.n	80087d6 <_fflush_r+0x32>
 80087d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087d2:	f7ff fe42 	bl	800845a <__retarget_lock_acquire_recursive>
 80087d6:	4628      	mov	r0, r5
 80087d8:	4621      	mov	r1, r4
 80087da:	f7ff ff5f 	bl	800869c <__sflush_r>
 80087de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087e0:	07da      	lsls	r2, r3, #31
 80087e2:	4605      	mov	r5, r0
 80087e4:	d4e4      	bmi.n	80087b0 <_fflush_r+0xc>
 80087e6:	89a3      	ldrh	r3, [r4, #12]
 80087e8:	059b      	lsls	r3, r3, #22
 80087ea:	d4e1      	bmi.n	80087b0 <_fflush_r+0xc>
 80087ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087ee:	f7ff fe35 	bl	800845c <__retarget_lock_release_recursive>
 80087f2:	e7dd      	b.n	80087b0 <_fflush_r+0xc>

080087f4 <fiprintf>:
 80087f4:	b40e      	push	{r1, r2, r3}
 80087f6:	b503      	push	{r0, r1, lr}
 80087f8:	4601      	mov	r1, r0
 80087fa:	ab03      	add	r3, sp, #12
 80087fc:	4805      	ldr	r0, [pc, #20]	@ (8008814 <fiprintf+0x20>)
 80087fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008802:	6800      	ldr	r0, [r0, #0]
 8008804:	9301      	str	r3, [sp, #4]
 8008806:	f000 f847 	bl	8008898 <_vfiprintf_r>
 800880a:	b002      	add	sp, #8
 800880c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008810:	b003      	add	sp, #12
 8008812:	4770      	bx	lr
 8008814:	2400001c 	.word	0x2400001c

08008818 <_sbrk_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	4d06      	ldr	r5, [pc, #24]	@ (8008834 <_sbrk_r+0x1c>)
 800881c:	2300      	movs	r3, #0
 800881e:	4604      	mov	r4, r0
 8008820:	4608      	mov	r0, r1
 8008822:	602b      	str	r3, [r5, #0]
 8008824:	f7f9 f91a 	bl	8001a5c <_sbrk>
 8008828:	1c43      	adds	r3, r0, #1
 800882a:	d102      	bne.n	8008832 <_sbrk_r+0x1a>
 800882c:	682b      	ldr	r3, [r5, #0]
 800882e:	b103      	cbz	r3, 8008832 <_sbrk_r+0x1a>
 8008830:	6023      	str	r3, [r4, #0]
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	2407e44c 	.word	0x2407e44c

08008838 <abort>:
 8008838:	b508      	push	{r3, lr}
 800883a:	2006      	movs	r0, #6
 800883c:	f000 fb8c 	bl	8008f58 <raise>
 8008840:	2001      	movs	r0, #1
 8008842:	f7f9 f8db 	bl	80019fc <_exit>

08008846 <__sfputc_r>:
 8008846:	6893      	ldr	r3, [r2, #8]
 8008848:	3b01      	subs	r3, #1
 800884a:	2b00      	cmp	r3, #0
 800884c:	b410      	push	{r4}
 800884e:	6093      	str	r3, [r2, #8]
 8008850:	da08      	bge.n	8008864 <__sfputc_r+0x1e>
 8008852:	6994      	ldr	r4, [r2, #24]
 8008854:	42a3      	cmp	r3, r4
 8008856:	db01      	blt.n	800885c <__sfputc_r+0x16>
 8008858:	290a      	cmp	r1, #10
 800885a:	d103      	bne.n	8008864 <__sfputc_r+0x1e>
 800885c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008860:	f000 babe 	b.w	8008de0 <__swbuf_r>
 8008864:	6813      	ldr	r3, [r2, #0]
 8008866:	1c58      	adds	r0, r3, #1
 8008868:	6010      	str	r0, [r2, #0]
 800886a:	7019      	strb	r1, [r3, #0]
 800886c:	4608      	mov	r0, r1
 800886e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008872:	4770      	bx	lr

08008874 <__sfputs_r>:
 8008874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008876:	4606      	mov	r6, r0
 8008878:	460f      	mov	r7, r1
 800887a:	4614      	mov	r4, r2
 800887c:	18d5      	adds	r5, r2, r3
 800887e:	42ac      	cmp	r4, r5
 8008880:	d101      	bne.n	8008886 <__sfputs_r+0x12>
 8008882:	2000      	movs	r0, #0
 8008884:	e007      	b.n	8008896 <__sfputs_r+0x22>
 8008886:	f814 1b01 	ldrb.w	r1, [r4], #1
 800888a:	463a      	mov	r2, r7
 800888c:	4630      	mov	r0, r6
 800888e:	f7ff ffda 	bl	8008846 <__sfputc_r>
 8008892:	1c43      	adds	r3, r0, #1
 8008894:	d1f3      	bne.n	800887e <__sfputs_r+0xa>
 8008896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008898 <_vfiprintf_r>:
 8008898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800889c:	460d      	mov	r5, r1
 800889e:	b09d      	sub	sp, #116	@ 0x74
 80088a0:	4614      	mov	r4, r2
 80088a2:	4698      	mov	r8, r3
 80088a4:	4606      	mov	r6, r0
 80088a6:	b118      	cbz	r0, 80088b0 <_vfiprintf_r+0x18>
 80088a8:	6a03      	ldr	r3, [r0, #32]
 80088aa:	b90b      	cbnz	r3, 80088b0 <_vfiprintf_r+0x18>
 80088ac:	f7ff fce2 	bl	8008274 <__sinit>
 80088b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088b2:	07d9      	lsls	r1, r3, #31
 80088b4:	d405      	bmi.n	80088c2 <_vfiprintf_r+0x2a>
 80088b6:	89ab      	ldrh	r3, [r5, #12]
 80088b8:	059a      	lsls	r2, r3, #22
 80088ba:	d402      	bmi.n	80088c2 <_vfiprintf_r+0x2a>
 80088bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088be:	f7ff fdcc 	bl	800845a <__retarget_lock_acquire_recursive>
 80088c2:	89ab      	ldrh	r3, [r5, #12]
 80088c4:	071b      	lsls	r3, r3, #28
 80088c6:	d501      	bpl.n	80088cc <_vfiprintf_r+0x34>
 80088c8:	692b      	ldr	r3, [r5, #16]
 80088ca:	b99b      	cbnz	r3, 80088f4 <_vfiprintf_r+0x5c>
 80088cc:	4629      	mov	r1, r5
 80088ce:	4630      	mov	r0, r6
 80088d0:	f000 fac4 	bl	8008e5c <__swsetup_r>
 80088d4:	b170      	cbz	r0, 80088f4 <_vfiprintf_r+0x5c>
 80088d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80088d8:	07dc      	lsls	r4, r3, #31
 80088da:	d504      	bpl.n	80088e6 <_vfiprintf_r+0x4e>
 80088dc:	f04f 30ff 	mov.w	r0, #4294967295
 80088e0:	b01d      	add	sp, #116	@ 0x74
 80088e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088e6:	89ab      	ldrh	r3, [r5, #12]
 80088e8:	0598      	lsls	r0, r3, #22
 80088ea:	d4f7      	bmi.n	80088dc <_vfiprintf_r+0x44>
 80088ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80088ee:	f7ff fdb5 	bl	800845c <__retarget_lock_release_recursive>
 80088f2:	e7f3      	b.n	80088dc <_vfiprintf_r+0x44>
 80088f4:	2300      	movs	r3, #0
 80088f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80088f8:	2320      	movs	r3, #32
 80088fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8008902:	2330      	movs	r3, #48	@ 0x30
 8008904:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008ab4 <_vfiprintf_r+0x21c>
 8008908:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800890c:	f04f 0901 	mov.w	r9, #1
 8008910:	4623      	mov	r3, r4
 8008912:	469a      	mov	sl, r3
 8008914:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008918:	b10a      	cbz	r2, 800891e <_vfiprintf_r+0x86>
 800891a:	2a25      	cmp	r2, #37	@ 0x25
 800891c:	d1f9      	bne.n	8008912 <_vfiprintf_r+0x7a>
 800891e:	ebba 0b04 	subs.w	fp, sl, r4
 8008922:	d00b      	beq.n	800893c <_vfiprintf_r+0xa4>
 8008924:	465b      	mov	r3, fp
 8008926:	4622      	mov	r2, r4
 8008928:	4629      	mov	r1, r5
 800892a:	4630      	mov	r0, r6
 800892c:	f7ff ffa2 	bl	8008874 <__sfputs_r>
 8008930:	3001      	adds	r0, #1
 8008932:	f000 80a7 	beq.w	8008a84 <_vfiprintf_r+0x1ec>
 8008936:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008938:	445a      	add	r2, fp
 800893a:	9209      	str	r2, [sp, #36]	@ 0x24
 800893c:	f89a 3000 	ldrb.w	r3, [sl]
 8008940:	2b00      	cmp	r3, #0
 8008942:	f000 809f 	beq.w	8008a84 <_vfiprintf_r+0x1ec>
 8008946:	2300      	movs	r3, #0
 8008948:	f04f 32ff 	mov.w	r2, #4294967295
 800894c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008950:	f10a 0a01 	add.w	sl, sl, #1
 8008954:	9304      	str	r3, [sp, #16]
 8008956:	9307      	str	r3, [sp, #28]
 8008958:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800895c:	931a      	str	r3, [sp, #104]	@ 0x68
 800895e:	4654      	mov	r4, sl
 8008960:	2205      	movs	r2, #5
 8008962:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008966:	4853      	ldr	r0, [pc, #332]	@ (8008ab4 <_vfiprintf_r+0x21c>)
 8008968:	f7f7 fd1a 	bl	80003a0 <memchr>
 800896c:	9a04      	ldr	r2, [sp, #16]
 800896e:	b9d8      	cbnz	r0, 80089a8 <_vfiprintf_r+0x110>
 8008970:	06d1      	lsls	r1, r2, #27
 8008972:	bf44      	itt	mi
 8008974:	2320      	movmi	r3, #32
 8008976:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800897a:	0713      	lsls	r3, r2, #28
 800897c:	bf44      	itt	mi
 800897e:	232b      	movmi	r3, #43	@ 0x2b
 8008980:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008984:	f89a 3000 	ldrb.w	r3, [sl]
 8008988:	2b2a      	cmp	r3, #42	@ 0x2a
 800898a:	d015      	beq.n	80089b8 <_vfiprintf_r+0x120>
 800898c:	9a07      	ldr	r2, [sp, #28]
 800898e:	4654      	mov	r4, sl
 8008990:	2000      	movs	r0, #0
 8008992:	f04f 0c0a 	mov.w	ip, #10
 8008996:	4621      	mov	r1, r4
 8008998:	f811 3b01 	ldrb.w	r3, [r1], #1
 800899c:	3b30      	subs	r3, #48	@ 0x30
 800899e:	2b09      	cmp	r3, #9
 80089a0:	d94b      	bls.n	8008a3a <_vfiprintf_r+0x1a2>
 80089a2:	b1b0      	cbz	r0, 80089d2 <_vfiprintf_r+0x13a>
 80089a4:	9207      	str	r2, [sp, #28]
 80089a6:	e014      	b.n	80089d2 <_vfiprintf_r+0x13a>
 80089a8:	eba0 0308 	sub.w	r3, r0, r8
 80089ac:	fa09 f303 	lsl.w	r3, r9, r3
 80089b0:	4313      	orrs	r3, r2
 80089b2:	9304      	str	r3, [sp, #16]
 80089b4:	46a2      	mov	sl, r4
 80089b6:	e7d2      	b.n	800895e <_vfiprintf_r+0xc6>
 80089b8:	9b03      	ldr	r3, [sp, #12]
 80089ba:	1d19      	adds	r1, r3, #4
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	9103      	str	r1, [sp, #12]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	bfbb      	ittet	lt
 80089c4:	425b      	neglt	r3, r3
 80089c6:	f042 0202 	orrlt.w	r2, r2, #2
 80089ca:	9307      	strge	r3, [sp, #28]
 80089cc:	9307      	strlt	r3, [sp, #28]
 80089ce:	bfb8      	it	lt
 80089d0:	9204      	strlt	r2, [sp, #16]
 80089d2:	7823      	ldrb	r3, [r4, #0]
 80089d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80089d6:	d10a      	bne.n	80089ee <_vfiprintf_r+0x156>
 80089d8:	7863      	ldrb	r3, [r4, #1]
 80089da:	2b2a      	cmp	r3, #42	@ 0x2a
 80089dc:	d132      	bne.n	8008a44 <_vfiprintf_r+0x1ac>
 80089de:	9b03      	ldr	r3, [sp, #12]
 80089e0:	1d1a      	adds	r2, r3, #4
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	9203      	str	r2, [sp, #12]
 80089e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089ea:	3402      	adds	r4, #2
 80089ec:	9305      	str	r3, [sp, #20]
 80089ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008ac4 <_vfiprintf_r+0x22c>
 80089f2:	7821      	ldrb	r1, [r4, #0]
 80089f4:	2203      	movs	r2, #3
 80089f6:	4650      	mov	r0, sl
 80089f8:	f7f7 fcd2 	bl	80003a0 <memchr>
 80089fc:	b138      	cbz	r0, 8008a0e <_vfiprintf_r+0x176>
 80089fe:	9b04      	ldr	r3, [sp, #16]
 8008a00:	eba0 000a 	sub.w	r0, r0, sl
 8008a04:	2240      	movs	r2, #64	@ 0x40
 8008a06:	4082      	lsls	r2, r0
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	3401      	adds	r4, #1
 8008a0c:	9304      	str	r3, [sp, #16]
 8008a0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a12:	4829      	ldr	r0, [pc, #164]	@ (8008ab8 <_vfiprintf_r+0x220>)
 8008a14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a18:	2206      	movs	r2, #6
 8008a1a:	f7f7 fcc1 	bl	80003a0 <memchr>
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	d03f      	beq.n	8008aa2 <_vfiprintf_r+0x20a>
 8008a22:	4b26      	ldr	r3, [pc, #152]	@ (8008abc <_vfiprintf_r+0x224>)
 8008a24:	bb1b      	cbnz	r3, 8008a6e <_vfiprintf_r+0x1d6>
 8008a26:	9b03      	ldr	r3, [sp, #12]
 8008a28:	3307      	adds	r3, #7
 8008a2a:	f023 0307 	bic.w	r3, r3, #7
 8008a2e:	3308      	adds	r3, #8
 8008a30:	9303      	str	r3, [sp, #12]
 8008a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a34:	443b      	add	r3, r7
 8008a36:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a38:	e76a      	b.n	8008910 <_vfiprintf_r+0x78>
 8008a3a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a3e:	460c      	mov	r4, r1
 8008a40:	2001      	movs	r0, #1
 8008a42:	e7a8      	b.n	8008996 <_vfiprintf_r+0xfe>
 8008a44:	2300      	movs	r3, #0
 8008a46:	3401      	adds	r4, #1
 8008a48:	9305      	str	r3, [sp, #20]
 8008a4a:	4619      	mov	r1, r3
 8008a4c:	f04f 0c0a 	mov.w	ip, #10
 8008a50:	4620      	mov	r0, r4
 8008a52:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a56:	3a30      	subs	r2, #48	@ 0x30
 8008a58:	2a09      	cmp	r2, #9
 8008a5a:	d903      	bls.n	8008a64 <_vfiprintf_r+0x1cc>
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d0c6      	beq.n	80089ee <_vfiprintf_r+0x156>
 8008a60:	9105      	str	r1, [sp, #20]
 8008a62:	e7c4      	b.n	80089ee <_vfiprintf_r+0x156>
 8008a64:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a68:	4604      	mov	r4, r0
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	e7f0      	b.n	8008a50 <_vfiprintf_r+0x1b8>
 8008a6e:	ab03      	add	r3, sp, #12
 8008a70:	9300      	str	r3, [sp, #0]
 8008a72:	462a      	mov	r2, r5
 8008a74:	4b12      	ldr	r3, [pc, #72]	@ (8008ac0 <_vfiprintf_r+0x228>)
 8008a76:	a904      	add	r1, sp, #16
 8008a78:	4630      	mov	r0, r6
 8008a7a:	f3af 8000 	nop.w
 8008a7e:	4607      	mov	r7, r0
 8008a80:	1c78      	adds	r0, r7, #1
 8008a82:	d1d6      	bne.n	8008a32 <_vfiprintf_r+0x19a>
 8008a84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008a86:	07d9      	lsls	r1, r3, #31
 8008a88:	d405      	bmi.n	8008a96 <_vfiprintf_r+0x1fe>
 8008a8a:	89ab      	ldrh	r3, [r5, #12]
 8008a8c:	059a      	lsls	r2, r3, #22
 8008a8e:	d402      	bmi.n	8008a96 <_vfiprintf_r+0x1fe>
 8008a90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008a92:	f7ff fce3 	bl	800845c <__retarget_lock_release_recursive>
 8008a96:	89ab      	ldrh	r3, [r5, #12]
 8008a98:	065b      	lsls	r3, r3, #25
 8008a9a:	f53f af1f 	bmi.w	80088dc <_vfiprintf_r+0x44>
 8008a9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008aa0:	e71e      	b.n	80088e0 <_vfiprintf_r+0x48>
 8008aa2:	ab03      	add	r3, sp, #12
 8008aa4:	9300      	str	r3, [sp, #0]
 8008aa6:	462a      	mov	r2, r5
 8008aa8:	4b05      	ldr	r3, [pc, #20]	@ (8008ac0 <_vfiprintf_r+0x228>)
 8008aaa:	a904      	add	r1, sp, #16
 8008aac:	4630      	mov	r0, r6
 8008aae:	f000 f879 	bl	8008ba4 <_printf_i>
 8008ab2:	e7e4      	b.n	8008a7e <_vfiprintf_r+0x1e6>
 8008ab4:	08080a5b 	.word	0x08080a5b
 8008ab8:	08080a65 	.word	0x08080a65
 8008abc:	00000000 	.word	0x00000000
 8008ac0:	08008875 	.word	0x08008875
 8008ac4:	08080a61 	.word	0x08080a61

08008ac8 <_printf_common>:
 8008ac8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008acc:	4616      	mov	r6, r2
 8008ace:	4698      	mov	r8, r3
 8008ad0:	688a      	ldr	r2, [r1, #8]
 8008ad2:	690b      	ldr	r3, [r1, #16]
 8008ad4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	bfb8      	it	lt
 8008adc:	4613      	movlt	r3, r2
 8008ade:	6033      	str	r3, [r6, #0]
 8008ae0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008ae4:	4607      	mov	r7, r0
 8008ae6:	460c      	mov	r4, r1
 8008ae8:	b10a      	cbz	r2, 8008aee <_printf_common+0x26>
 8008aea:	3301      	adds	r3, #1
 8008aec:	6033      	str	r3, [r6, #0]
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	0699      	lsls	r1, r3, #26
 8008af2:	bf42      	ittt	mi
 8008af4:	6833      	ldrmi	r3, [r6, #0]
 8008af6:	3302      	addmi	r3, #2
 8008af8:	6033      	strmi	r3, [r6, #0]
 8008afa:	6825      	ldr	r5, [r4, #0]
 8008afc:	f015 0506 	ands.w	r5, r5, #6
 8008b00:	d106      	bne.n	8008b10 <_printf_common+0x48>
 8008b02:	f104 0a19 	add.w	sl, r4, #25
 8008b06:	68e3      	ldr	r3, [r4, #12]
 8008b08:	6832      	ldr	r2, [r6, #0]
 8008b0a:	1a9b      	subs	r3, r3, r2
 8008b0c:	42ab      	cmp	r3, r5
 8008b0e:	dc26      	bgt.n	8008b5e <_printf_common+0x96>
 8008b10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008b14:	6822      	ldr	r2, [r4, #0]
 8008b16:	3b00      	subs	r3, #0
 8008b18:	bf18      	it	ne
 8008b1a:	2301      	movne	r3, #1
 8008b1c:	0692      	lsls	r2, r2, #26
 8008b1e:	d42b      	bmi.n	8008b78 <_printf_common+0xb0>
 8008b20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008b24:	4641      	mov	r1, r8
 8008b26:	4638      	mov	r0, r7
 8008b28:	47c8      	blx	r9
 8008b2a:	3001      	adds	r0, #1
 8008b2c:	d01e      	beq.n	8008b6c <_printf_common+0xa4>
 8008b2e:	6823      	ldr	r3, [r4, #0]
 8008b30:	6922      	ldr	r2, [r4, #16]
 8008b32:	f003 0306 	and.w	r3, r3, #6
 8008b36:	2b04      	cmp	r3, #4
 8008b38:	bf02      	ittt	eq
 8008b3a:	68e5      	ldreq	r5, [r4, #12]
 8008b3c:	6833      	ldreq	r3, [r6, #0]
 8008b3e:	1aed      	subeq	r5, r5, r3
 8008b40:	68a3      	ldr	r3, [r4, #8]
 8008b42:	bf0c      	ite	eq
 8008b44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008b48:	2500      	movne	r5, #0
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	bfc4      	itt	gt
 8008b4e:	1a9b      	subgt	r3, r3, r2
 8008b50:	18ed      	addgt	r5, r5, r3
 8008b52:	2600      	movs	r6, #0
 8008b54:	341a      	adds	r4, #26
 8008b56:	42b5      	cmp	r5, r6
 8008b58:	d11a      	bne.n	8008b90 <_printf_common+0xc8>
 8008b5a:	2000      	movs	r0, #0
 8008b5c:	e008      	b.n	8008b70 <_printf_common+0xa8>
 8008b5e:	2301      	movs	r3, #1
 8008b60:	4652      	mov	r2, sl
 8008b62:	4641      	mov	r1, r8
 8008b64:	4638      	mov	r0, r7
 8008b66:	47c8      	blx	r9
 8008b68:	3001      	adds	r0, #1
 8008b6a:	d103      	bne.n	8008b74 <_printf_common+0xac>
 8008b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b74:	3501      	adds	r5, #1
 8008b76:	e7c6      	b.n	8008b06 <_printf_common+0x3e>
 8008b78:	18e1      	adds	r1, r4, r3
 8008b7a:	1c5a      	adds	r2, r3, #1
 8008b7c:	2030      	movs	r0, #48	@ 0x30
 8008b7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008b82:	4422      	add	r2, r4
 8008b84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008b88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008b8c:	3302      	adds	r3, #2
 8008b8e:	e7c7      	b.n	8008b20 <_printf_common+0x58>
 8008b90:	2301      	movs	r3, #1
 8008b92:	4622      	mov	r2, r4
 8008b94:	4641      	mov	r1, r8
 8008b96:	4638      	mov	r0, r7
 8008b98:	47c8      	blx	r9
 8008b9a:	3001      	adds	r0, #1
 8008b9c:	d0e6      	beq.n	8008b6c <_printf_common+0xa4>
 8008b9e:	3601      	adds	r6, #1
 8008ba0:	e7d9      	b.n	8008b56 <_printf_common+0x8e>
	...

08008ba4 <_printf_i>:
 8008ba4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ba8:	7e0f      	ldrb	r7, [r1, #24]
 8008baa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008bac:	2f78      	cmp	r7, #120	@ 0x78
 8008bae:	4691      	mov	r9, r2
 8008bb0:	4680      	mov	r8, r0
 8008bb2:	460c      	mov	r4, r1
 8008bb4:	469a      	mov	sl, r3
 8008bb6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008bba:	d807      	bhi.n	8008bcc <_printf_i+0x28>
 8008bbc:	2f62      	cmp	r7, #98	@ 0x62
 8008bbe:	d80a      	bhi.n	8008bd6 <_printf_i+0x32>
 8008bc0:	2f00      	cmp	r7, #0
 8008bc2:	f000 80d1 	beq.w	8008d68 <_printf_i+0x1c4>
 8008bc6:	2f58      	cmp	r7, #88	@ 0x58
 8008bc8:	f000 80b8 	beq.w	8008d3c <_printf_i+0x198>
 8008bcc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008bd0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008bd4:	e03a      	b.n	8008c4c <_printf_i+0xa8>
 8008bd6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008bda:	2b15      	cmp	r3, #21
 8008bdc:	d8f6      	bhi.n	8008bcc <_printf_i+0x28>
 8008bde:	a101      	add	r1, pc, #4	@ (adr r1, 8008be4 <_printf_i+0x40>)
 8008be0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008be4:	08008c3d 	.word	0x08008c3d
 8008be8:	08008c51 	.word	0x08008c51
 8008bec:	08008bcd 	.word	0x08008bcd
 8008bf0:	08008bcd 	.word	0x08008bcd
 8008bf4:	08008bcd 	.word	0x08008bcd
 8008bf8:	08008bcd 	.word	0x08008bcd
 8008bfc:	08008c51 	.word	0x08008c51
 8008c00:	08008bcd 	.word	0x08008bcd
 8008c04:	08008bcd 	.word	0x08008bcd
 8008c08:	08008bcd 	.word	0x08008bcd
 8008c0c:	08008bcd 	.word	0x08008bcd
 8008c10:	08008d4f 	.word	0x08008d4f
 8008c14:	08008c7b 	.word	0x08008c7b
 8008c18:	08008d09 	.word	0x08008d09
 8008c1c:	08008bcd 	.word	0x08008bcd
 8008c20:	08008bcd 	.word	0x08008bcd
 8008c24:	08008d71 	.word	0x08008d71
 8008c28:	08008bcd 	.word	0x08008bcd
 8008c2c:	08008c7b 	.word	0x08008c7b
 8008c30:	08008bcd 	.word	0x08008bcd
 8008c34:	08008bcd 	.word	0x08008bcd
 8008c38:	08008d11 	.word	0x08008d11
 8008c3c:	6833      	ldr	r3, [r6, #0]
 8008c3e:	1d1a      	adds	r2, r3, #4
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	6032      	str	r2, [r6, #0]
 8008c44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	e09c      	b.n	8008d8a <_printf_i+0x1e6>
 8008c50:	6833      	ldr	r3, [r6, #0]
 8008c52:	6820      	ldr	r0, [r4, #0]
 8008c54:	1d19      	adds	r1, r3, #4
 8008c56:	6031      	str	r1, [r6, #0]
 8008c58:	0606      	lsls	r6, r0, #24
 8008c5a:	d501      	bpl.n	8008c60 <_printf_i+0xbc>
 8008c5c:	681d      	ldr	r5, [r3, #0]
 8008c5e:	e003      	b.n	8008c68 <_printf_i+0xc4>
 8008c60:	0645      	lsls	r5, r0, #25
 8008c62:	d5fb      	bpl.n	8008c5c <_printf_i+0xb8>
 8008c64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008c68:	2d00      	cmp	r5, #0
 8008c6a:	da03      	bge.n	8008c74 <_printf_i+0xd0>
 8008c6c:	232d      	movs	r3, #45	@ 0x2d
 8008c6e:	426d      	negs	r5, r5
 8008c70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008c74:	4858      	ldr	r0, [pc, #352]	@ (8008dd8 <_printf_i+0x234>)
 8008c76:	230a      	movs	r3, #10
 8008c78:	e011      	b.n	8008c9e <_printf_i+0xfa>
 8008c7a:	6821      	ldr	r1, [r4, #0]
 8008c7c:	6833      	ldr	r3, [r6, #0]
 8008c7e:	0608      	lsls	r0, r1, #24
 8008c80:	f853 5b04 	ldr.w	r5, [r3], #4
 8008c84:	d402      	bmi.n	8008c8c <_printf_i+0xe8>
 8008c86:	0649      	lsls	r1, r1, #25
 8008c88:	bf48      	it	mi
 8008c8a:	b2ad      	uxthmi	r5, r5
 8008c8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008c8e:	4852      	ldr	r0, [pc, #328]	@ (8008dd8 <_printf_i+0x234>)
 8008c90:	6033      	str	r3, [r6, #0]
 8008c92:	bf14      	ite	ne
 8008c94:	230a      	movne	r3, #10
 8008c96:	2308      	moveq	r3, #8
 8008c98:	2100      	movs	r1, #0
 8008c9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008c9e:	6866      	ldr	r6, [r4, #4]
 8008ca0:	60a6      	str	r6, [r4, #8]
 8008ca2:	2e00      	cmp	r6, #0
 8008ca4:	db05      	blt.n	8008cb2 <_printf_i+0x10e>
 8008ca6:	6821      	ldr	r1, [r4, #0]
 8008ca8:	432e      	orrs	r6, r5
 8008caa:	f021 0104 	bic.w	r1, r1, #4
 8008cae:	6021      	str	r1, [r4, #0]
 8008cb0:	d04b      	beq.n	8008d4a <_printf_i+0x1a6>
 8008cb2:	4616      	mov	r6, r2
 8008cb4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008cb8:	fb03 5711 	mls	r7, r3, r1, r5
 8008cbc:	5dc7      	ldrb	r7, [r0, r7]
 8008cbe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008cc2:	462f      	mov	r7, r5
 8008cc4:	42bb      	cmp	r3, r7
 8008cc6:	460d      	mov	r5, r1
 8008cc8:	d9f4      	bls.n	8008cb4 <_printf_i+0x110>
 8008cca:	2b08      	cmp	r3, #8
 8008ccc:	d10b      	bne.n	8008ce6 <_printf_i+0x142>
 8008cce:	6823      	ldr	r3, [r4, #0]
 8008cd0:	07df      	lsls	r7, r3, #31
 8008cd2:	d508      	bpl.n	8008ce6 <_printf_i+0x142>
 8008cd4:	6923      	ldr	r3, [r4, #16]
 8008cd6:	6861      	ldr	r1, [r4, #4]
 8008cd8:	4299      	cmp	r1, r3
 8008cda:	bfde      	ittt	le
 8008cdc:	2330      	movle	r3, #48	@ 0x30
 8008cde:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ce2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ce6:	1b92      	subs	r2, r2, r6
 8008ce8:	6122      	str	r2, [r4, #16]
 8008cea:	f8cd a000 	str.w	sl, [sp]
 8008cee:	464b      	mov	r3, r9
 8008cf0:	aa03      	add	r2, sp, #12
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	4640      	mov	r0, r8
 8008cf6:	f7ff fee7 	bl	8008ac8 <_printf_common>
 8008cfa:	3001      	adds	r0, #1
 8008cfc:	d14a      	bne.n	8008d94 <_printf_i+0x1f0>
 8008cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8008d02:	b004      	add	sp, #16
 8008d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d08:	6823      	ldr	r3, [r4, #0]
 8008d0a:	f043 0320 	orr.w	r3, r3, #32
 8008d0e:	6023      	str	r3, [r4, #0]
 8008d10:	4832      	ldr	r0, [pc, #200]	@ (8008ddc <_printf_i+0x238>)
 8008d12:	2778      	movs	r7, #120	@ 0x78
 8008d14:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008d18:	6823      	ldr	r3, [r4, #0]
 8008d1a:	6831      	ldr	r1, [r6, #0]
 8008d1c:	061f      	lsls	r7, r3, #24
 8008d1e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008d22:	d402      	bmi.n	8008d2a <_printf_i+0x186>
 8008d24:	065f      	lsls	r7, r3, #25
 8008d26:	bf48      	it	mi
 8008d28:	b2ad      	uxthmi	r5, r5
 8008d2a:	6031      	str	r1, [r6, #0]
 8008d2c:	07d9      	lsls	r1, r3, #31
 8008d2e:	bf44      	itt	mi
 8008d30:	f043 0320 	orrmi.w	r3, r3, #32
 8008d34:	6023      	strmi	r3, [r4, #0]
 8008d36:	b11d      	cbz	r5, 8008d40 <_printf_i+0x19c>
 8008d38:	2310      	movs	r3, #16
 8008d3a:	e7ad      	b.n	8008c98 <_printf_i+0xf4>
 8008d3c:	4826      	ldr	r0, [pc, #152]	@ (8008dd8 <_printf_i+0x234>)
 8008d3e:	e7e9      	b.n	8008d14 <_printf_i+0x170>
 8008d40:	6823      	ldr	r3, [r4, #0]
 8008d42:	f023 0320 	bic.w	r3, r3, #32
 8008d46:	6023      	str	r3, [r4, #0]
 8008d48:	e7f6      	b.n	8008d38 <_printf_i+0x194>
 8008d4a:	4616      	mov	r6, r2
 8008d4c:	e7bd      	b.n	8008cca <_printf_i+0x126>
 8008d4e:	6833      	ldr	r3, [r6, #0]
 8008d50:	6825      	ldr	r5, [r4, #0]
 8008d52:	6961      	ldr	r1, [r4, #20]
 8008d54:	1d18      	adds	r0, r3, #4
 8008d56:	6030      	str	r0, [r6, #0]
 8008d58:	062e      	lsls	r6, r5, #24
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	d501      	bpl.n	8008d62 <_printf_i+0x1be>
 8008d5e:	6019      	str	r1, [r3, #0]
 8008d60:	e002      	b.n	8008d68 <_printf_i+0x1c4>
 8008d62:	0668      	lsls	r0, r5, #25
 8008d64:	d5fb      	bpl.n	8008d5e <_printf_i+0x1ba>
 8008d66:	8019      	strh	r1, [r3, #0]
 8008d68:	2300      	movs	r3, #0
 8008d6a:	6123      	str	r3, [r4, #16]
 8008d6c:	4616      	mov	r6, r2
 8008d6e:	e7bc      	b.n	8008cea <_printf_i+0x146>
 8008d70:	6833      	ldr	r3, [r6, #0]
 8008d72:	1d1a      	adds	r2, r3, #4
 8008d74:	6032      	str	r2, [r6, #0]
 8008d76:	681e      	ldr	r6, [r3, #0]
 8008d78:	6862      	ldr	r2, [r4, #4]
 8008d7a:	2100      	movs	r1, #0
 8008d7c:	4630      	mov	r0, r6
 8008d7e:	f7f7 fb0f 	bl	80003a0 <memchr>
 8008d82:	b108      	cbz	r0, 8008d88 <_printf_i+0x1e4>
 8008d84:	1b80      	subs	r0, r0, r6
 8008d86:	6060      	str	r0, [r4, #4]
 8008d88:	6863      	ldr	r3, [r4, #4]
 8008d8a:	6123      	str	r3, [r4, #16]
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d92:	e7aa      	b.n	8008cea <_printf_i+0x146>
 8008d94:	6923      	ldr	r3, [r4, #16]
 8008d96:	4632      	mov	r2, r6
 8008d98:	4649      	mov	r1, r9
 8008d9a:	4640      	mov	r0, r8
 8008d9c:	47d0      	blx	sl
 8008d9e:	3001      	adds	r0, #1
 8008da0:	d0ad      	beq.n	8008cfe <_printf_i+0x15a>
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	079b      	lsls	r3, r3, #30
 8008da6:	d413      	bmi.n	8008dd0 <_printf_i+0x22c>
 8008da8:	68e0      	ldr	r0, [r4, #12]
 8008daa:	9b03      	ldr	r3, [sp, #12]
 8008dac:	4298      	cmp	r0, r3
 8008dae:	bfb8      	it	lt
 8008db0:	4618      	movlt	r0, r3
 8008db2:	e7a6      	b.n	8008d02 <_printf_i+0x15e>
 8008db4:	2301      	movs	r3, #1
 8008db6:	4632      	mov	r2, r6
 8008db8:	4649      	mov	r1, r9
 8008dba:	4640      	mov	r0, r8
 8008dbc:	47d0      	blx	sl
 8008dbe:	3001      	adds	r0, #1
 8008dc0:	d09d      	beq.n	8008cfe <_printf_i+0x15a>
 8008dc2:	3501      	adds	r5, #1
 8008dc4:	68e3      	ldr	r3, [r4, #12]
 8008dc6:	9903      	ldr	r1, [sp, #12]
 8008dc8:	1a5b      	subs	r3, r3, r1
 8008dca:	42ab      	cmp	r3, r5
 8008dcc:	dcf2      	bgt.n	8008db4 <_printf_i+0x210>
 8008dce:	e7eb      	b.n	8008da8 <_printf_i+0x204>
 8008dd0:	2500      	movs	r5, #0
 8008dd2:	f104 0619 	add.w	r6, r4, #25
 8008dd6:	e7f5      	b.n	8008dc4 <_printf_i+0x220>
 8008dd8:	08080a6c 	.word	0x08080a6c
 8008ddc:	08080a7d 	.word	0x08080a7d

08008de0 <__swbuf_r>:
 8008de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008de2:	460e      	mov	r6, r1
 8008de4:	4614      	mov	r4, r2
 8008de6:	4605      	mov	r5, r0
 8008de8:	b118      	cbz	r0, 8008df2 <__swbuf_r+0x12>
 8008dea:	6a03      	ldr	r3, [r0, #32]
 8008dec:	b90b      	cbnz	r3, 8008df2 <__swbuf_r+0x12>
 8008dee:	f7ff fa41 	bl	8008274 <__sinit>
 8008df2:	69a3      	ldr	r3, [r4, #24]
 8008df4:	60a3      	str	r3, [r4, #8]
 8008df6:	89a3      	ldrh	r3, [r4, #12]
 8008df8:	071a      	lsls	r2, r3, #28
 8008dfa:	d501      	bpl.n	8008e00 <__swbuf_r+0x20>
 8008dfc:	6923      	ldr	r3, [r4, #16]
 8008dfe:	b943      	cbnz	r3, 8008e12 <__swbuf_r+0x32>
 8008e00:	4621      	mov	r1, r4
 8008e02:	4628      	mov	r0, r5
 8008e04:	f000 f82a 	bl	8008e5c <__swsetup_r>
 8008e08:	b118      	cbz	r0, 8008e12 <__swbuf_r+0x32>
 8008e0a:	f04f 37ff 	mov.w	r7, #4294967295
 8008e0e:	4638      	mov	r0, r7
 8008e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008e12:	6823      	ldr	r3, [r4, #0]
 8008e14:	6922      	ldr	r2, [r4, #16]
 8008e16:	1a98      	subs	r0, r3, r2
 8008e18:	6963      	ldr	r3, [r4, #20]
 8008e1a:	b2f6      	uxtb	r6, r6
 8008e1c:	4283      	cmp	r3, r0
 8008e1e:	4637      	mov	r7, r6
 8008e20:	dc05      	bgt.n	8008e2e <__swbuf_r+0x4e>
 8008e22:	4621      	mov	r1, r4
 8008e24:	4628      	mov	r0, r5
 8008e26:	f7ff fcbd 	bl	80087a4 <_fflush_r>
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	d1ed      	bne.n	8008e0a <__swbuf_r+0x2a>
 8008e2e:	68a3      	ldr	r3, [r4, #8]
 8008e30:	3b01      	subs	r3, #1
 8008e32:	60a3      	str	r3, [r4, #8]
 8008e34:	6823      	ldr	r3, [r4, #0]
 8008e36:	1c5a      	adds	r2, r3, #1
 8008e38:	6022      	str	r2, [r4, #0]
 8008e3a:	701e      	strb	r6, [r3, #0]
 8008e3c:	6962      	ldr	r2, [r4, #20]
 8008e3e:	1c43      	adds	r3, r0, #1
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d004      	beq.n	8008e4e <__swbuf_r+0x6e>
 8008e44:	89a3      	ldrh	r3, [r4, #12]
 8008e46:	07db      	lsls	r3, r3, #31
 8008e48:	d5e1      	bpl.n	8008e0e <__swbuf_r+0x2e>
 8008e4a:	2e0a      	cmp	r6, #10
 8008e4c:	d1df      	bne.n	8008e0e <__swbuf_r+0x2e>
 8008e4e:	4621      	mov	r1, r4
 8008e50:	4628      	mov	r0, r5
 8008e52:	f7ff fca7 	bl	80087a4 <_fflush_r>
 8008e56:	2800      	cmp	r0, #0
 8008e58:	d0d9      	beq.n	8008e0e <__swbuf_r+0x2e>
 8008e5a:	e7d6      	b.n	8008e0a <__swbuf_r+0x2a>

08008e5c <__swsetup_r>:
 8008e5c:	b538      	push	{r3, r4, r5, lr}
 8008e5e:	4b29      	ldr	r3, [pc, #164]	@ (8008f04 <__swsetup_r+0xa8>)
 8008e60:	4605      	mov	r5, r0
 8008e62:	6818      	ldr	r0, [r3, #0]
 8008e64:	460c      	mov	r4, r1
 8008e66:	b118      	cbz	r0, 8008e70 <__swsetup_r+0x14>
 8008e68:	6a03      	ldr	r3, [r0, #32]
 8008e6a:	b90b      	cbnz	r3, 8008e70 <__swsetup_r+0x14>
 8008e6c:	f7ff fa02 	bl	8008274 <__sinit>
 8008e70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e74:	0719      	lsls	r1, r3, #28
 8008e76:	d422      	bmi.n	8008ebe <__swsetup_r+0x62>
 8008e78:	06da      	lsls	r2, r3, #27
 8008e7a:	d407      	bmi.n	8008e8c <__swsetup_r+0x30>
 8008e7c:	2209      	movs	r2, #9
 8008e7e:	602a      	str	r2, [r5, #0]
 8008e80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e84:	81a3      	strh	r3, [r4, #12]
 8008e86:	f04f 30ff 	mov.w	r0, #4294967295
 8008e8a:	e033      	b.n	8008ef4 <__swsetup_r+0x98>
 8008e8c:	0758      	lsls	r0, r3, #29
 8008e8e:	d512      	bpl.n	8008eb6 <__swsetup_r+0x5a>
 8008e90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e92:	b141      	cbz	r1, 8008ea6 <__swsetup_r+0x4a>
 8008e94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e98:	4299      	cmp	r1, r3
 8008e9a:	d002      	beq.n	8008ea2 <__swsetup_r+0x46>
 8008e9c:	4628      	mov	r0, r5
 8008e9e:	f7ff fafd 	bl	800849c <_free_r>
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008ea6:	89a3      	ldrh	r3, [r4, #12]
 8008ea8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008eac:	81a3      	strh	r3, [r4, #12]
 8008eae:	2300      	movs	r3, #0
 8008eb0:	6063      	str	r3, [r4, #4]
 8008eb2:	6923      	ldr	r3, [r4, #16]
 8008eb4:	6023      	str	r3, [r4, #0]
 8008eb6:	89a3      	ldrh	r3, [r4, #12]
 8008eb8:	f043 0308 	orr.w	r3, r3, #8
 8008ebc:	81a3      	strh	r3, [r4, #12]
 8008ebe:	6923      	ldr	r3, [r4, #16]
 8008ec0:	b94b      	cbnz	r3, 8008ed6 <__swsetup_r+0x7a>
 8008ec2:	89a3      	ldrh	r3, [r4, #12]
 8008ec4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008ec8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ecc:	d003      	beq.n	8008ed6 <__swsetup_r+0x7a>
 8008ece:	4621      	mov	r1, r4
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	f000 f883 	bl	8008fdc <__smakebuf_r>
 8008ed6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008eda:	f013 0201 	ands.w	r2, r3, #1
 8008ede:	d00a      	beq.n	8008ef6 <__swsetup_r+0x9a>
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	60a2      	str	r2, [r4, #8]
 8008ee4:	6962      	ldr	r2, [r4, #20]
 8008ee6:	4252      	negs	r2, r2
 8008ee8:	61a2      	str	r2, [r4, #24]
 8008eea:	6922      	ldr	r2, [r4, #16]
 8008eec:	b942      	cbnz	r2, 8008f00 <__swsetup_r+0xa4>
 8008eee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008ef2:	d1c5      	bne.n	8008e80 <__swsetup_r+0x24>
 8008ef4:	bd38      	pop	{r3, r4, r5, pc}
 8008ef6:	0799      	lsls	r1, r3, #30
 8008ef8:	bf58      	it	pl
 8008efa:	6962      	ldrpl	r2, [r4, #20]
 8008efc:	60a2      	str	r2, [r4, #8]
 8008efe:	e7f4      	b.n	8008eea <__swsetup_r+0x8e>
 8008f00:	2000      	movs	r0, #0
 8008f02:	e7f7      	b.n	8008ef4 <__swsetup_r+0x98>
 8008f04:	2400001c 	.word	0x2400001c

08008f08 <_raise_r>:
 8008f08:	291f      	cmp	r1, #31
 8008f0a:	b538      	push	{r3, r4, r5, lr}
 8008f0c:	4605      	mov	r5, r0
 8008f0e:	460c      	mov	r4, r1
 8008f10:	d904      	bls.n	8008f1c <_raise_r+0x14>
 8008f12:	2316      	movs	r3, #22
 8008f14:	6003      	str	r3, [r0, #0]
 8008f16:	f04f 30ff 	mov.w	r0, #4294967295
 8008f1a:	bd38      	pop	{r3, r4, r5, pc}
 8008f1c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f1e:	b112      	cbz	r2, 8008f26 <_raise_r+0x1e>
 8008f20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f24:	b94b      	cbnz	r3, 8008f3a <_raise_r+0x32>
 8008f26:	4628      	mov	r0, r5
 8008f28:	f000 f830 	bl	8008f8c <_getpid_r>
 8008f2c:	4622      	mov	r2, r4
 8008f2e:	4601      	mov	r1, r0
 8008f30:	4628      	mov	r0, r5
 8008f32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f36:	f000 b817 	b.w	8008f68 <_kill_r>
 8008f3a:	2b01      	cmp	r3, #1
 8008f3c:	d00a      	beq.n	8008f54 <_raise_r+0x4c>
 8008f3e:	1c59      	adds	r1, r3, #1
 8008f40:	d103      	bne.n	8008f4a <_raise_r+0x42>
 8008f42:	2316      	movs	r3, #22
 8008f44:	6003      	str	r3, [r0, #0]
 8008f46:	2001      	movs	r0, #1
 8008f48:	e7e7      	b.n	8008f1a <_raise_r+0x12>
 8008f4a:	2100      	movs	r1, #0
 8008f4c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008f50:	4620      	mov	r0, r4
 8008f52:	4798      	blx	r3
 8008f54:	2000      	movs	r0, #0
 8008f56:	e7e0      	b.n	8008f1a <_raise_r+0x12>

08008f58 <raise>:
 8008f58:	4b02      	ldr	r3, [pc, #8]	@ (8008f64 <raise+0xc>)
 8008f5a:	4601      	mov	r1, r0
 8008f5c:	6818      	ldr	r0, [r3, #0]
 8008f5e:	f7ff bfd3 	b.w	8008f08 <_raise_r>
 8008f62:	bf00      	nop
 8008f64:	2400001c 	.word	0x2400001c

08008f68 <_kill_r>:
 8008f68:	b538      	push	{r3, r4, r5, lr}
 8008f6a:	4d07      	ldr	r5, [pc, #28]	@ (8008f88 <_kill_r+0x20>)
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	4604      	mov	r4, r0
 8008f70:	4608      	mov	r0, r1
 8008f72:	4611      	mov	r1, r2
 8008f74:	602b      	str	r3, [r5, #0]
 8008f76:	f7f8 fd37 	bl	80019e8 <_kill>
 8008f7a:	1c43      	adds	r3, r0, #1
 8008f7c:	d102      	bne.n	8008f84 <_kill_r+0x1c>
 8008f7e:	682b      	ldr	r3, [r5, #0]
 8008f80:	b103      	cbz	r3, 8008f84 <_kill_r+0x1c>
 8008f82:	6023      	str	r3, [r4, #0]
 8008f84:	bd38      	pop	{r3, r4, r5, pc}
 8008f86:	bf00      	nop
 8008f88:	2407e44c 	.word	0x2407e44c

08008f8c <_getpid_r>:
 8008f8c:	f7f8 bd2a 	b.w	80019e4 <_getpid>

08008f90 <__swhatbuf_r>:
 8008f90:	b570      	push	{r4, r5, r6, lr}
 8008f92:	460c      	mov	r4, r1
 8008f94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f98:	2900      	cmp	r1, #0
 8008f9a:	b096      	sub	sp, #88	@ 0x58
 8008f9c:	4615      	mov	r5, r2
 8008f9e:	461e      	mov	r6, r3
 8008fa0:	da0d      	bge.n	8008fbe <__swhatbuf_r+0x2e>
 8008fa2:	89a3      	ldrh	r3, [r4, #12]
 8008fa4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008fa8:	f04f 0100 	mov.w	r1, #0
 8008fac:	bf14      	ite	ne
 8008fae:	2340      	movne	r3, #64	@ 0x40
 8008fb0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008fb4:	2000      	movs	r0, #0
 8008fb6:	6031      	str	r1, [r6, #0]
 8008fb8:	602b      	str	r3, [r5, #0]
 8008fba:	b016      	add	sp, #88	@ 0x58
 8008fbc:	bd70      	pop	{r4, r5, r6, pc}
 8008fbe:	466a      	mov	r2, sp
 8008fc0:	f000 f848 	bl	8009054 <_fstat_r>
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	dbec      	blt.n	8008fa2 <__swhatbuf_r+0x12>
 8008fc8:	9901      	ldr	r1, [sp, #4]
 8008fca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008fce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008fd2:	4259      	negs	r1, r3
 8008fd4:	4159      	adcs	r1, r3
 8008fd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008fda:	e7eb      	b.n	8008fb4 <__swhatbuf_r+0x24>

08008fdc <__smakebuf_r>:
 8008fdc:	898b      	ldrh	r3, [r1, #12]
 8008fde:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008fe0:	079d      	lsls	r5, r3, #30
 8008fe2:	4606      	mov	r6, r0
 8008fe4:	460c      	mov	r4, r1
 8008fe6:	d507      	bpl.n	8008ff8 <__smakebuf_r+0x1c>
 8008fe8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008fec:	6023      	str	r3, [r4, #0]
 8008fee:	6123      	str	r3, [r4, #16]
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	6163      	str	r3, [r4, #20]
 8008ff4:	b003      	add	sp, #12
 8008ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ff8:	ab01      	add	r3, sp, #4
 8008ffa:	466a      	mov	r2, sp
 8008ffc:	f7ff ffc8 	bl	8008f90 <__swhatbuf_r>
 8009000:	9f00      	ldr	r7, [sp, #0]
 8009002:	4605      	mov	r5, r0
 8009004:	4639      	mov	r1, r7
 8009006:	4630      	mov	r0, r6
 8009008:	f7ff fabc 	bl	8008584 <_malloc_r>
 800900c:	b948      	cbnz	r0, 8009022 <__smakebuf_r+0x46>
 800900e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009012:	059a      	lsls	r2, r3, #22
 8009014:	d4ee      	bmi.n	8008ff4 <__smakebuf_r+0x18>
 8009016:	f023 0303 	bic.w	r3, r3, #3
 800901a:	f043 0302 	orr.w	r3, r3, #2
 800901e:	81a3      	strh	r3, [r4, #12]
 8009020:	e7e2      	b.n	8008fe8 <__smakebuf_r+0xc>
 8009022:	89a3      	ldrh	r3, [r4, #12]
 8009024:	6020      	str	r0, [r4, #0]
 8009026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800902a:	81a3      	strh	r3, [r4, #12]
 800902c:	9b01      	ldr	r3, [sp, #4]
 800902e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009032:	b15b      	cbz	r3, 800904c <__smakebuf_r+0x70>
 8009034:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009038:	4630      	mov	r0, r6
 800903a:	f000 f81d 	bl	8009078 <_isatty_r>
 800903e:	b128      	cbz	r0, 800904c <__smakebuf_r+0x70>
 8009040:	89a3      	ldrh	r3, [r4, #12]
 8009042:	f023 0303 	bic.w	r3, r3, #3
 8009046:	f043 0301 	orr.w	r3, r3, #1
 800904a:	81a3      	strh	r3, [r4, #12]
 800904c:	89a3      	ldrh	r3, [r4, #12]
 800904e:	431d      	orrs	r5, r3
 8009050:	81a5      	strh	r5, [r4, #12]
 8009052:	e7cf      	b.n	8008ff4 <__smakebuf_r+0x18>

08009054 <_fstat_r>:
 8009054:	b538      	push	{r3, r4, r5, lr}
 8009056:	4d07      	ldr	r5, [pc, #28]	@ (8009074 <_fstat_r+0x20>)
 8009058:	2300      	movs	r3, #0
 800905a:	4604      	mov	r4, r0
 800905c:	4608      	mov	r0, r1
 800905e:	4611      	mov	r1, r2
 8009060:	602b      	str	r3, [r5, #0]
 8009062:	f7f8 fcf1 	bl	8001a48 <_fstat>
 8009066:	1c43      	adds	r3, r0, #1
 8009068:	d102      	bne.n	8009070 <_fstat_r+0x1c>
 800906a:	682b      	ldr	r3, [r5, #0]
 800906c:	b103      	cbz	r3, 8009070 <_fstat_r+0x1c>
 800906e:	6023      	str	r3, [r4, #0]
 8009070:	bd38      	pop	{r3, r4, r5, pc}
 8009072:	bf00      	nop
 8009074:	2407e44c 	.word	0x2407e44c

08009078 <_isatty_r>:
 8009078:	b538      	push	{r3, r4, r5, lr}
 800907a:	4d06      	ldr	r5, [pc, #24]	@ (8009094 <_isatty_r+0x1c>)
 800907c:	2300      	movs	r3, #0
 800907e:	4604      	mov	r4, r0
 8009080:	4608      	mov	r0, r1
 8009082:	602b      	str	r3, [r5, #0]
 8009084:	f7f8 fce6 	bl	8001a54 <_isatty>
 8009088:	1c43      	adds	r3, r0, #1
 800908a:	d102      	bne.n	8009092 <_isatty_r+0x1a>
 800908c:	682b      	ldr	r3, [r5, #0]
 800908e:	b103      	cbz	r3, 8009092 <_isatty_r+0x1a>
 8009090:	6023      	str	r3, [r4, #0]
 8009092:	bd38      	pop	{r3, r4, r5, pc}
 8009094:	2407e44c 	.word	0x2407e44c

08009098 <tanhf>:
 8009098:	b538      	push	{r3, r4, r5, lr}
 800909a:	ee10 5a10 	vmov	r5, s0
 800909e:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80090a2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80090a6:	ed2d 8b02 	vpush	{d8}
 80090aa:	eef0 7a40 	vmov.f32	s15, s0
 80090ae:	d30f      	bcc.n	80090d0 <tanhf+0x38>
 80090b0:	4b2a      	ldr	r3, [pc, #168]	@ (800915c <tanhf+0xc4>)
 80090b2:	edd3 6a00 	vldr	s13, [r3]
 80090b6:	ed93 7a00 	vldr	s14, [r3]
 80090ba:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 80090be:	2d00      	cmp	r5, #0
 80090c0:	bfac      	ite	ge
 80090c2:	ee30 0a07 	vaddge.f32	s0, s0, s14
 80090c6:	ee30 0a47 	vsublt.f32	s0, s0, s14
 80090ca:	ecbd 8b02 	vpop	{d8}
 80090ce:	bd38      	pop	{r3, r4, r5, pc}
 80090d0:	4a23      	ldr	r2, [pc, #140]	@ (8009160 <tanhf+0xc8>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d839      	bhi.n	800914a <tanhf+0xb2>
 80090d6:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 80090da:	d207      	bcs.n	80090ec <tanhf+0x54>
 80090dc:	4b1f      	ldr	r3, [pc, #124]	@ (800915c <tanhf+0xc4>)
 80090de:	ed93 0a00 	vldr	s0, [r3]
 80090e2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80090e6:	ee20 0a27 	vmul.f32	s0, s0, s15
 80090ea:	e7ee      	b.n	80090ca <tanhf+0x32>
 80090ec:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80090f0:	4c1c      	ldr	r4, [pc, #112]	@ (8009164 <tanhf+0xcc>)
 80090f2:	d319      	bcc.n	8009128 <tanhf+0x90>
 80090f4:	f000 f982 	bl	80093fc <fabsf>
 80090f8:	edd4 7a00 	vldr	s15, [r4]
 80090fc:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009100:	f000 f834 	bl	800916c <expm1f>
 8009104:	4b15      	ldr	r3, [pc, #84]	@ (800915c <tanhf+0xc4>)
 8009106:	edd3 7a00 	vldr	s15, [r3]
 800910a:	ed94 6a00 	vldr	s12, [r4]
 800910e:	ed94 7a00 	vldr	s14, [r4]
 8009112:	ee37 7a00 	vadd.f32	s14, s14, s0
 8009116:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800911a:	ee37 0ae6 	vsub.f32	s0, s15, s13
 800911e:	2d00      	cmp	r5, #0
 8009120:	bfb8      	it	lt
 8009122:	eeb1 0a40 	vneglt.f32	s0, s0
 8009126:	e7d0      	b.n	80090ca <tanhf+0x32>
 8009128:	ed94 8a00 	vldr	s16, [r4]
 800912c:	f000 f966 	bl	80093fc <fabsf>
 8009130:	ee28 0a40 	vnmul.f32	s0, s16, s0
 8009134:	f000 f81a 	bl	800916c <expm1f>
 8009138:	edd4 7a00 	vldr	s15, [r4]
 800913c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009140:	eeb1 7a40 	vneg.f32	s14, s0
 8009144:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8009148:	e7e9      	b.n	800911e <tanhf+0x86>
 800914a:	4b04      	ldr	r3, [pc, #16]	@ (800915c <tanhf+0xc4>)
 800914c:	ed93 0a00 	vldr	s0, [r3]
 8009150:	4b05      	ldr	r3, [pc, #20]	@ (8009168 <tanhf+0xd0>)
 8009152:	edd3 7a00 	vldr	s15, [r3]
 8009156:	ee30 0a67 	vsub.f32	s0, s0, s15
 800915a:	e7e0      	b.n	800911e <tanhf+0x86>
 800915c:	08080a98 	.word	0x08080a98
 8009160:	41afffff 	.word	0x41afffff
 8009164:	08080a94 	.word	0x08080a94
 8009168:	08080a90 	.word	0x08080a90

0800916c <expm1f>:
 800916c:	ee10 3a10 	vmov	r3, s0
 8009170:	4a83      	ldr	r2, [pc, #524]	@ (8009380 <expm1f+0x214>)
 8009172:	f003 4000 	and.w	r0, r3, #2147483648	@ 0x80000000
 8009176:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800917a:	4293      	cmp	r3, r2
 800917c:	d91e      	bls.n	80091bc <expm1f+0x50>
 800917e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009182:	d902      	bls.n	800918a <expm1f+0x1e>
 8009184:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009188:	4770      	bx	lr
 800918a:	d105      	bne.n	8009198 <expm1f+0x2c>
 800918c:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 8009190:	2800      	cmp	r0, #0
 8009192:	fe00 0a27 	vseleq.f32	s0, s0, s15
 8009196:	4770      	bx	lr
 8009198:	b920      	cbnz	r0, 80091a4 <expm1f+0x38>
 800919a:	4a7a      	ldr	r2, [pc, #488]	@ (8009384 <expm1f+0x218>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d963      	bls.n	8009268 <expm1f+0xfc>
 80091a0:	f000 b926 	b.w	80093f0 <__math_oflowf>
 80091a4:	eddf 7a78 	vldr	s15, [pc, #480]	@ 8009388 <expm1f+0x21c>
 80091a8:	ee70 7a27 	vadd.f32	s15, s0, s15
 80091ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80091b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091b4:	d551      	bpl.n	800925a <expm1f+0xee>
 80091b6:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 80091ba:	4770      	bx	lr
 80091bc:	4a73      	ldr	r2, [pc, #460]	@ (800938c <expm1f+0x220>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d972      	bls.n	80092a8 <expm1f+0x13c>
 80091c2:	4a73      	ldr	r2, [pc, #460]	@ (8009390 <expm1f+0x224>)
 80091c4:	4293      	cmp	r3, r2
 80091c6:	d868      	bhi.n	800929a <expm1f+0x12e>
 80091c8:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8009394 <expm1f+0x228>
 80091cc:	2800      	cmp	r0, #0
 80091ce:	d13d      	bne.n	800924c <expm1f+0xe0>
 80091d0:	ee30 7a47 	vsub.f32	s14, s0, s14
 80091d4:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8009398 <expm1f+0x22c>
 80091d8:	2301      	movs	r3, #1
 80091da:	ee37 0a66 	vsub.f32	s0, s14, s13
 80091de:	ee77 7a40 	vsub.f32	s15, s14, s0
 80091e2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80091e6:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80091ea:	ee20 4a25 	vmul.f32	s8, s0, s11
 80091ee:	ed9f 6a6b 	vldr	s12, [pc, #428]	@ 800939c <expm1f+0x230>
 80091f2:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80093a0 <expm1f+0x234>
 80091f6:	ed9f 5a6b 	vldr	s10, [pc, #428]	@ 80093a4 <expm1f+0x238>
 80091fa:	ee20 7a04 	vmul.f32	s14, s0, s8
 80091fe:	eef0 4a08 	vmov.f32	s9, #8	@ 0x40400000  3.0
 8009202:	eee7 6a06 	vfma.f32	s13, s14, s12
 8009206:	ed9f 6a68 	vldr	s12, [pc, #416]	@ 80093a8 <expm1f+0x23c>
 800920a:	eea6 6a87 	vfma.f32	s12, s13, s14
 800920e:	eddf 6a67 	vldr	s13, [pc, #412]	@ 80093ac <expm1f+0x240>
 8009212:	eee6 6a07 	vfma.f32	s13, s12, s14
 8009216:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 800921a:	eea6 5a87 	vfma.f32	s10, s13, s14
 800921e:	eef0 6a46 	vmov.f32	s13, s12
 8009222:	eee5 6a07 	vfma.f32	s13, s10, s14
 8009226:	eee4 4a66 	vfms.f32	s9, s8, s13
 800922a:	eeb1 4a08 	vmov.f32	s8, #24	@ 0x40c00000  6.0
 800922e:	eea0 4a64 	vfms.f32	s8, s0, s9
 8009232:	ee36 5ae4 	vsub.f32	s10, s13, s9
 8009236:	eec5 6a04 	vdiv.f32	s13, s10, s8
 800923a:	ee66 6a87 	vmul.f32	s13, s13, s14
 800923e:	2b00      	cmp	r3, #0
 8009240:	d140      	bne.n	80092c4 <expm1f+0x158>
 8009242:	ee90 7a26 	vfnms.f32	s14, s0, s13
 8009246:	ee30 0a47 	vsub.f32	s0, s0, s14
 800924a:	4770      	bx	lr
 800924c:	ee30 7a07 	vadd.f32	s14, s0, s14
 8009250:	eddf 6a57 	vldr	s13, [pc, #348]	@ 80093b0 <expm1f+0x244>
 8009254:	f04f 33ff 	mov.w	r3, #4294967295
 8009258:	e7bf      	b.n	80091da <expm1f+0x6e>
 800925a:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 80093b4 <expm1f+0x248>
 800925e:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009262:	eefe 7a00 	vmov.f32	s15, #224	@ 0xbf000000 -0.5
 8009266:	e005      	b.n	8009274 <expm1f+0x108>
 8009268:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80093b4 <expm1f+0x248>
 800926c:	ee20 7a07 	vmul.f32	s14, s0, s14
 8009270:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009274:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009278:	eeb0 7a40 	vmov.f32	s14, s0
 800927c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009280:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8009284:	ee17 3a90 	vmov	r3, s15
 8009288:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8009394 <expm1f+0x228>
 800928c:	eea6 7ae7 	vfms.f32	s14, s13, s15
 8009290:	eddf 7a41 	vldr	s15, [pc, #260]	@ 8009398 <expm1f+0x22c>
 8009294:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8009298:	e79f      	b.n	80091da <expm1f+0x6e>
 800929a:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 80093b4 <expm1f+0x248>
 800929e:	ee20 7a07 	vmul.f32	s14, s0, s14
 80092a2:	2800      	cmp	r0, #0
 80092a4:	d0e4      	beq.n	8009270 <expm1f+0x104>
 80092a6:	e7dc      	b.n	8009262 <expm1f+0xf6>
 80092a8:	f1b3 5f4c 	cmp.w	r3, #855638016	@ 0x33000000
 80092ac:	d208      	bcs.n	80092c0 <expm1f+0x154>
 80092ae:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80093b8 <expm1f+0x24c>
 80092b2:	ee70 7a27 	vadd.f32	s15, s0, s15
 80092b6:	ee77 7ae7 	vsub.f32	s15, s15, s15
 80092ba:	ee30 0a67 	vsub.f32	s0, s0, s15
 80092be:	4770      	bx	lr
 80092c0:	2300      	movs	r3, #0
 80092c2:	e790      	b.n	80091e6 <expm1f+0x7a>
 80092c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80092c8:	1c5a      	adds	r2, r3, #1
 80092ca:	eed6 7a80 	vfnms.f32	s15, s13, s0
 80092ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80092d2:	d106      	bne.n	80092e2 <expm1f+0x176>
 80092d4:	ee70 7a67 	vsub.f32	s15, s0, s15
 80092d8:	eebe 0a00 	vmov.f32	s0, #224	@ 0xbf000000 -0.5
 80092dc:	eea7 0aa5 	vfma.f32	s0, s15, s11
 80092e0:	4770      	bx	lr
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	d118      	bne.n	8009318 <expm1f+0x1ac>
 80092e6:	eebd 7a00 	vmov.f32	s14, #208	@ 0xbe800000 -0.250
 80092ea:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80092ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092f2:	bf5b      	ittet	pl
 80092f4:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 80092f8:	eeb0 7a00 	vmovpl.f32	s14, #0	@ 0x40000000  2.0
 80092fc:	ee70 5a25 	vaddmi.f32	s11, s0, s11
 8009300:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 8009304:	bf43      	ittte	mi
 8009306:	ee77 7ae5 	vsubmi.f32	s15, s15, s11
 800930a:	eeb8 0a00 	vmovmi.f32	s0, #128	@ 0xc0000000 -2.0
 800930e:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 8009312:	eeb0 0a46 	vmovpl.f32	s0, s12
 8009316:	4770      	bx	lr
 8009318:	1c5a      	adds	r2, r3, #1
 800931a:	2a39      	cmp	r2, #57	@ 0x39
 800931c:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 8009320:	d90b      	bls.n	800933a <expm1f+0x1ce>
 8009322:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009326:	ee76 7a67 	vsub.f32	s15, s12, s15
 800932a:	ee17 3a90 	vmov	r3, s15
 800932e:	4419      	add	r1, r3
 8009330:	ee07 1a90 	vmov	s15, r1
 8009334:	ee37 0ac6 	vsub.f32	s0, s15, s12
 8009338:	4770      	bx	lr
 800933a:	2b16      	cmp	r3, #22
 800933c:	dc11      	bgt.n	8009362 <expm1f+0x1f6>
 800933e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8009342:	fa42 f303 	asr.w	r3, r2, r3
 8009346:	f1c3 537e 	rsb	r3, r3, #1065353216	@ 0x3f800000
 800934a:	ee07 3a10 	vmov	s14, r3
 800934e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009352:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009356:	ee17 3a90 	vmov	r3, s15
 800935a:	440b      	add	r3, r1
 800935c:	ee00 3a10 	vmov	s0, r3
 8009360:	4770      	bx	lr
 8009362:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8009366:	05db      	lsls	r3, r3, #23
 8009368:	ee07 3a10 	vmov	s14, r3
 800936c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009370:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009374:	ee77 7a86 	vadd.f32	s15, s15, s12
 8009378:	ee17 3a90 	vmov	r3, s15
 800937c:	e7ed      	b.n	800935a <expm1f+0x1ee>
 800937e:	bf00      	nop
 8009380:	4195b843 	.word	0x4195b843
 8009384:	42b17217 	.word	0x42b17217
 8009388:	0da24260 	.word	0x0da24260
 800938c:	3eb17218 	.word	0x3eb17218
 8009390:	3f851591 	.word	0x3f851591
 8009394:	3f317180 	.word	0x3f317180
 8009398:	3717f7d1 	.word	0x3717f7d1
 800939c:	b457edbb 	.word	0xb457edbb
 80093a0:	36867e54 	.word	0x36867e54
 80093a4:	bd088889 	.word	0xbd088889
 80093a8:	b8a670cd 	.word	0xb8a670cd
 80093ac:	3ad00d01 	.word	0x3ad00d01
 80093b0:	b717f7d1 	.word	0xb717f7d1
 80093b4:	3fb8aa3b 	.word	0x3fb8aa3b
 80093b8:	7149f2ca 	.word	0x7149f2ca

080093bc <with_errnof>:
 80093bc:	b510      	push	{r4, lr}
 80093be:	ed2d 8b02 	vpush	{d8}
 80093c2:	eeb0 8a40 	vmov.f32	s16, s0
 80093c6:	4604      	mov	r4, r0
 80093c8:	f7ff f81c 	bl	8008404 <__errno>
 80093cc:	eeb0 0a48 	vmov.f32	s0, s16
 80093d0:	ecbd 8b02 	vpop	{d8}
 80093d4:	6004      	str	r4, [r0, #0]
 80093d6:	bd10      	pop	{r4, pc}

080093d8 <xflowf>:
 80093d8:	b130      	cbz	r0, 80093e8 <xflowf+0x10>
 80093da:	eef1 7a40 	vneg.f32	s15, s0
 80093de:	ee27 0a80 	vmul.f32	s0, s15, s0
 80093e2:	2022      	movs	r0, #34	@ 0x22
 80093e4:	f7ff bfea 	b.w	80093bc <with_errnof>
 80093e8:	eef0 7a40 	vmov.f32	s15, s0
 80093ec:	e7f7      	b.n	80093de <xflowf+0x6>
	...

080093f0 <__math_oflowf>:
 80093f0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80093f8 <__math_oflowf+0x8>
 80093f4:	f7ff bff0 	b.w	80093d8 <xflowf>
 80093f8:	70000000 	.word	0x70000000

080093fc <fabsf>:
 80093fc:	ee10 3a10 	vmov	r3, s0
 8009400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009404:	ee00 3a10 	vmov	s0, r3
 8009408:	4770      	bx	lr
	...

0800940c <_init>:
 800940c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800940e:	bf00      	nop
 8009410:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009412:	bc08      	pop	{r3}
 8009414:	469e      	mov	lr, r3
 8009416:	4770      	bx	lr

08009418 <_fini>:
 8009418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800941a:	bf00      	nop
 800941c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800941e:	bc08      	pop	{r3}
 8009420:	469e      	mov	lr, r3
 8009422:	4770      	bx	lr
