# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab12.gen/sources_1/ip/text_mem/sim/text_mem.v" \
"../../../../lab12.srcs/sources_1/new/ALU.v" \
"../../../../../lab12.srcs/sources_1/new/ascii2rgb.v" \
"../../../../lab12.srcs/sources_1/new/clkgen.v" \
"../../../../lab12.srcs/sources_1/new/control.v" \
"../../../../lab12.srcs/sources_1/new/dmem.v" \
"../../../../../lab12.srcs/sources_1/new/keyboard.v" \
"../../../../lab12.srcs/sources_1/new/mainDesign.v" \
"../../../../lab12.srcs/sources_1/new/pc.v" \
"../../../../lab12.srcs/sources_1/new/rv32is.v" \
"../../../../../lab12.srcs/sources_1/new/scancode_ram.v" \
"../../../../lab12.srcs/sources_1/new/testdmem.v" \
"../../../../lab12.srcs/sources_1/new/testmem.v" \
"../../../../../lab12.srcs/sources_1/new/vga_ctrl.v" \
"../../../../lab12.srcs/sim_1/new/test_cpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
