Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Dec 15 12:45:44 2021
| Host         : DESKTOP-DI8QI9A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TestingSystem_control_sets_placed.rpt
| Design       : TestingSystem
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------+-------------------------------+------------------+----------------+
|     Clock Signal    |          Enable Signal          |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------+---------------------------------+-------------------------------+------------------+----------------+
|  clock_in_IBUF_BUFG | b_deb_reset/E[0]                |                               |                2 |              2 |
|  clock_in_IBUF_BUFG |                                 |                               |                4 |              6 |
|  clock_in_IBUF_BUFG | b_deb_read/read_strobe          | b_deb_reset/reset_strobe      |                3 |              6 |
|  clock_in_IBUF_BUFG |                                 | b_deb_reset/reset_strobe      |                5 |             16 |
|  clock_in_IBUF_BUFG | b_deb_read/count[31]_i_2__0_n_0 | b_deb_read/count[31]_i_1_n_0  |                8 |             31 |
|  clock_in_IBUF_BUFG | b_deb_reset/BTN_state           | b_deb_reset/count[31]_i_1_n_0 |                8 |             31 |
+---------------------+---------------------------------+-------------------------------+------------------+----------------+


