Warning: you requested the nanomsg event logger, but bmv2 was compiled without -DBMELOG, and the event logger cannot be activated
Calling target program-options parser
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'tbl_ATP_switch132': ATP_switch132 - 
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'MyIngress.pool_access': NoAction - 
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'tbl_aggregate_values': MyIngress.aggregate_values - 
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'tbl_increase_counter': MyIngress.increase_counter - 
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'tbl_ATP_switch119': ATP_switch119 - 
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'MyIngress.workers4job': NoAction - 
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'tbl_ATP_switch155': ATP_switch155 - 
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'tbl_aggregate_values_0': MyIngress.aggregate_values - 
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'tbl_increase_counter_0': MyIngress.increase_counter - 
[14:37:15.191] [bmv2] [D] [thread 222159] Set default default entry for table 'tbl_ATP_switch167': ATP_switch167 - 
Adding interface s1-eth1 as port 1
[14:37:15.203] [bmv2] [D] [thread 222159] Adding interface s1-eth1 as port 1
Adding interface s1-eth2 as port 2
[14:37:15.228] [bmv2] [D] [thread 222159] Adding interface s1-eth2 as port 2
Adding interface s1-eth3 as port 3
[14:37:15.267] [bmv2] [D] [thread 222159] Adding interface s1-eth3 as port 3
[14:37:15.319] [bmv2] [I] [thread 222159] Starting Thrift server on port 9090
[14:37:15.319] [bmv2] [I] [thread 222159] Thrift server was started
[14:37:15.390] [bmv2] [T] [thread 222202] bm_get_config
[14:37:15.395] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.395] [bmv2] [D] [thread 222202] Entry 0 added to table 'MyIngress.pool_access'
[14:37:15.395] [bmv2] [D] [thread 222202] Dumping entry 0
Match key:
* hdr.atp.aggregatorIndex: EXACT     0000
Action entry: MyIngress.aggregate - 0,

[14:37:15.395] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.395] [bmv2] [D] [thread 222202] Entry 1 added to table 'MyIngress.pool_access'
[14:37:15.395] [bmv2] [D] [thread 222202] Dumping entry 1
Match key:
* hdr.atp.aggregatorIndex: EXACT     0001
Action entry: MyIngress.aggregate - 14,

[14:37:15.396] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.396] [bmv2] [D] [thread 222202] Entry 2 added to table 'MyIngress.pool_access'
[14:37:15.396] [bmv2] [D] [thread 222202] Dumping entry 2
Match key:
* hdr.atp.aggregatorIndex: EXACT     0002
Action entry: MyIngress.aggregate - 28,

[14:37:15.396] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.396] [bmv2] [D] [thread 222202] Entry 3 added to table 'MyIngress.pool_access'
[14:37:15.396] [bmv2] [D] [thread 222202] Dumping entry 3
Match key:
* hdr.atp.aggregatorIndex: EXACT     0003
Action entry: MyIngress.aggregate - 3c,

[14:37:15.397] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.397] [bmv2] [D] [thread 222202] Entry 4 added to table 'MyIngress.pool_access'
[14:37:15.397] [bmv2] [D] [thread 222202] Dumping entry 4
Match key:
* hdr.atp.aggregatorIndex: EXACT     0004
Action entry: MyIngress.aggregate - 50,

[14:37:15.397] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.397] [bmv2] [D] [thread 222202] Entry 5 added to table 'MyIngress.pool_access'
[14:37:15.397] [bmv2] [D] [thread 222202] Dumping entry 5
Match key:
* hdr.atp.aggregatorIndex: EXACT     0005
Action entry: MyIngress.aggregate - 64,

[14:37:15.397] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.397] [bmv2] [D] [thread 222202] Entry 6 added to table 'MyIngress.pool_access'
[14:37:15.397] [bmv2] [D] [thread 222202] Dumping entry 6
Match key:
* hdr.atp.aggregatorIndex: EXACT     0006
Action entry: MyIngress.aggregate - 78,

[14:37:15.397] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.397] [bmv2] [D] [thread 222202] Entry 7 added to table 'MyIngress.pool_access'
[14:37:15.397] [bmv2] [D] [thread 222202] Dumping entry 7
Match key:
* hdr.atp.aggregatorIndex: EXACT     0007
Action entry: MyIngress.aggregate - 8c,

[14:37:15.398] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.398] [bmv2] [D] [thread 222202] Entry 8 added to table 'MyIngress.pool_access'
[14:37:15.398] [bmv2] [D] [thread 222202] Dumping entry 8
Match key:
* hdr.atp.aggregatorIndex: EXACT     0008
Action entry: MyIngress.aggregate - a0,

[14:37:15.398] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.398] [bmv2] [D] [thread 222202] Entry 9 added to table 'MyIngress.pool_access'
[14:37:15.398] [bmv2] [D] [thread 222202] Dumping entry 9
Match key:
* hdr.atp.aggregatorIndex: EXACT     0009
Action entry: MyIngress.aggregate - b4,

[14:37:15.398] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.398] [bmv2] [D] [thread 222202] Entry 0 added to table 'MyIngress.workers4job'
[14:37:15.398] [bmv2] [D] [thread 222202] Dumping entry 0
Match key:
* hdr.atp.JobIdAndSequenceNumber[31:24]: EXACT     01
* meta.current_counter                 : EXACT     00000004
Action entry: MyIngress.clear_memory - 

[14:37:15.398] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.398] [bmv2] [D] [thread 222202] Entry 1 added to table 'MyIngress.workers4job'
[14:37:15.398] [bmv2] [D] [thread 222202] Dumping entry 1
Match key:
* hdr.atp.JobIdAndSequenceNumber[31:24]: EXACT     02
* meta.current_counter                 : EXACT     00000007
Action entry: MyIngress.clear_memory - 

[14:37:15.398] [bmv2] [T] [thread 222202] bm_table_add_entry
[14:37:15.398] [bmv2] [D] [thread 222202] Entry 2 added to table 'MyIngress.workers4job'
[14:37:15.398] [bmv2] [D] [thread 222202] Dumping entry 2
Match key:
* hdr.atp.JobIdAndSequenceNumber[31:24]: EXACT     05
* meta.current_counter                 : EXACT     0000000a
Action entry: MyIngress.clear_memory - 

[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Processing packet received on port 1
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Parser 'parser': start
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Extracting header 'eth'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Parser state 'start': key is 0800
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Bytes parsed: 14
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Extracting header 'ipv4'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Parser state 'parse_ipv4': key is 99
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Bytes parsed: 34
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Parser 'parser' entering state 'parse_atp'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Extracting header 'atp'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Extracting header 'data'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Parser state 'parse_atp' has no switch, going to default next state
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Bytes parsed: 130
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Parser 'parser': end
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Pipeline 'ingress': start
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Applying table 'tbl_ATP_switch132'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Looking up key:

[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Table 'tbl_ATP_switch132': miss
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Action entry is ATP_switch132 - 
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Action ATP_switch132
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(132) Primitive standard_metadata.egress_spec = 3
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(139) Primitive (bit<32>)index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(139) Primitive owner_pool.read(owner, (bit<32>)index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'owner_pool' at index 1 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Applying table 'MyIngress.pool_access'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Looking up key:
* hdr.atp.aggregatorIndex: 0001

[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Table 'MyIngress.pool_access': hit with handle 1
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Dumping entry 1
Match key:
* hdr.atp.aggregatorIndex: EXACT     0001
Action entry: MyIngress.aggregate - 14,

[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Action entry is MyIngress.aggregate - 14,
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Action MyIngress.aggregate
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(43) Primitive meta.slice_index = slice_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(142) Condition "owner == hdr.atp.JobIdAndSequenceNumber" (node_4) is false
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(151) Condition "owner == 0" (node_9) is true
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Applying table 'tbl_ATP_switch155'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Looking up key:

[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Table 'tbl_ATP_switch155': miss
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Action entry is ATP_switch155 - 
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Action ATP_switch155
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(155) Primitive (bit<32>) index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(155) Primitive owner_pool.write((bit<32>) index, hdr.atp.JobIdAndSequenceNumber)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'owner_pool' at index 1 with value 16777216
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Applying table 'tbl_aggregate_values_0'
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Looking up key:

[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Table 'tbl_aggregate_values_0': miss
[15:03:54.393] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Action entry is MyIngress.aggregate_values - 
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Action MyIngress.aggregate_values
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 20 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 20 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 21 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 21 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 22 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 22 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 23 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 23 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 24 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 24 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 25 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 25 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 26 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 26 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 27 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 27 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 28 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 28 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 29 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 29 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 30 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 30 with value 1
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 31 read value 0
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.393] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 31 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 32 read value 0
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 32 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 33 read value 0
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 33 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 34 read value 0
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 34 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 35 read value 0
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 35 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 36 read value 0
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 36 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 37 read value 0
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 37 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 38 read value 0
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 38 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'big_pool' at index 39 read value 0
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'big_pool' at index 39 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Primitive (no source info)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Applying table 'tbl_increase_counter_0'
[15:03:54.394] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Looking up key:

[15:03:54.394] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Table 'tbl_increase_counter_0': miss
[15:03:54.394] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Action entry is MyIngress.increase_counter - 
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Action MyIngress.increase_counter
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(49) Primitive (bit<32>) hdr.atp.aggregatorIndex
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(49) Primitive counts.read(value, (bit<32>) hdr.atp.aggregatorIndex)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Read register 'counts' at index 1 read value 0
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(50) Primitive value = value + 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(51) Primitive (bit<32>) hdr.atp.aggregatorIndex
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(51) Primitive counts.write((bit<32>) hdr.atp.aggregatorIndex, value)
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] Wrote register 'counts' at index 1 with value 1
[15:03:54.394] [bmv2] [T] [thread 222165] [0.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(52) Primitive meta.current_counter = value
[15:03:54.394] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Pipeline 'ingress': end
[15:03:54.394] [bmv2] [D] [thread 222165] [0.0] [cxt 0] Egress port is 3
[15:03:54.394] [bmv2] [D] [thread 222169] [0.0] [cxt 0] Pipeline 'egress': start
[15:03:54.394] [bmv2] [D] [thread 222169] [0.0] [cxt 0] Pipeline 'egress': end
[15:03:54.394] [bmv2] [D] [thread 222169] [0.0] [cxt 0] Deparser 'deparser': start
[15:03:54.394] [bmv2] [D] [thread 222169] [0.0] [cxt 0] Deparsing header 'eth'
[15:03:54.394] [bmv2] [D] [thread 222169] [0.0] [cxt 0] Deparsing header 'ipv4'
[15:03:54.394] [bmv2] [D] [thread 222169] [0.0] [cxt 0] Deparsing header 'atp'
[15:03:54.394] [bmv2] [D] [thread 222169] [0.0] [cxt 0] Deparsing header 'data'
[15:03:54.394] [bmv2] [D] [thread 222169] [0.0] [cxt 0] Deparser 'deparser': end
[15:03:54.394] [bmv2] [D] [thread 222170] [0.0] [cxt 0] Transmitting packet of size 130 out of port 3
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Processing packet received on port 1
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Parser 'parser': start
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Extracting header 'eth'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Parser state 'start': key is 0800
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Bytes parsed: 14
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Extracting header 'ipv4'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Parser state 'parse_ipv4': key is 99
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Bytes parsed: 34
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Parser 'parser' entering state 'parse_atp'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Extracting header 'atp'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Extracting header 'data'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Parser state 'parse_atp' has no switch, going to default next state
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Bytes parsed: 130
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Parser 'parser': end
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Pipeline 'ingress': start
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Applying table 'tbl_ATP_switch132'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Looking up key:

[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Table 'tbl_ATP_switch132': miss
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Action entry is ATP_switch132 - 
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Action ATP_switch132
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(132) Primitive standard_metadata.egress_spec = 3
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(139) Primitive (bit<32>)index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(139) Primitive owner_pool.read(owner, (bit<32>)index)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'owner_pool' at index 1 read value 16777216
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Applying table 'MyIngress.pool_access'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Looking up key:
* hdr.atp.aggregatorIndex: 0001

[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Table 'MyIngress.pool_access': hit with handle 1
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Dumping entry 1
Match key:
* hdr.atp.aggregatorIndex: EXACT     0001
Action entry: MyIngress.aggregate - 14,

[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Action entry is MyIngress.aggregate - 14,
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Action MyIngress.aggregate
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(43) Primitive meta.slice_index = slice_index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(142) Condition "owner == hdr.atp.JobIdAndSequenceNumber" (node_4) is true
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Applying table 'tbl_aggregate_values'
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Looking up key:

[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Table 'tbl_aggregate_values': miss
[15:03:58.957] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Action entry is MyIngress.aggregate_values - 
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Action MyIngress.aggregate_values
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 20 read value 1
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 20 with value 2
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 21 read value 1
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 21 with value 2
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 22 read value 1
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 22 with value 2
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 23 read value 1
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.957] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 23 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 24 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 24 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 25 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 25 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 26 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 26 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 27 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 27 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 28 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 28 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 29 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 29 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 30 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 30 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 31 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 31 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 32 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 32 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 33 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 33 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 34 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 34 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 35 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 35 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 36 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 36 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 37 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 37 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 38 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 38 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'big_pool' at index 39 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'big_pool' at index 39 with value 2
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Primitive (no source info)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Applying table 'tbl_increase_counter'
[15:03:58.958] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Looking up key:

[15:03:58.958] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Table 'tbl_increase_counter': miss
[15:03:58.958] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Action entry is MyIngress.increase_counter - 
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Action MyIngress.increase_counter
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(49) Primitive (bit<32>) hdr.atp.aggregatorIndex
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(49) Primitive counts.read(value, (bit<32>) hdr.atp.aggregatorIndex)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Read register 'counts' at index 1 read value 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(50) Primitive value = value + 1
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(51) Primitive (bit<32>) hdr.atp.aggregatorIndex
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(51) Primitive counts.write((bit<32>) hdr.atp.aggregatorIndex, value)
[15:03:58.958] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Wrote register 'counts' at index 1 with value 2
[15:03:58.959] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(52) Primitive meta.current_counter = value
[15:03:58.959] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Applying table 'tbl_ATP_switch119'
[15:03:58.959] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Looking up key:

[15:03:58.959] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Table 'tbl_ATP_switch119': miss
[15:03:58.959] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Action entry is ATP_switch119 - 
[15:03:58.959] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Action ATP_switch119
[15:03:58.959] [bmv2] [T] [thread 222165] [1.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(119) Primitive hdr.atp.JobIdAndSequenceNumber[31:24]
[15:03:58.959] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Applying table 'MyIngress.workers4job'
[15:03:58.959] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Looking up key:
* hdr.atp.JobIdAndSequenceNumber[31:24]: 01
* meta.current_counter                 : 00000002

[15:03:58.959] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Table 'MyIngress.workers4job': miss
[15:03:58.959] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Action entry is NoAction - 
[15:03:58.959] [bmv2] [T] [thread 222165] [1.0] [cxt 0] Action NoAction
[15:03:58.959] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Pipeline 'ingress': end
[15:03:58.959] [bmv2] [D] [thread 222165] [1.0] [cxt 0] Egress port is 3
[15:03:58.959] [bmv2] [D] [thread 222169] [1.0] [cxt 0] Pipeline 'egress': start
[15:03:58.959] [bmv2] [D] [thread 222169] [1.0] [cxt 0] Pipeline 'egress': end
[15:03:58.959] [bmv2] [D] [thread 222169] [1.0] [cxt 0] Deparser 'deparser': start
[15:03:58.959] [bmv2] [D] [thread 222169] [1.0] [cxt 0] Deparsing header 'eth'
[15:03:58.959] [bmv2] [D] [thread 222169] [1.0] [cxt 0] Deparsing header 'ipv4'
[15:03:58.959] [bmv2] [D] [thread 222169] [1.0] [cxt 0] Deparsing header 'atp'
[15:03:58.959] [bmv2] [D] [thread 222169] [1.0] [cxt 0] Deparsing header 'data'
[15:03:58.959] [bmv2] [D] [thread 222169] [1.0] [cxt 0] Deparser 'deparser': end
[15:03:58.959] [bmv2] [D] [thread 222170] [1.0] [cxt 0] Transmitting packet of size 130 out of port 3
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Processing packet received on port 2
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Parser 'parser': start
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Extracting header 'eth'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Parser state 'start': key is 0800
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Bytes parsed: 14
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Extracting header 'ipv4'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Parser state 'parse_ipv4': key is 99
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Bytes parsed: 34
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Parser 'parser' entering state 'parse_atp'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Extracting header 'atp'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Extracting header 'data'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Parser state 'parse_atp' has no switch, going to default next state
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Bytes parsed: 130
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Parser 'parser': end
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Pipeline 'ingress': start
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Applying table 'tbl_ATP_switch132'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Looking up key:

[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Table 'tbl_ATP_switch132': miss
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Action entry is ATP_switch132 - 
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Action ATP_switch132
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(132) Primitive standard_metadata.egress_spec = 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(139) Primitive (bit<32>)index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(139) Primitive owner_pool.read(owner, (bit<32>)index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'owner_pool' at index 1 read value 16777216
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Applying table 'MyIngress.pool_access'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Looking up key:
* hdr.atp.aggregatorIndex: 0001

[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Table 'MyIngress.pool_access': hit with handle 1
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Dumping entry 1
Match key:
* hdr.atp.aggregatorIndex: EXACT     0001
Action entry: MyIngress.aggregate - 14,

[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Action entry is MyIngress.aggregate - 14,
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Action MyIngress.aggregate
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(43) Primitive meta.slice_index = slice_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(142) Condition "owner == hdr.atp.JobIdAndSequenceNumber" (node_4) is true
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Applying table 'tbl_aggregate_values'
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Looking up key:

[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Table 'tbl_aggregate_values': miss
[15:04:20.269] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Action entry is MyIngress.aggregate_values - 
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Action MyIngress.aggregate_values
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 20 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 20 with value 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 21 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 21 with value 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 22 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 22 with value 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 23 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 23 with value 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 24 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 24 with value 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 25 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 25 with value 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 26 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 26 with value 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 27 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 27 with value 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 28 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 28 with value 3
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 29 read value 2
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.269] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 29 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 30 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 30 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 31 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 31 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 32 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 32 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 33 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 33 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 34 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 34 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 35 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 35 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 36 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 36 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 37 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 37 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 38 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 38 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(34) Primitive big_pool.read(value, register_index)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'big_pool' at index 39 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive register_index
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(36) Primitive big_pool.write(register_index, n0)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'big_pool' at index 39 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Primitive (no source info)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Applying table 'tbl_increase_counter'
[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Looking up key:

[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Table 'tbl_increase_counter': miss
[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Action entry is MyIngress.increase_counter - 
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Action MyIngress.increase_counter
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(49) Primitive (bit<32>) hdr.atp.aggregatorIndex
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(49) Primitive counts.read(value, (bit<32>) hdr.atp.aggregatorIndex)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Read register 'counts' at index 1 read value 2
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(50) Primitive value = value + 1
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(51) Primitive (bit<32>) hdr.atp.aggregatorIndex
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(51) Primitive counts.write((bit<32>) hdr.atp.aggregatorIndex, value)
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Wrote register 'counts' at index 1 with value 3
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(52) Primitive meta.current_counter = value
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Applying table 'tbl_ATP_switch119'
[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Looking up key:

[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Table 'tbl_ATP_switch119': miss
[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Action entry is ATP_switch119 - 
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Action ATP_switch119
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] /home/mattiafiore/Desktop/ATP_BMv2/p4src/ATP_switch.p4(119) Primitive hdr.atp.JobIdAndSequenceNumber[31:24]
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Applying table 'MyIngress.workers4job'
[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Looking up key:
* hdr.atp.JobIdAndSequenceNumber[31:24]: 01
* meta.current_counter                 : 00000003

[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Table 'MyIngress.workers4job': miss
[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Action entry is NoAction - 
[15:04:20.270] [bmv2] [T] [thread 222165] [2.0] [cxt 0] Action NoAction
[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Pipeline 'ingress': end
[15:04:20.270] [bmv2] [D] [thread 222165] [2.0] [cxt 0] Egress port is 3
[15:04:20.270] [bmv2] [D] [thread 222169] [2.0] [cxt 0] Pipeline 'egress': start
[15:04:20.270] [bmv2] [D] [thread 222169] [2.0] [cxt 0] Pipeline 'egress': end
[15:04:20.270] [bmv2] [D] [thread 222169] [2.0] [cxt 0] Deparser 'deparser': start
[15:04:20.270] [bmv2] [D] [thread 222169] [2.0] [cxt 0] Deparsing header 'eth'
[15:04:20.270] [bmv2] [D] [thread 222169] [2.0] [cxt 0] Deparsing header 'ipv4'
[15:04:20.270] [bmv2] [D] [thread 222169] [2.0] [cxt 0] Deparsing header 'atp'
[15:04:20.270] [bmv2] [D] [thread 222169] [2.0] [cxt 0] Deparsing header 'data'
[15:04:20.270] [bmv2] [D] [thread 222169] [2.0] [cxt 0] Deparser 'deparser': end
[15:04:20.270] [bmv2] [D] [thread 222170] [2.0] [cxt 0] Transmitting packet of size 130 out of port 3
open: No such file or directory
