
---------- Begin Simulation Statistics ----------
final_tick                               17928135595656                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 157972                       # Simulator instruction rate (inst/s)
host_mem_usage                               17115644                       # Number of bytes of host memory used
host_op_rate                                   284666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6330.22                       # Real time elapsed on the host
host_tick_rate                                5233627                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999999548                       # Number of instructions simulated
sim_ops                                    1801996854                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033130                       # Number of seconds simulated
sim_ticks                                 33130015488                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        37906                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1721463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3443871                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              32                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        32                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          1                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu0.num_int_insts                          29                       # number of integer instructions
system.cpu0.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            6                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu0.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        29                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.committedInsts                         13                       # Number of instructions committed
system.cpu1.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        37896                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1721422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3443786                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              32                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        32                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          1                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu1.num_int_insts                          29                       # number of integer instructions
system.cpu1.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            6                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu1.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        29                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                4                       # Number of branches fetched
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests        37911                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1721506                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3443956                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              32                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        32                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          1                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu2.num_int_insts                          29                       # number of integer instructions
system.cpu2.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            6                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu2.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        29                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                4                       # Number of branches fetched
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           29                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests        37903                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1721455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3443855                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              32                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        32                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  18                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   29                       # Number of integer alu accesses
system.cpu3.num_int_insts                          29                       # number of integer instructions
system.cpu3.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            6                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       23     79.31%     79.31% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     79.31% # Class of executed instruction
system.cpu3.op_class::MemRead                       6     20.69%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        29                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests           5504                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204544398                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100512418                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450499431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.397958                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.397958                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146664818                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84014214                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  81251                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1092768                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46302917                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.821902                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140838817                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42655520                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6047615                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102957460                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45400066                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    502268974                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98183297                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3028934                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    479728673                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10048                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       183327                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        993372                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       197068                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        17485                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       731765                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       361003                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628044504                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            477953851                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567158                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356200587                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.804063                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             479224304                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       664491148                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299474991                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.512828                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.512828                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2622239      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289484301     59.96%     60.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       962271      0.20%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1082734      0.22%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2983145      0.62%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        80079      0.02%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17493466      3.62%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7580300      1.57%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       605501      0.13%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17349768      3.59%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61664174     12.77%     83.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36576891      7.58%     90.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37783704      7.83%     98.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6389223      1.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     482757615                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      102887985                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    200766391                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     96434099                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108422878                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13671249                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028319                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4041156     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         9871      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        217143      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            2      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       506465      3.70%     34.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        54526      0.40%     35.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       340489      2.49%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3270173     23.92%     61.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1156826      8.46%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3542974     25.92%     96.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       531624      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     390918640                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    878535645                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381519752                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    445632857                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         502268962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        482757615                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     51769467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       707312                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     75012813                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99408253                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.856313                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689309                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13735316     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2726007      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5140470      5.17%     21.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6699383      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9446049      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12218022     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15173159     15.26%     65.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14419517     14.51%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19850330     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99408253                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.852347                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5196464                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2553512                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102957460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45400066                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236410781                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99489504                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204544107                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100512428                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249999826                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450499093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.397958                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.397958                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        146666253                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84015104                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  80145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1092773                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46302843                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.821914                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140839561                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42655733                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6047535                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102957852                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45400720                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    502269336                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98183828                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3029175                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    479729800                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         10070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       181915                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        993365                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       195664                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        17480                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       731775                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       360998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        628046065                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            477954747                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567158                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        356201593                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.804072                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             479225449                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       664491811                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299475103                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.512826                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.512826                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2622227      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289484232     59.96%     60.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       962255      0.20%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1082724      0.22%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2983138      0.62%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17493619      3.62%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7580283      1.57%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       605495      0.13%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17349990      3.59%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61664465     12.77%     83.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36576796      7.58%     90.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     37784194      7.83%     98.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6389665      1.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     482758977                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      102889892                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    200769413                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     96435232                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    108424076                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13673649                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028324                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4042036     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         9872      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        217226      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            2      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       506535      3.70%     34.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        54532      0.40%     35.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     35.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       340583      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3270690     23.92%     61.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1157172      8.46%     70.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3542819     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       532182      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     390920507                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    878538862                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381519515                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    445632719                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         502269324                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        482758977                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     51770171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       707315                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75011794                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99409359                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.856273                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.689410                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     13737545     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2725494      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5141389      5.17%     21.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6698598      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9443919      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12218227     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15173053     15.26%     65.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14419290     14.50%     80.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19851844     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99409359                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.852361                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5196458                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2547684                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102957852                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45400720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236411808                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                99489504                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        204546209                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       100512926                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249999863                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            450499161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.397958                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.397958                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        146667383                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        84016287                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  80811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1092749                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        46303277                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.821944                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           140841708                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          42656435                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        6043437                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    102958874                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     45400732                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    502270447                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     98185273                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3027874                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    479732835                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         10091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       184495                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        993353                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       198282                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        17456                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       731767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       360982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        628050118                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            477956728                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.567157                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        356202844                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.804092                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             479228189                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       664497492                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      299475602                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.512827                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.512827                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2622158      0.54%      0.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    289484723     59.96%     60.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       962288      0.20%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      1082725      0.22%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2983143      0.62%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc        80079      0.02%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     17493722      3.62%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      7580290      1.57%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       605501      0.13%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     17350136      3.59%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     61664349     12.77%     83.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36576757      7.58%     90.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     37785107      7.83%     98.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6389916      1.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     482760713                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      102891950                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    200772777                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     96436244                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    108427826                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13674003                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.028325                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4042605     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         9871      0.07%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        217605      1.59%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     31.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       506606      3.70%     34.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        54512      0.40%     35.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       340725      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3270821     23.92%     61.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1156229      8.46%     70.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3542735     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       532294      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     390920608                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    878537936                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    381520484                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    445631109                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         502270435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        482760713                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     51771222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       706595                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     75008264                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99408693                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.856323                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.689274                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     13737037     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2725068      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5137801      5.17%     21.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6698438      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9447373      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12217776     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15178063     15.27%     65.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     14419117     14.50%     80.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19848020     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99408693                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.852378                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5199250                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2553179                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    102958874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     45400732                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      236414646                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99489504                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        204544121                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       100512070                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249999805                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            450499053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.397958                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.397958                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        146665811                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        84014752                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  81828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1092788                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        46302750                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.821898                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           140838756                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          42655434                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        6043831                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    102957634                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45400181                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    502267418                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     98183322                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3029786                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    479728282                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         10036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       184847                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        993350                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       198574                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17460                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       731772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       361016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        628044009                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            477953678                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567159                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        356200846                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.804061                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             479224152                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       664489284                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      299474513                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.512826                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.512826                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2622260      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    289484001     59.96%     60.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       962226      0.20%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1082719      0.22%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2983142      0.62%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        80079      0.02%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     17493567      3.62%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7580287      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       605501      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     17349911      3.59%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     61664361     12.77%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36576699      7.58%     90.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     37783985      7.83%     98.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6389514      1.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     482758071                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      102888978                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    200768114                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     96434914                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    108423253                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13672631                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028322                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        4041792     29.56%     29.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         9867      0.07%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        217212      1.59%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            2      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       506504      3.70%     34.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        54526      0.40%     35.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       340522      2.49%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3270168     23.92%     61.73% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1157370      8.46%     70.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3542779     25.91%     96.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       531889      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     390919464                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    878535450                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    381518764                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    445629746                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         502267406                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        482758071                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     51768311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       707118                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     75008844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99407676                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.856346                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.689429                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13735810     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2725624      2.74%     16.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5143179      5.17%     21.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6698664      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9443560      9.50%     37.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12217712     12.29%     50.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15169153     15.26%     65.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     14419413     14.51%     80.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19854561     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99407676                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.852352                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5193061                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2542219                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    102957634                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45400181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      236410664                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99489504                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            3                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116794537                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116794540                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            3                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116795653                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116795656                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3406342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3406345                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3429377                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3429380                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16283590443                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16283590443                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16283590443                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16283590443                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120200879                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120200885                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120225030                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120225036                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028339                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028339                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028525                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028525                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4780.374502                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4780.370292                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4748.264901                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4748.260748                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1721216                       # number of writebacks
system.cpu0.dcache.writebacks::total          1721216                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1692288                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1692288                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1692288                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1692288                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1714054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1714054                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1721733                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1721733                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7818379461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7818379461                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7851773367                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7851773367                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014260                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014321                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4561.337893                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4561.337893                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4560.389658                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4560.389658                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1721216                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76714648                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76714651                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3069102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3069105                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  14635145871                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14635145871                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79783750                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79783756                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.038468                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038468                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4768.543330                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4768.538669                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1685494                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1685494                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383608                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383608                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6299767926                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6299767926                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4553.145057                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4553.145057                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40079889                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40079889                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337240                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337240                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1648444572                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1648444572                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40417129                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40417129                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4888.045819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4888.045819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6794                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6794                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       330446                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       330446                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1518611535                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1518611535                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4595.642056                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4595.642056                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1116                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        23035                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.953791                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.953791                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         7679                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     33393906                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     33393906                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4348.731085                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4348.731085                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          506.196294                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118517396                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1721728                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.836306                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     1.002819                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   505.193475                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001959                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.986706                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988665                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        963522016                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       963522016                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           13                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45451267                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45451280                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           13                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45451267                       # number of overall hits
system.cpu0.icache.overall_hits::total       45451280                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          751                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           754                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          751                       # number of overall misses
system.cpu0.icache.overall_misses::total          754                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     54476469                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     54476469                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     54476469                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     54476469                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           16                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45452018                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45452034                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           16                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45452018                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45452034                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.187500                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.187500                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 72538.573901                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72249.958886                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 72538.573901                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72249.958886                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu0.icache.writebacks::total              233                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           68                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          683                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          683                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          683                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     46682271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     46682271                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     46682271                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     46682271                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 68348.859444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68348.859444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 68348.859444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68348.859444                       # average overall mshr miss latency
system.cpu0.icache.replacements                   233                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           13                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45451267                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45451280                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          751                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          754                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     54476469                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     54476469                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45452018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45452034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 72538.573901                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72249.958886                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           68                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     46682271                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     46682271                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 68348.859444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68348.859444                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          440.262553                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45451966                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              686                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         66256.510204                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   437.262553                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.854028                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.859888                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        363616958                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       363616958                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1391975                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       467604                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1253846                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        330439                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       330439                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1391975                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1597                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5164688                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5166285                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        58304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220348416                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220406720                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            9                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1722423                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.022016                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.146736                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1684502     97.80%     97.80% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               37921      2.20%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1722423                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2293292079                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         684641                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1720005939                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          228                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1720797                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1721025                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          228                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1720797                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1721025                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          447                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          928                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1381                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          447                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          928                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1381                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     45345276                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     88524720                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    133869996                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     45345276                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     88524720                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    133869996                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          675                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1721725                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1722406                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          675                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1721725                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1722406                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.662222                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.000539                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.662222                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.000539                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 101443.570470                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 95393.017241                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 96936.999276                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 101443.570470                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 95393.017241                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 96936.999276                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.l2cache.writebacks::total               1                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          442                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          928                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1370                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          442                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          928                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1370                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     44867421                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     88215696                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    133083117                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     44867421                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     88215696                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    133083117                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.654815                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.000539                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.654815                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.000539                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 101510.002262                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 95060.017241                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 97140.961314                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 101510.002262                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 95060.017241                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 97140.961314                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    1                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       467604                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       467604                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       467604                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       467604                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1223318                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1223318                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1223318                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1223318                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330043                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330043                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          396                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          396                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     33518115                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     33518115                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       330439                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       330439                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001198                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001198                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 84641.704545                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 84641.704545                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          396                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          396                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     33386247                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     33386247                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001198                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001198                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 84308.704545                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 84308.704545                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          228                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1390754                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1390982                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          447                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          532                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          985                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     45345276                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     55006605                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    100351881                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          675                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1391286                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1391967                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.662222                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000708                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 101443.570470                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 103395.874060                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 101880.082234                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          442                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          532                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          974                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     44867421                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     54829449                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     99696870                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.654815                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 101510.002262                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 103062.874060                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 102358.182752                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1185.849395                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3413331                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1376                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         2480.618459                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     2.999999                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   438.100440                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   741.748956                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.106958                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.181091                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.289514                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1375                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1252                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.335693                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        54614752                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       54614752                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33130004832                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31068.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31068.numOps                      0                       # Number of Ops committed
system.cpu0.thread31068.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116795154                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116795157                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116796273                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116796276                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3406084                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3406087                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3429119                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3429122                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  16286169195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16286169195                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  16286169195                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16286169195                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            6                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    120201238                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    120201244                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            6                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    120225392                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    120225398                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.028337                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028337                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.028522                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028522                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4781.493702                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4781.489491                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4749.374167                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4749.370012                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1721197                       # number of writebacks
system.cpu1.dcache.writebacks::total          1721197                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1692049                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1692049                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1692049                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1692049                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1714035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1714035                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1721714                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1721714                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   7817732442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7817732442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   7851155319                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7851155319                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4561.010972                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4561.010972                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4560.081012                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4560.081012                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1721197                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76715297                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76715300                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3068844                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3068847                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14637494187                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14637494187                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79784141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79784147                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.038464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4769.709437                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4769.704774                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1685261                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1685261                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1383583                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1383583                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6298862499                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6298862499                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4552.572920                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4552.572920                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40079857                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40079857                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       337240                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       337240                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1648675008                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1648675008                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40417097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40417097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4888.729119                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4888.729119                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6788                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6788                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       330452                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       330452                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1518869943                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1518869943                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4596.340597                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4596.340597                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1119                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1119                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        23035                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.953672                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.953672                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         7679                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     33422877                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     33422877                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.317918                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.317918                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4352.503842                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4352.503842                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          506.197210                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118517997                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1721709                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            68.837415                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     1.002816                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   505.194393                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.001959                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.986708                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988666                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        963524893                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       963524893                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           13                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45451559                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45451572                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           13                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45451559                       # number of overall hits
system.cpu1.icache.overall_hits::total       45451572                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          729                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           732                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          729                       # number of overall misses
system.cpu1.icache.overall_misses::total          732                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     53881731                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     53881731                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     53881731                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     53881731                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           16                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45452288                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45452304                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           16                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45452288                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45452304                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.187500                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.187500                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 73911.839506                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73608.922131                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 73911.839506                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73608.922131                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          210                       # number of writebacks
system.cpu1.icache.writebacks::total              210                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           70                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           70                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          659                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          659                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          659                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     45996957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     45996957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     45996957                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     45996957                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 69798.113809                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69798.113809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 69798.113809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69798.113809                       # average overall mshr miss latency
system.cpu1.icache.replacements                   210                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           13                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45451559                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45451572                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          729                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          732                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     53881731                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     53881731                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45452288                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45452304                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 73911.839506                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73608.922131                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           70                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          659                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     45996957                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     45996957                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 69798.113809                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69798.113809                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          439.265599                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45452234                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              662                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         68658.963746                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   436.265599                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.852081                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.857941                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363619094                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363619094                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1391926                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       467605                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1253803                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        330445                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       330445                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1391926                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1526                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5164631                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5166157                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        55296                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    220345984                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           220401280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                            9                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1722380                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.022011                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.146721                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1684468     97.80%     97.80% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               37912      2.20%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1722380                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2293235802                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         661329                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1719986958                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          204                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1720777                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1720981                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          204                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1720777                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1720981                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          447                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          929                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1382                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          447                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          929                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1382                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     44765856                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     87973272                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    132739128                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     44765856                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     87973272                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    132739128                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          651                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1721706                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1722363                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          651                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1721706                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1722363                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.686636                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.000540                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.686636                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.000540                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 100147.328859                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 94696.740581                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 96048.573082                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 100147.328859                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 94696.740581                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 96048.573082                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.l2cache.writebacks::total               1                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          440                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          929                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1369                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          440                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          929                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1369                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     44194761                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     87663915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    131858676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     44194761                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     87663915                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    131858676                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.675883                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.000540                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.675883                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.000540                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 100442.638636                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 94363.740581                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 96317.513514                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 100442.638636                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 94363.740581                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 96317.513514                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    1                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       467605                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       467605                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1223285                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1223285                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1223285                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1223285                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            8                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       330048                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       330048                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     33755877                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     33755877                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       330445                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       330445                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001201                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 85027.397985                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 85027.397985                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     33623676                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     33623676                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 84694.397985                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 84694.397985                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          204                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1390729                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1390933                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          447                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          532                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          985                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     44765856                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     54217395                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     98983251                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          651                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1391261                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1391918                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.686636                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.000708                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 100147.328859                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 101912.396617                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 100490.610152                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          440                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          532                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          972                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     44194761                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     54040239                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     98235000                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.675883                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 100442.638636                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 101579.396617                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 101064.814815                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1184.945861                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3413254                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1375                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         2482.366545                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.999999                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   436.236858                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   742.709003                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.106503                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.181325                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.289293                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1251                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.335449                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        54613551                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       54613551                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33130004832                       # Cumulative time (in ticks) in various power states
system.cpu1.thread31068.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread31068.numOps                      0                       # Number of Ops committed
system.cpu1.thread31068.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            3                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    116796272                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       116796275                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            3                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    116797391                       # number of overall hits
system.cpu2.dcache.overall_hits::total      116797394                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3405970                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3405973                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3429005                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3429008                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  16290059301                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16290059301                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  16290059301                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16290059301                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            6                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    120202242                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    120202248                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            6                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    120226396                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    120226402                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.028335                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028335                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.028521                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028521                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4782.795885                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4782.791672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4750.666535                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4750.662378                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1721240                       # number of writebacks
system.cpu2.dcache.writebacks::total          1721240                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1691892                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1691892                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1691892                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1691892                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1714078                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1714078                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1721757                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1721757                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7822148022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7822148022                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   7855540596                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7855540596                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  4563.472620                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  4563.472620                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  4562.514104                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  4562.514104                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1721240                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     76716414                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76716417                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3068724                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3068727                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  14640630714                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14640630714                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     79785138                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     79785144                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4770.918047                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4770.913383                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1685104                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1685104                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1383620                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1383620                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   6303040317                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6303040317                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  4555.470662                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4555.470662                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     40079858                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      40079858                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       337246                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       337246                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1649428587                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1649428587                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     40417104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     40417104                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.008344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4890.876651                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4890.876651                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         6788                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         6788                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       330458                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       330458                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1519107705                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1519107705                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4596.976635                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4596.976635                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1119                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1119                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        23035                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.953672                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.953672                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         7679                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     33392574                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     33392574                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.317918                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.317918                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  4348.557625                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  4348.557625                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          506.195327                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          118519158                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1721752                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.836370                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     1.002821                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   505.192506                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.001959                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.986704                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988663                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        963532968                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       963532968                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           13                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     45451706                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        45451719                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           13                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     45451706                       # number of overall hits
system.cpu2.icache.overall_hits::total       45451719                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          773                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           776                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          773                       # number of overall misses
system.cpu2.icache.overall_misses::total          776                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     57445164                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     57445164                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     57445164                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     57445164                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           16                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     45452479                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     45452495                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           16                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     45452479                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     45452495                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.187500                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000017                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.187500                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000017                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 74314.571798                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74027.273196                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 74314.571798                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74027.273196                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          251                       # number of writebacks
system.cpu2.icache.writebacks::total              251                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           71                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           71                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          702                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          702                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          702                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          702                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     49184766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     49184766                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     49184766                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     49184766                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 70063.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 70063.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 70063.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 70063.769231                       # average overall mshr miss latency
system.cpu2.icache.replacements                   251                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           13                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     45451706                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       45451719                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          773                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          776                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     57445164                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     57445164                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     45452479                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     45452495                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 74314.571798                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74027.273196                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           71                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           71                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          702                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          702                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     49184766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     49184766                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 70063.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 70063.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          441.260317                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45452424                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              705                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         64471.523404                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   438.260317                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.855977                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.861837                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        363620665                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       363620665                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1392006                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       467605                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1253887                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        330451                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       330451                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1392006                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1653                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5164760                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5166413                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        60672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    220351488                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           220412160                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                            9                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1722466                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.022019                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.146745                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1684539     97.80%     97.80% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               37927      2.20%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1722466                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2293348356                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         703954                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1720029915                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          245                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1720821                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1721066                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          245                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1720821                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1721066                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          449                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data          928                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1383                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          449                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data          928                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1383                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     47768184                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data     92034540                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    139802724                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     47768184                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data     92034540                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    139802724                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          694                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1721749                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1722449                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          694                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1721749                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1722449                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.646974                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.000539                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.000803                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.646974                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.000539                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.000803                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 106387.937639                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 99175.150862                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 101086.568330                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 106387.937639                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 99175.150862                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 101086.568330                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu2.l2cache.writebacks::total               1                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          442                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data          928                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1370                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          442                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data          928                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1370                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     47255697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data     91725516                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    138981213                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     47255697                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data     91725516                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    138981213                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.636888                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.000539                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.000795                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.636888                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.000539                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.000795                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 106913.341629                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 98842.150862                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 101446.140876                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 106913.341629                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 98842.150862                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 101446.140876                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                    1                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       467605                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       467605                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1223354                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1223354                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1223354                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1223354                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            8                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       330054                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       330054                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     33966333                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     33966333                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       330451                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       330451                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.001201                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 85557.513854                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 85557.513854                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     33834132                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     33834132                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 85224.513854                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 85224.513854                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          245                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1390767                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1391012                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          449                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data          531                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          986                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     47768184                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data     58068207                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    105836391                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          694                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1391298                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1391998                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.646974                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.000708                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 106387.937639                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 109356.322034                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 107339.138945                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          442                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          531                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          973                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     47255697                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     57891384                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    105147081                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.636888                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000699                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 106913.341629                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 109023.322034                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 108064.831449                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1185.844172                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3413409                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1376                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs         2480.675145                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     2.999999                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   438.097866                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   741.746307                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.106957                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.181090                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.289513                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1375                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1252                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.335693                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        54616032                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       54616032                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33130004832                       # Cumulative time (in ticks) in various power states
system.cpu2.thread31068.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread31068.numOps                      0                       # Number of Ops committed
system.cpu2.thread31068.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            3                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    116794462                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       116794465                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            3                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    116795581                       # number of overall hits
system.cpu3.dcache.overall_hits::total      116795584                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3406211                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3406214                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3429246                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3429249                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  16293766590                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16293766590                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  16293766590                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16293766590                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    120200673                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    120200679                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    120224827                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    120224833                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028338                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028338                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028524                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028524                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4783.545878                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4783.541665                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4751.413748                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4751.409591                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1721211                       # number of writebacks
system.cpu3.dcache.writebacks::total          1721211                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1692162                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1692162                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1692162                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1692162                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1714049                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1714049                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1721728                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1721728                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7822825677                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7822825677                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7856233902                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7856233902                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014260                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014321                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4563.945183                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4563.945183                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4562.993633                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4562.993633                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1721211                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     76714616                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       76714619                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3068967                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3068970                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14644574100                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14644574100                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     79783583                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     79783589                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038466                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038466                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4771.825210                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4771.820546                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1685372                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1685372                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1383595                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1383595                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   6303951405                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6303951405                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4556.211467                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4556.211467                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     40079846                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      40079846                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       337244                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       337244                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1649192490                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1649192490                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     40417090                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     40417090                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4890.205578                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4890.205578                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6790                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6790                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       330454                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       330454                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1518874272                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1518874272                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4596.325879                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4596.325879                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1119                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1119                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        23035                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        24154                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.953672                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.953672                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7679                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     33408225                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     33408225                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317918                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317918                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4350.595781                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4350.595781                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          506.194876                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          118517319                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1721723                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.836461                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17895005580834                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     1.002821                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   505.192055                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.001959                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.986703                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988662                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        963520387                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       963520387                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           13                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45451064                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45451077                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           13                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45451064                       # number of overall hits
system.cpu3.icache.overall_hits::total       45451077                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          750                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           753                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          750                       # number of overall misses
system.cpu3.icache.overall_misses::total          753                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     57195081                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     57195081                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     57195081                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     57195081                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           16                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45451814                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45451830                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           16                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45451814                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45451830                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.187500                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.187500                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 76260.108000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 75956.282869                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 76260.108000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 75956.282869                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          230                       # number of writebacks
system.cpu3.icache.writebacks::total              230                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           70                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           70                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          680                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          680                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     49555728                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     49555728                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     49555728                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     49555728                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 72876.070588                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 72876.070588                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 72876.070588                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 72876.070588                       # average overall mshr miss latency
system.cpu3.icache.replacements                   230                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           13                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45451064                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45451077                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          750                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          753                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     57195081                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     57195081                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45451814                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45451830                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.187500                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 76260.108000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 75956.282869                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           70                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          680                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     49555728                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     49555728                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 72876.070588                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 72876.070588                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          440.260805                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45451760                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              683                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         66547.232796                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   437.260806                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.854025                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.859884                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        363615323                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       363615323                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         16                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1391959                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       467605                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1253837                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        330447                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       330447                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1391959                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1588                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5164673                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5166261                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        57920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    220347776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           220405696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                            9                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1722415                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.022014                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.146730                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1684497     97.80%     97.80% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               37918      2.20%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1722415                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2293281423                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         681644                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1720000944                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          225                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1720791                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1721016                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          225                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1720791                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1721016                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          447                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          929                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1382                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          447                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          929                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1382                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     48231054                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     93006234                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    141237288                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     48231054                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     93006234                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    141237288                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          672                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1721720                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1722398                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          672                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1721720                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1722398                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.665179                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000540                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.665179                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000540                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 107899.449664                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 100114.353068                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 102197.748191                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 107899.449664                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 100114.353068                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 102197.748191                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.l2cache.writebacks::total               1                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          442                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          929                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1371                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          442                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          929                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1371                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     47783835                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     92696877                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    140480712                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     47783835                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     92696877                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    140480712                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.657738                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000540                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000796                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.657738                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000540                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000796                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 108108.223982                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 99781.353068                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 102465.873085                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 108108.223982                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 99781.353068                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 102465.873085                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    1                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       467605                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       467605                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1223312                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1223312                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1223312                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1223312                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            8                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       330050                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       330050                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     33752214                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     33752214                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       330447                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       330447                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001201                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 85018.171285                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 85018.171285                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     33620013                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     33620013                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 84685.171285                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 84685.171285                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          225                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1390741                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1390966                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          447                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          532                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          985                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     48231054                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     59254020                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    107485074                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          672                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1391273                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1391951                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.665179                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000382                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000708                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 107899.449664                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 111379.736842                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 109121.902538                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          442                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          532                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          974                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     47783835                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     59076864                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    106860699                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.657738                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000382                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 108108.223982                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 111046.736842                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 109713.243326                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1186.939184                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3413318                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1377                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2478.807553                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17895005580501                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.999999                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   438.232119                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   742.707066                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.106990                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.181325                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.289780                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1376                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1253                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.335938                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54614545                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54614545                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17895005590824                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33130004832                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp                3917                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1587                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1587                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           3917                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         2752                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         2750                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port         2752                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2754                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                   11008                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        88064                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port        88064                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        88128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                   352256                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               5504                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     5504    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 5504                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy              1824840                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              912420                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy              911754                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy              912420                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              913086                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          442                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          928                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          440                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          929                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          442                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data          928                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          442                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          929                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              5504                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            3                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          442                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          928                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          440                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          929                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          442                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data          928                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          442                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          929                       # number of overall misses
system.l3cache.overall_misses::total             5504                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     43099191                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     84502080                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     42434190                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     83947635                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     45487800                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data     88011567                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     46016271                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     88978266                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    522477000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     43099191                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     84502080                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     42434190                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     83947635                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     45487800                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data     88011567                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     46016271                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     88978266                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    522477000                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          442                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          928                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          440                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          929                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          442                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data          928                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          442                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          929                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            5504                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          442                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          928                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          440                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          929                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          442                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data          928                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          442                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          929                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           5504                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 97509.481900                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 91058.275862                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 96441.340909                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 90363.439182                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 102913.574661                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 94840.050647                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 104109.210407                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 95778.542519                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94926.780523                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 97509.481900                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 91058.275862                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 96441.340909                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 90363.439182                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 102913.574661                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 94840.050647                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 104109.210407                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 95778.542519                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94926.780523                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          442                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          928                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          440                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          929                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          442                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data          928                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          442                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          929                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         5480                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          442                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          928                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          440                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          929                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          442                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data          928                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          442                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          929                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         5480                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     40155471                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     78321600                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     39503790                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     77760495                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     42544080                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data     81831087                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     43072551                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     82791126                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    485980200                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     40155471                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     78321600                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     39503790                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     77760495                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     42544080                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data     81831087                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     43072551                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     82791126                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    485980200                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.995640                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.995640                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 90849.481900                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 84398.275862                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 89781.340909                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 83703.439182                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 96253.574661                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 88180.050647                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 97449.210407                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 89118.542519                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 88682.518248                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 90849.481900                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 84398.275862                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 89781.340909                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 83703.439182                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 96253.574661                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 88180.050647                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 97449.210407                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 89118.542519                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 88682.518248                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.ReadExReq_misses::.switch_cpus0.data          396                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1587                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     31802832                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     32036265                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     32246721                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     32032602                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    128118420                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          396                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1587                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 80310.181818                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 80695.881612                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 81225.997481                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 80686.654912                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 80729.943289                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          396                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1587                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     29165472                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     29392245                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     29602701                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     29388582                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    117549000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73650.181818                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 74035.881612                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 74565.997481                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 74026.654912                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 74069.943289                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          442                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          532                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          440                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          532                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          442                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data          531                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          442                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          532                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3917                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     43099191                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     52699248                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     42434190                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     51911370                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     45487800                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data     55764846                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     46016271                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     56945664                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    394358580                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          442                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          532                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          440                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          532                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          442                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data          531                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          442                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          532                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         3917                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 97509.481900                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 99058.736842                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 96441.340909                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 97577.763158                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 102913.574661                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 105018.542373                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 104109.210407                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 107040.721805                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 100678.728619                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          442                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          532                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          440                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          532                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          442                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          531                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          442                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          532                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3893                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     40155471                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     49156128                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     39503790                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     48368250                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     42544080                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     52228386                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     43072551                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     53402544                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    368431200                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.993873                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 90849.481900                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 92398.736842                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 89781.340909                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 90917.763158                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 96253.574661                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 98358.542373                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 97449.210407                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 100380.721805                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 94639.404059                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.tag_accesses                88064                       # Number of tag accesses
system.l3cache.tags.data_accesses               88064                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001170302                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18299                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5480                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5480                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5480                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  350720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     10.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33055152093                       # Total gap between requests
system.mem_ctrls.avgGap                    6031962.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        28288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        59392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        28160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        59456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        28288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data        59392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        59456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 853848.076534892549                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1792694.604127557250                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 849984.510577721056                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1794626.387106142938                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 853848.076534892549                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1792694.604127557250                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 853848.076534892549                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1794626.387106142938                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          440                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data          928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          929                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     23590655                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     43512533                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     23015861                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     42910657                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     25980116                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data     47018726                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     26509582                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     47943946                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     53372.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     46888.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     52308.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     46190.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     58778.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     50666.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     59976.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     51608.12                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses             1800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                335                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                       38                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                    224                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           31                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        28288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        59392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        59456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        28288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data        59392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        59456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        352256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28288                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          440                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data          928                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          929                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         5795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       853848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      1792695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       849985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      1794626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       853848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data      1792695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       853848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1794626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         10632534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         5795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       853848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       849985                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       853848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       853848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3434710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         5795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       853848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      1792695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       849985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      1794626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       853848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data      1792695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       853848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1794626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        10632534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5480                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           93                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          169                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20           67                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               184625916                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18259360                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          280482076                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                33690.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51182.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3617                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.00                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   188.255502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   137.265984                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   205.099151                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          505     27.11%     27.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1008     54.11%     81.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          119      6.39%     87.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           82      4.40%     92.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           31      1.66%     93.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           36      1.93%     95.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           12      0.64%     96.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           11      0.59%     96.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           59      3.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                350720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               10.586171                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5810234.976000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7724632.910400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   23050616.064000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11810344271.878586                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3075376277.232256                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 19264215838.158180                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  34186521871.223381                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1031.889704                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29390095467                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2983750000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    756159365                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3917                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1587                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1587                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3917                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        11008                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        11008                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  11008                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port       352256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total       352256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  352256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5504                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy             1824840                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10130644                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52469917                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32688778                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1048427                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22351664                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       21911243                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.029583                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8265239                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           39                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2877931                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2714952                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       162979                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       116988                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     51769487                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       978055                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92468205                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.871939                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282272                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     15972655     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7240923      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5083110      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10116590     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3178896      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2227094      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3400049      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3499934      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41748954     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92468205                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450499431                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132213705                       # Number of memory references committed
system.switch_cpus0.commit.loads             91796576                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44284657                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          93661116                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395884411                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6935287                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2418326      0.54%      0.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268729942     59.65%     60.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       953156      0.21%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2922546      0.65%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17150648      3.81%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7400243      1.64%     66.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       592164      0.13%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16927587      3.76%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56694738     12.58%     83.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34125841      7.58%     90.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35101838      7.79%     98.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6291288      1.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450499431                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41748954                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5910837                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15054450                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71364600                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6084993                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        993372                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21313908                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        70948                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     520802300                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       431005                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98386666                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42655520                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               667767                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       972779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294853342                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52469917                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     32891434                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97371171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2127610                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           63                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          388                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.cacheLines         45452018                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          338                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99408253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.366282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.940402                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11495347     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4185347      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6650822      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4383079      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11995251     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3253009      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8519136      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3954503      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44971759     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99408253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.527391                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.963663                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45452082                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  124                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18298205                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11160867                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         8673                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        17485                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4982930                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        60161                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33130015488                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        993372                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8892187                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6445393                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles         1348                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74366193                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8709746                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     514590573                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        41403                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2379196                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1795555                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3018682                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    520571211                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1355593567                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       720013707                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157125259                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455227885                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65343225                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23170795                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               552988169                       # The number of ROB reads
system.switch_cpus0.rob.writes             1011487667                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450499431                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52469918                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32688957                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1048427                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22351906                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21911497                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.029658                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8265153                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2877853                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2714925                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       162928                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       116984                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     51770191                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       978054                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92469224                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.871881                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.282306                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     15973746     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7241250      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5083407      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10115804     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3178959      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2226698      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3400166      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3500257      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41748937     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92469224                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249999826                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450499093                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          132213604                       # Number of memory references committed
system.switch_cpus1.commit.loads             91796501                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44284627                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          93661071                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395884094                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6935282                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2418326      0.54%      0.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268729726     59.65%     60.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       953156      0.21%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      2922546      0.65%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17150639      3.81%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7400240      1.64%     66.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       592164      0.13%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16927578      3.76%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56694687     12.58%     83.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     34125815      7.58%     90.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35101814      7.79%     98.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6291288      1.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450499093                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41748937                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5910472                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15055391                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71365328                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6084802                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        993365                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21314183                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        70949                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     520802706                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       431024                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98387225                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42655733                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               667840                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       972605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             294854241                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52469918                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     32891575                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97372462                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2127598                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           63                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          383                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.cacheLines         45452288                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99409359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.366232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.940432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11496413     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4185394      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6650438      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4383169      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11995329     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3252795      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8519464      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3954976      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        44971381     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99409359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.527391                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.963672                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45452352                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  125                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18298331                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11161331                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         8677                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        17480                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4983615                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        60128                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33130015488                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        993365                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8891654                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6444222                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         1359                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74366892                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8711853                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     514590606                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41464                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2379248                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1797914                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3018813                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    520570771                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1355593866                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       720013069                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        157125298                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455227533                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        65343140                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23168822                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               552989571                       # The number of ROB reads
system.switch_cpus1.rob.writes             1011488491                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249999826                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450499093                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       52469777                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     32689049                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1048408                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     22351925                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       21911466                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.029436                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8265082                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2877718                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2714933                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       162785                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted       116989                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     51771242                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       978042                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     92468579                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.871916                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.282294                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     15973324     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      7241026      7.83%     25.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5083066      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10116158     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3179066      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2226631      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3400072      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3500210      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41749026     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     92468579                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249999863                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     450499161                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          132213625                       # Number of memory references committed
system.switch_cpus2.commit.loads             91796520                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44284632                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          93661086                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          395884155                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6935283                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2418326      0.54%      0.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    268729766     59.65%     60.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       953156      0.21%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      2922546      0.65%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     17150642      3.81%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      7400241      1.64%     66.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       592164      0.13%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     16927581      3.76%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     56694698     12.58%     83.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     34125817      7.58%     90.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35101822      7.79%     98.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      6291288      1.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    450499161                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41749026                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5912394                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     15052388                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         71365768                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      6084789                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        993353                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     21313862                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred        70949                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     520802681                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       430977                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           98388649                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           42656435                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               667768                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       974582                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             294854108                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           52469777                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     32891481                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97369781                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        2127574                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           70                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          426                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.cacheLines         45452479                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          354                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99408693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.366257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.940421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        11496096     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4185359      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6650337      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         4383160      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11995121     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3252705      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8519568      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3955153      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        44971194     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99408693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.527390                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.963670                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           45452550                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  133                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           18298826                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       11162346                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         8678                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        17456                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4983617                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        60131                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33130015488                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        993353                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         8893372                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        6443503                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         1357                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         74367541                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles      8709553                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     514590966                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        41249                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2378853                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1796549                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3018207                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    520571552                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1355597477                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       720015631                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        157126991                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    455227605                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        65343867                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         23167466                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               552989956                       # The number of ROB reads
system.switch_cpus2.rob.writes             1011490689                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249999863                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          450499161                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       52469615                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     32688742                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1048411                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     22351658                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       21911263                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.029699                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8265124                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2877859                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2714927                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       162932                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       116981                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     51768331                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       978046                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92467829                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.871954                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.282252                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15972512     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      7240405      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5083334      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10116193     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3179058      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2227239      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3400965      3.68%     51.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3499800      3.78%     54.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41748323     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92467829                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249999805                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     450499053                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          132213590                       # Number of memory references committed
system.switch_cpus3.commit.loads             91796497                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44284624                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          93661071                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          395884054                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6935281                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2418326      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    268729700     59.65%     60.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       953156      0.21%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2922546      0.65%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     17150639      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7400240      1.64%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       592164      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16927578      3.76%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     56694683     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     34125805      7.58%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     35101814      7.79%     98.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6291288      1.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    450499053                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41748323                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5911426                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     15053140                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         71365119                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      6084640                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        993350                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     21314102                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        70949                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     520800590                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       431009                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           98386707                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           42655434                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               667813                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       973661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             294852874                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           52469615                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     32891314                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97369684                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2127568                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           70                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          430                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.cacheLines         45451814                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          338                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99407676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.366296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.940400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11495202     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4185428      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6650571      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4383071      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11995181     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3252750      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8519061      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3954917      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        44971495     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99407676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.527388                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.963658                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45451885                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  132                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928135595656                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           18298366                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       11161131                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         8675                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17460                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4983076                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        60159                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33130015488                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        993350                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8892694                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6444421                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles         1246                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         74366437                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8709514                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     514588144                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41233                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2378779                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1796276                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3017946                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    520567996                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1355585961                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       720008941                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        157125124                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    455227495                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        65340433                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         23169217                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               552986890                       # The number of ROB reads
system.switch_cpus3.rob.writes             1011484375                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249999805                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          450499053                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
