# Simulation using all modeling styles of 4:1 multiplexer in Verilog 

Please refer the attached pdf for RTL and Technology Schematic.
