* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Apr 19 2025 16:01:09

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\netlist\oadb-U111_TOP  --package  TQ144  --outdir  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\placer\U111_TOP_pl.sdc  --dst_sdc_file  D:/LocalBus68040/U111/U111_icecube/U111_icecube_Implmnt\sbt\outputs\packer\U111_TOP_pk.sdc  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: U111_TOP
Used Logic Cell: 240/3520
Used Logic Tile: 140/440
Used IO Cell:    95/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: CLK40
Clock Source: GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 clk40_in CONSTANT_ONE_NET 
Clock Driver: pll (SB_PLL40_2F_PAD)
Driver Position: (12, 21, 1)
Fanout to FF: 99
Fanout to Tile: 59


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 1 3 0 3 1 1 1 0 1 0 3 2 1 1 2 2 0 1 1 0 3 2 3   
19|   4 1 2 0 2 1 1 1 0 0 0 2 2 0 1 0 0 1 1 1 0 2 1 3   
18|   2 2 1 0 0 2 1 0 0 0 1 0 1 0 0 0 0 1 0 0 0 1 1 3   
17|   1 1 1 0 0 0 0 0 0 0 0 2 1 0 0 0 0 0 0 0 0 0 0 3   
16|   1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0   
15|   2 3 0 0 0 1 0 0 0 0 1 6 6 0 0 1 0 0 0 0 0 0 0 1   
14|   0 0 0 0 0 0 0 0 0 0 0 5 1 0 0 0 0 0 0 0 0 0 0 1   
13|   2 1 1 0 0 0 0 0 0 1 0 1 2 0 0 0 0 0 0 0 0 0 0 4   
12|   2 1 1 0 0 0 0 1 0 0 1 2 2 0 1 0 0 0 0 0 0 0 0 2   
11|   1 1 0 0 0 1 0 0 0 0 0 3 1 0 0 0 0 0 0 0 0 0 0 0   
10|   3 1 1 0 1 0 0 0 0 0 5 4 1 0 0 0 0 0 0 0 0 0 1 2   
 9|   1 1 0 0 0 0 0 0 0 0 2 4 2 0 0 0 0 1 0 0 0 0 0 3   
 8|   0 1 0 0 0 0 0 0 0 0 1 4 1 0 0 0 0 0 0 0 0 0 0 5   
 7|   2 1 1 0 0 0 0 0 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 2   
 6|   1 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 2   
 5|   0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 3   
 4|   0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 4   
 3|   2 3 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 1 1   
 2|   0 2 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 2 1   
 1|   0 1 2 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 6
Average number of Logic cells per logic tile: 1.71

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  1  5  0  4  1  1  3  0  0  0  7  5  3  3  5  5  0  1  1  0  3  2  3    
19|     4  4  4  0  4  1  1  4  0  0  0  5  5  0  3  0  0  3  4  4  0  4  4  4    
18|     2  4  4  0  0  4  4  0  0  0  3  0  3  0  0  0  0  3  0  0  0  4  4  3    
17|     1  4  3  0  0  0  0  0  0  0  0  4  3  0  0  0  0  0  0  0  0  0  0  4    
16|     1  0  0  0  0  0  0  0  0  0  0  3  2  0  0  0  0  0  0  0  0  0  0  0    
15|     2  4  0  0  0  3  0  0  0  0  1  6  6  0  0  3  0  0  0  0  0  0  0  1    
14|     0  0  0  0  0  0  0  0  0  0  0 11  4  0  0  0  0  0  0  0  0  0  0  1    
13|     2  4  4  0  0  0  0  0  0  3  0  1  2  0  0  0  0  0  0  0  0  0  0  4    
12|     2  4  4  0  0  0  0  3  0  0  4  6  5  0  3  0  0  0  0  0  0  0  0  2    
11|     1  4  0  0  0  3  0  0  0  0  0  9  4  0  0  0  0  0  0  0  0  0  0  0    
10|     4  4  3  0  3  0  0  0  0  0 14 10  3  0  0  0  0  0  0  0  0  0  1  4    
 9|     1  4  0  0  0  0  0  0  0  0  6 10  7  0  0  0  0  3  0  0  0  0  0  3    
 8|     0  4  0  0  0  0  0  0  0  0  4 12  4  0  0  0  0  0  0  0  0  0  0  4    
 7|     2  4  3  0  0  0  0  0  3  0  4  0  0  0  0  0  0  0  0  0  0  0  0  2    
 6|     1  4  0  0  3  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  4  2    
 5|     0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1  4    
 4|     0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  4    
 3|     2  4  0  0  0  0  0  0  0  3  3  3  0  0  0  0  0  0  0  0  0  0  4  4    
 2|     0  2  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  2  1    
 1|     0  1  3  0  0  0  0  3  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 14
Average number of input nets per logic tile: 3.55

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  1  5  0 12  1  1  3  0  0  0  9  6  3  3  6  6  0  1  1  0  3  2  3    
19|     4  4  8  0  8  1  1  4  0  0  0  6  6  0  3  0  0  3  4  4  0  8  4 12    
18|     2  8  4  0  0  4  4  0  0  0  3  0  3  0  0  0  0  3  0  0  0  4  4  3    
17|     1  4  3  0  0  0  0  0  0  0  0  4  3  0  0  0  0  0  0  0  0  0  0 12    
16|     1  0  0  0  0  0  0  0  0  0  0  3  2  0  0  0  0  0  0  0  0  0  0  0    
15|     2 12  0  0  0  3  0  0  0  0  1  6  6  0  0  3  0  0  0  0  0  0  0  1    
14|     0  0  0  0  0  0  0  0  0  0  0 16  4  0  0  0  0  0  0  0  0  0  0  1    
13|     2  4  4  0  0  0  0  0  0  3  0  1  2  0  0  0  0  0  0  0  0  0  0 16    
12|     2  4  4  0  0  0  0  3  0  0  4  7  6  0  3  0  0  0  0  0  0  0  0  2    
11|     1  4  0  0  0  3  0  0  0  0  0 10  4  0  0  0  0  0  0  0  0  0  0  0    
10|     4  4  3  0  3  0  0  0  0  0 18 14  3  0  0  0  0  0  0  0  0  0  1  8    
 9|     1  4  0  0  0  0  0  0  0  0  6 12  7  0  0  0  0  3  0  0  0  0  0  3    
 8|     0  4  0  0  0  0  0  0  0  0  4 13  4  0  0  0  0  0  0  0  0  0  0 20    
 7|     2  4  3  0  0  0  0  0  3  0  4  0  0  0  0  0  0  0  0  0  0  0  0  2    
 6|     1  4  0  0  3  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  0  4  2    
 5|     0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  1 12    
 4|     0  4  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  8  4    
 3|     2 12  0  0  0  0  0  0  0  3  3  3  0  0  0  0  0  0  0  0  0  0  4  4    
 2|     0  2  0  0  0  0  0  0  0  3  0  0  0  0  0  0  0  0  0  0  0  0  2  1    
 1|     0  1  4  0  0  0  0  3  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 20
Average number of input pins per logic tile: 4.46

***** Run Time Info *****
Run Time:  0
