// Seed: 1460792301
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wand id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output wand id_8
);
  tri id_10;
  assign id_8 = id_10 ? id_1 : 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  wire id_2,
    output tri  id_3,
    output tri0 id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_3, id_3, id_4, id_3, id_1, id_0, id_3
  );
  logic [7:0] id_7;
  assign #id_8 id_7[""==1+1'd0] = 1;
endmodule
