Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Mon Nov  6 05:17:10 2023
| Host             : Lenovo running 64-bit major release  (build 9200)
| Command          : report_power -file fullDatapath_power_routed.rpt -pb fullDatapath_power_summary_routed.pb -rpx fullDatapath_power_routed.rpx
| Design           : fullDatapath
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 62.690 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 61.893                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    18.050 |     2296 |       --- |             --- |
|   LUT as Logic           |    17.304 |     1127 |     63400 |            1.78 |
|   F7/F8 Muxes            |     0.282 |      107 |     63400 |            0.17 |
|   LUT as Distributed RAM |     0.205 |       32 |     19000 |            0.17 |
|   CARRY4                 |     0.195 |       36 |     15850 |            0.23 |
|   Register               |     0.051 |      849 |    126800 |            0.67 |
|   BUFG                   |     0.012 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |    22.392 |     2059 |       --- |             --- |
| I/O                      |    21.452 |       36 |       210 |           17.14 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    62.690 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    41.036 |      40.473 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.878 |       0.785 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     6.067 |       6.063 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| fullDatapath             |    61.893 |
|   ALUcu1                 |     1.309 |
|   CU1                    |     3.066 |
|     jalr_reg             |     0.004 |
|     jump_reg             |     0.012 |
|   DataMem1               |     0.375 |
|     mem_reg_0_63_0_0     |     0.011 |
|     mem_reg_0_63_10_10   |     0.009 |
|     mem_reg_0_63_11_11   |     0.010 |
|     mem_reg_0_63_12_12   |     0.009 |
|     mem_reg_0_63_13_13   |     0.010 |
|     mem_reg_0_63_14_14   |     0.014 |
|     mem_reg_0_63_15_15   |     0.010 |
|     mem_reg_0_63_16_16   |     0.008 |
|     mem_reg_0_63_17_17   |     0.008 |
|     mem_reg_0_63_18_18   |     0.013 |
|     mem_reg_0_63_19_19   |     0.008 |
|     mem_reg_0_63_1_1     |     0.017 |
|     mem_reg_0_63_20_20   |     0.010 |
|     mem_reg_0_63_21_21   |     0.010 |
|     mem_reg_0_63_22_22   |     0.008 |
|     mem_reg_0_63_23_23   |     0.010 |
|     mem_reg_0_63_24_24   |     0.010 |
|     mem_reg_0_63_25_25   |     0.007 |
|     mem_reg_0_63_26_26   |     0.010 |
|     mem_reg_0_63_27_27   |     0.009 |
|     mem_reg_0_63_28_28   |     0.010 |
|     mem_reg_0_63_29_29   |     0.010 |
|     mem_reg_0_63_2_2     |     0.016 |
|     mem_reg_0_63_30_30   |     0.009 |
|     mem_reg_0_63_31_31   |     0.013 |
|     mem_reg_0_63_3_3     |     0.011 |
|     mem_reg_0_63_4_4     |     0.016 |
|     mem_reg_0_63_5_5     |     0.015 |
|     mem_reg_0_63_6_6     |     0.011 |
|     mem_reg_0_63_7_7     |     0.013 |
|     mem_reg_0_63_8_8     |     0.010 |
|     mem_reg_0_63_9_9     |     0.013 |
|   PC1                    |    18.578 |
|   immGen1                |     0.182 |
|   nMUX_ALU               |     0.814 |
|   nMUX_RegisterWriteData |     0.046 |
|   registerFile1          |    15.649 |
|   ssd1                   |     0.210 |
+--------------------------+-----------+


