{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd " "Source file: C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1368461013529 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1368461013529 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd " "Source file: C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1368461016442 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1368461016442 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd " "Source file: C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1 1368461019356 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1 1368461019356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1368461020982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1368461020983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 18:03:39 2013 " "Processing started: Mon May 13 18:03:39 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1368461020983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1368461020983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1368461020983 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "plldvi.qip " "Tcl Script File plldvi.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE plldvi.qip " "set_global_assignment -name QIP_FILE plldvi.qip" {  } {  } 0 125063 "%1!s!" 0 0 "" 0 -1 1368461021240 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "" 0 -1 1368461021240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1368461022649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_channels_remapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lvds_channels_remapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_channels_remapping-remapping " "Found design unit 1: lvds_channels_remapping-remapping" {  } { { "lvds_channels_remapping.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_channels_remapping.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461023716 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_channels_remapping " "Found entity 1: lvds_channels_remapping" {  } { { "lvds_channels_remapping.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_channels_remapping.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "configuration_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file configuration_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 configuration_pkg " "Found design unit 1: configuration_pkg" {  } { { "configuration_pkg.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/configuration_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461023720 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 configuration_pkg-body " "Found design unit 2: configuration_pkg-body" {  } { { "configuration_pkg.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/configuration_pkg.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461023720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_sync_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lvds_sync_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_sync_controller-behavioral " "Found design unit 1: lvds_sync_controller-behavioral" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461023725 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_sync_controller " "Found entity 1: lvds_sync_controller" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vpg.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg " "Found entity 1: vpg" {  } { { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vga_time_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vga_time_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_time_generator " "Found entity 1: vga_time_generator" {  } { { "vpg_source/vga_time_generator.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vga_time_generator.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_selector " "Found entity 1: rom_selector" {  } { { "vpg_source/rom_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_162.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_162.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_162 " "Found entity 1: rom_pll_162" {  } { { "vpg_source/rom_pll_162.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_148.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_148.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_148 " "Found entity 1: rom_pll_148" {  } { { "vpg_source/rom_pll_148.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_108.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_108.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_108 " "Found entity 1: rom_pll_108" {  } { { "vpg_source/rom_pll_108.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_74.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_74.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_74 " "Found entity 1: rom_pll_74" {  } { { "vpg_source/rom_pll_74.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_74.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_65.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_65.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_65 " "Found entity 1: rom_pll_65" {  } { { "vpg_source/rom_pll_65.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_27.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_27.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_27 " "Found entity 1: rom_pll_27" {  } { { "vpg_source/rom_pll_27.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/rom_pll_25.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/rom_pll_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_pll_25 " "Found entity 1: rom_pll_25" {  } { { "vpg_source/rom_pll_25.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig.v 2 2 " "Found 2 design units, including 2 entities, in source file vpg_source/pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig_pllrcfg_dv21 " "Found entity 1: pll_reconfig_pllrcfg_dv21" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023868 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_reconfig " "Found entity 2: pll_reconfig" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pattern_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pattern_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_gen " "Found entity 1: pattern_gen" {  } { { "vpg_source/pattern_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pattern_gen.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/gen_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/gen_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll " "Found entity 1: gen_pll" {  } { { "vpg_source/gen_pll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_edid.v 1 1 " "Found 1 design units, including 1 entities, in source file write_edid.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRITE_EDID " "Found entity 1: WRITE_EDID" {  } { { "write_edid.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/write_edid.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmv4000design.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cmv4000design.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmv4000design " "Found entity 1: cmv4000design" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-arch " "Found design unit 1: RX-arch" {  } { { "RX.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461023896 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stored_mastertest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stored_mastertest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stored_Mastertest-arch " "Found design unit 1: Stored_Mastertest-arch" {  } { { "Stored_Mastertest.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/Stored_Mastertest.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461023901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stored_Mastertest " "Found entity 1: Stored_Mastertest" {  } { { "Stored_Mastertest.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/Stored_Mastertest.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX_Multiplexer-arch " "Found design unit 1: RX_Multiplexer-arch" {  } { { "RX_Multiplexer.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX_Multiplexer.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461023905 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX_Multiplexer " "Found entity 1: RX_Multiplexer" {  } { { "RX_Multiplexer.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/RX_Multiplexer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/de4_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/de4_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS " "Found entity 1: DE4_QSYS" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_irq_mapper " "Found entity 1: DE4_QSYS_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023995 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461023995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461023995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_002 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_001 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux " "Found entity 1: DE4_QSYS_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux_009 " "Found entity 1: DE4_QSYS_rsp_xbar_demux_009" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux " "Found entity 1: DE4_QSYS_rsp_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_mux_009 " "Found entity 1: DE4_QSYS_cmd_xbar_mux_009" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux_009.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_mux " "Found entity 1: DE4_QSYS_cmd_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_004 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_004" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_003 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_002 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux " "Found entity 1: DE4_QSYS_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024078 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024078 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024078 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024078 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024078 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024078 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_009_default_decode " "Found entity 1: DE4_QSYS_id_router_009_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024089 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_009 " "Found entity 2: DE4_QSYS_id_router_009" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_009.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_004_default_decode " "Found entity 1: DE4_QSYS_id_router_004_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024095 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_004 " "Found entity 2: DE4_QSYS_id_router_004" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_002_default_decode " "Found entity 1: DE4_QSYS_id_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024100 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_002 " "Found entity 2: DE4_QSYS_id_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_default_decode " "Found entity 1: DE4_QSYS_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024106 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router " "Found entity 2: DE4_QSYS_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_004_default_decode " "Found entity 1: DE4_QSYS_addr_router_004_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024111 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_004 " "Found entity 2: DE4_QSYS_addr_router_004" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_004.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_003_default_decode " "Found entity 1: DE4_QSYS_addr_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024116 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_003 " "Found entity 2: DE4_QSYS_addr_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_002_default_decode " "Found entity 1: DE4_QSYS_addr_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024122 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_002 " "Found entity 2: DE4_QSYS_addr_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024128 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_001 " "Found entity 2: DE4_QSYS_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_default_decode " "Found entity 1: DE4_QSYS_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024132 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router " "Found entity 2: DE4_QSYS_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/dvi_master_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/dvi_master_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dvi_master_interface-rtl " "Found design unit 1: dvi_master_interface-rtl" {  } { { "DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461024167 ""} { "Info" "ISGN_ENTITY_NAME" "1 dvi_master_interface " "Found entity 1: dvi_master_interface" {  } { { "DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/cmv_master_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/cmv_master_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmv_master_interface-rtl " "Found design unit 1: cmv_master_interface-rtl" {  } { { "DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461024172 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmv_master_interface " "Found entity 1: cmv_master_interface" {  } { { "DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_no_of_cam_channels.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_no_of_cam_channels.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_no_of_cam_channels " "Found entity 1: DE4_QSYS_no_of_cam_channels" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_no_of_cam_channels.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_no_of_cam_channels.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_spi_2.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_spi_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_spi_2 " "Found entity 1: DE4_QSYS_spi_2" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_button " "Found entity 1: DE4_QSYS_button" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_led " "Found entity 1: DE4_QSYS_led" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_timer " "Found entity 1: DE4_QSYS_timer" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_sysid " "Found entity 1: DE4_QSYS_sysid" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_jtag_uart_log_module " "Found entity 1: DE4_QSYS_jtag_uart_log_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024232 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_jtag_uart_sim_scfifo_w " "Found entity 2: DE4_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024232 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_jtag_uart_scfifo_w " "Found entity 3: DE4_QSYS_jtag_uart_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024232 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_jtag_uart_drom_module " "Found entity 4: DE4_QSYS_jtag_uart_drom_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024232 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_jtag_uart_sim_scfifo_r " "Found entity 5: DE4_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024232 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_jtag_uart_scfifo_r " "Found entity 6: DE4_QSYS_jtag_uart_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024232 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_jtag_uart " "Found entity 7: DE4_QSYS_jtag_uart" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461024232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461024232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v 28 28 " "Found 28 design units, including 28 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE4_QSYS_nios2_qsys_ic_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE4_QSYS_nios2_qsys_ic_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_nios2_qsys_bht_module " "Found entity 3: DE4_QSYS_nios2_qsys_bht_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE4_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE4_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE4_QSYS_nios2_qsys_dc_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE4_QSYS_nios2_qsys_dc_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE4_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE4_QSYS_nios2_qsys_dc_victim_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE4_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE4_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module " "Found entity 10: DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE4_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE4_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE4_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE4_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE4_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE4_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE4_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE4_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE4_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE4_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE4_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE4_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE4_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE4_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2098 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE4_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE4_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE4_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE4_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE4_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE4_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2923 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module " "Found entity 24: DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE4_QSYS_nios2_qsys_nios2_oci_im " "Found entity 25: DE4_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3080 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE4_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 26: DE4_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE4_QSYS_nios2_qsys_nios2_oci " "Found entity 27: DE4_QSYS_nios2_qsys_nios2_oci" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""} { "Info" "ISGN_ENTITY_NAME" "28 DE4_QSYS_nios2_qsys " "Found entity 28: DE4_QSYS_nios2_qsys" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE4_QSYS_nios2_qsys_mult_cell" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixiv " "Found entity 1: altera_mem_if_dll_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixiv " "Found entity 1: altera_mem_if_oct_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_c0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_c0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026384 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026386 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026387 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026467 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026467 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026481 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026481 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026494 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026504 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026619 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026621 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026623 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026624 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026626 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr2_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr2_controller_core" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026669 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026669 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026688 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026694 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026718 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026723 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(71) " "Verilog HDL Declaration information at rw_manager_core.sv(71): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1368461026766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr2 " "Found entity 1: rw_manager_ddr2" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026873 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1368461026878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/afi_mux_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/afi_mux_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddrx " "Found entity 1: afi_mux_ddrx" {  } { { "DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461026940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461026940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_memphy " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_memphy" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_ddio_3reg_stratixiv " "Found entity 1: altdq_dqs2_ddio_3reg_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_pll0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_pll0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_onchip_memory " "Found entity 1: DE4_QSYS_onchip_memory" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461027150 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 storage-SYN " "Found design unit 1: storage-SYN" {  } { { "storage.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/storage.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461027155 ""} { "Info" "ISGN_ENTITY_NAME" "1 storage " "Found entity 1: storage" {  } { { "storage.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/storage.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461027160 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifocamera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifocamera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifocamera-SYN " "Found design unit 1: fifocamera-SYN" {  } { { "fifocamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifocamera.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461027165 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifocamera " "Found entity 1: fifocamera" {  } { { "fifocamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/fifocamera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllcamera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pllcamera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pllcamera-SYN " "Found design unit 1: pllcamera-SYN" {  } { { "pllcamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pllcamera.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461027170 ""} { "Info" "ISGN_ENTITY_NAME" "1 pllcamera " "Found entity 1: pllcamera" {  } { { "pllcamera.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pllcamera.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmv_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cmv_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmv_ram_fifo-SYN " "Found design unit 1: cmv_ram_fifo-SYN" {  } { { "cmv_ram_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461027175 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmv_ram_fifo " "Found entity 1: cmv_ram_fifo" {  } { { "cmv_ram_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_dvi_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_dvi_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_dvi_fifo-SYN " "Found design unit 1: ram_dvi_fifo-SYN" {  } { { "ram_dvi_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/ram_dvi_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461027180 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_dvi_fifo " "Found entity 1: ram_dvi_fifo" {  } { { "ram_dvi_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/ram_dvi_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461027180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461027180 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2066) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2066): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2066 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368461027754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2068) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2068): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2068 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368461027754 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2224) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2224): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2224 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368461027755 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(3143) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(3143): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368461027761 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_spi_2.v(401) " "Verilog HDL or VHDL warning at DE4_QSYS_spi_2.v(401): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_spi_2.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1368461027778 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cmv4000design " "Elaborating entity \"cmv4000design\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1368461028656 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_CLK " "Pin \"DVI_RX_CLK\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -568 -1024 -848 -552 "DVI_RX_CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1368461028662 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_DE " "Pin \"DVI_RX_DE\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -552 -1024 -848 -536 "DVI_RX_DE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1368461028662 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_VS " "Pin \"DVI_RX_VS\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -520 -1024 -848 -504 "DVI_RX_VS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1368461028662 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_HS " "Pin \"DVI_RX_HS\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -536 -1024 -848 -520 "DVI_RX_HS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1368461028662 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "DVI_RX_D " "Pin \"DVI_RX_D\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -504 -1024 -848 -488 "DVI_RX_D\[23..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1368461028662 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH " "Pin \"SWITCH\" not connected" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -424 -1024 -848 -408 "SWITCH\[3..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1368461028662 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst23 " "Primitive \"GND\" of instance \"inst23\" not used" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 624 -152 -120 656 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1368461028662 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst24 " "Primitive \"GND\" of instance \"inst24\" not used" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 592 -176 -144 624 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1368461028663 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst25 " "Primitive \"GND\" of instance \"inst25\" not used" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 560 -216 -184 592 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1368461028663 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Primitive \"GND\" of instance \"inst26\" not used" {  } { { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 528 -248 -216 560 "inst26" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1 1368461028663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg vpg:inst8 " "Elaborating entity \"vpg\" for hierarchy \"vpg:inst8\"" {  } { { "cmv4000design.bdf" "inst8" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461028669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_pll vpg:inst8\|gen_pll:gen_pll_inst " "Elaborating entity \"gen_pll\" for hierarchy \"vpg:inst8\|gen_pll:gen_pll_inst\"" {  } { { "vpg_source/vpg.v" "gen_pll_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461028688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\"" {  } { { "vpg_source/gen_pll.v" "altpll_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461028761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\"" {  } { { "vpg_source/gen_pll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461028769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 81 " "Parameter \"clk0_multiply_by\" = \"81\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=gen_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=gen_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Left_Right " "Parameter \"pll_type\" = \"Left_Right\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_USED " "Parameter \"port_configupdate\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_USED " "Parameter \"port_scanclkena\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_USED " "Parameter \"port_scandata\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_USED " "Parameter \"port_scandataout\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_USED " "Parameter \"port_scandone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scan_chain_mif_file gen_pll.mif " "Parameter \"scan_chain_mif_file\" = \"gen_pll.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028776 ""}  } { { "vpg_source/gen_pll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/gen_pll.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461028776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/gen_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/gen_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_pll_altpll " "Found entity 1: gen_pll_altpll" {  } { { "db/gen_pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/gen_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461028882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461028882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_pll_altpll vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated " "Elaborating entity \"gen_pll_altpll\" for hierarchy \"vpg:inst8\|gen_pll:gen_pll_inst\|altpll:altpll_component\|gen_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461028888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig vpg:inst8\|pll_reconfig:pll_reconfig_inst " "Elaborating entity \"pll_reconfig\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\"" {  } { { "vpg_source/vpg.v" "pll_reconfig_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461028906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig_pllrcfg_dv21 vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component " "Elaborating entity \"pll_reconfig_pllrcfg_dv21\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\"" {  } { { "vpg_source/pll_reconfig.v" "pll_reconfig_pllrcfg_dv21_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461028916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4 " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\"" {  } { { "vpg_source/pll_reconfig.v" "altsyncram4" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461028989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 367 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461028991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461028992 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 367 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461028992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5751.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5751.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5751 " "Found entity 1: altsyncram_5751" {  } { { "db/altsyncram_5751.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_5751.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461029090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461029090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5751 vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\|altsyncram_5751:auto_generated " "Elaborating entity \"altsyncram_5751\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|altsyncram:altsyncram4\|altsyncram_5751:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\"" {  } { { "vpg_source/pll_reconfig.v" "add_sub5" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1019 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461029154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029154 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1019 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461029154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nna.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nna.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nna " "Found entity 1: add_sub_nna" {  } { { "db/add_sub_nna.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/add_sub_nna.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461029247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461029247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nna vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\|add_sub_nna:auto_generated " "Elaborating entity \"add_sub_nna\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub5\|add_sub_nna:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\"" {  } { { "vpg_source/pll_reconfig.v" "add_sub6" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1042 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461029274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029275 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1042 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461029275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q6a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q6a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q6a " "Found entity 1: add_sub_q6a" {  } { { "db/add_sub_q6a.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/add_sub_q6a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461029368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461029368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q6a vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\|add_sub_q6a:auto_generated " "Elaborating entity \"add_sub_q6a\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_add_sub:add_sub6\|add_sub_q6a:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\"" {  } { { "vpg_source/pll_reconfig.v" "cmpr7" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1066 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461029419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029419 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1066 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461029419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3md " "Found entity 1: cmpr_3md" {  } { { "db/cmpr_3md.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_3md.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461029510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461029510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3md vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\|cmpr_3md:auto_generated " "Elaborating entity \"cmpr_3md\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_compare:cmpr7\|cmpr_3md:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\"" {  } { { "vpg_source/pll_reconfig.v" "cntr1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029581 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1094 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1368461029583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1094 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461029584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 180 " "Parameter \"lpm_modulus\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029585 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1094 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461029585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9uk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9uk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9uk " "Found entity 1: cntr_9uk" {  } { { "db/cntr_9uk.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_9uk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461029682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461029682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9uk vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\|cntr_9uk:auto_generated " "Elaborating entity \"cntr_9uk\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr1\|cntr_9uk:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\"" {  } { { "vpg_source/pll_reconfig.v" "cntr13" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029733 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1156 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1368461029735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461029736 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029736 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029736 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461029736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0hj " "Found entity 1: cntr_0hj" {  } { { "db/cntr_0hj.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_0hj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461029832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461029832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0hj vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\|cntr_0hj:auto_generated " "Elaborating entity \"cntr_0hj\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr13\|cntr_0hj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\"" {  } { { "vpg_source/pll_reconfig.v" "cntr14" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029859 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1186 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1368461029861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461029861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029862 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461029862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2hj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2hj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2hj " "Found entity 1: cntr_2hj" {  } { { "db/cntr_2hj.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_2hj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461029958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461029958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2hj vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\|cntr_2hj:auto_generated " "Elaborating entity \"cntr_2hj\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr14\|cntr_2hj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\"" {  } { { "vpg_source/pll_reconfig.v" "cntr15" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461029986 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1216 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1368461029989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1216 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461029989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461029990 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1216 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461029990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vgj " "Found entity 1: cntr_vgj" {  } { { "db/cntr_vgj.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_vgj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461030087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461030087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vgj vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\|cntr_vgj:auto_generated " "Elaborating entity \"cntr_vgj\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr15\|cntr_vgj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2 " "Elaborating entity \"lpm_counter\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\"" {  } { { "vpg_source/pll_reconfig.v" "cntr2" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030137 ""}
{ "Warning" "WTDFX_ASSERTION" "The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored " "Assertion warning: The data\[\] port is connected but aload or sload are not connected or are ground. This means the data will be ignored" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 475 2 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1277 0 0 } } { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1605 0 0 } } { "vpg_source/vpg.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 280 0 0 } } { "cmv4000design.bdf" "" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 440 -792 -584 648 "inst8" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1368461030139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1277 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461030139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030140 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1277 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461030140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_faj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_faj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_faj " "Found entity 1: cntr_faj" {  } { { "db/cntr_faj.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_faj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461030239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461030239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_faj vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\|cntr_faj:auto_generated " "Elaborating entity \"cntr_faj\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_counter:cntr2\|cntr_faj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11 " "Elaborating entity \"lpm_decode\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\"" {  } { { "vpg_source/pll_reconfig.v" "decode11" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11 " "Elaborated megafunction instantiation \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\"" {  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1328 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461030323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11 " "Instantiated megafunction \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 7 " "Parameter \"lpm_decodes\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030324 ""}  } { { "vpg_source/pll_reconfig.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pll_reconfig.v" 1328 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461030324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_a8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_a8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_a8f " "Found entity 1: decode_a8f" {  } { { "db/decode_a8f.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/decode_a8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461030417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461030417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_a8f vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\|decode_a8f:auto_generated " "Elaborating entity \"decode_a8f\" for hierarchy \"vpg:inst8\|pll_reconfig:pll_reconfig_inst\|pll_reconfig_pllrcfg_dv21:pll_reconfig_pllrcfg_dv21_component\|lpm_decode:decode11\|decode_a8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_selector vpg:inst8\|rom_selector:rom_selector_inst " "Elaborating entity \"rom_selector\" for hierarchy \"vpg:inst8\|rom_selector:rom_selector_inst\"" {  } { { "vpg_source/vpg.v" "rom_selector_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component " "Elaborating entity \"lpm_mux\" for hierarchy \"vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\"" {  } { { "vpg_source/rom_selector.v" "lpm_mux_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\"" {  } { { "vpg_source/rom_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461030484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component " "Instantiated megafunction \"vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 6 " "Parameter \"lpm_size\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030484 ""}  } { { "vpg_source/rom_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_selector.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461030484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461030578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461030578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aoc vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\|mux_aoc:auto_generated " "Elaborating entity \"mux_aoc\" for hierarchy \"vpg:inst8\|rom_selector:rom_selector_inst\|lpm_mux:lpm_mux_component\|mux_aoc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_25 vpg:inst8\|rom_pll_25:rom_pll_25_inst " "Elaborating entity \"rom_pll_25\" for hierarchy \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_25_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_25.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_25.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461030619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_25.mif " "Parameter \"init_file\" = \"./vpg_source/gen_25.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030620 ""}  } { { "vpg_source/rom_pll_25.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_25.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461030620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vtk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vtk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vtk1 " "Found entity 1: altsyncram_vtk1" {  } { { "db/altsyncram_vtk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_vtk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461030719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461030719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vtk1 vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_vtk1:auto_generated " "Elaborating entity \"altsyncram_vtk1\" for hierarchy \"vpg:inst8\|rom_pll_25:rom_pll_25_inst\|altsyncram:altsyncram_component\|altsyncram_vtk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_27 vpg:inst8\|rom_pll_27:rom_pll_27_inst " "Elaborating entity \"rom_pll_27\" for hierarchy \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_27_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_27.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_27.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461030763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_27.mif " "Parameter \"init_file\" = \"./vpg_source/gen_27.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030765 ""}  } { { "vpg_source/rom_pll_27.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_27.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461030765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1uk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1uk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1uk1 " "Found entity 1: altsyncram_1uk1" {  } { { "db/altsyncram_1uk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_1uk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461030864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461030864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1uk1 vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\|altsyncram_1uk1:auto_generated " "Elaborating entity \"altsyncram_1uk1\" for hierarchy \"vpg:inst8\|rom_pll_27:rom_pll_27_inst\|altsyncram:altsyncram_component\|altsyncram_1uk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_65 vpg:inst8\|rom_pll_65:rom_pll_65_inst " "Elaborating entity \"rom_pll_65\" for hierarchy \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_65_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_65.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461030908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_65.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461030911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_65.mif " "Parameter \"init_file\" = \"./vpg_source/gen_65.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461030913 ""}  } { { "vpg_source/rom_pll_65.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_65.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461030913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3uk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3uk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3uk1 " "Found entity 1: altsyncram_3uk1" {  } { { "db/altsyncram_3uk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_3uk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461031011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461031011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3uk1 vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_3uk1:auto_generated " "Elaborating entity \"altsyncram_3uk1\" for hierarchy \"vpg:inst8\|rom_pll_65:rom_pll_65_inst\|altsyncram:altsyncram_component\|altsyncram_3uk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_108 vpg:inst8\|rom_pll_108:rom_pll_108_inst " "Elaborating entity \"rom_pll_108\" for hierarchy \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_108_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_108.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_108.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461031060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_108.mif " "Parameter \"init_file\" = \"./vpg_source/gen_108.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031062 ""}  } { { "vpg_source/rom_pll_108.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_108.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461031062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hvk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hvk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hvk1 " "Found entity 1: altsyncram_hvk1" {  } { { "db/altsyncram_hvk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_hvk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461031160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461031160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hvk1 vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_hvk1:auto_generated " "Elaborating entity \"altsyncram_hvk1\" for hierarchy \"vpg:inst8\|rom_pll_108:rom_pll_108_inst\|altsyncram:altsyncram_component\|altsyncram_hvk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_148 vpg:inst8\|rom_pll_148:rom_pll_148_inst " "Elaborating entity \"rom_pll_148\" for hierarchy \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_148_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_148.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_148.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461031209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_148.mif " "Parameter \"init_file\" = \"./vpg_source/gen_148.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031211 ""}  } { { "vpg_source/rom_pll_148.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_148.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461031211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lvk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lvk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lvk1 " "Found entity 1: altsyncram_lvk1" {  } { { "db/altsyncram_lvk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_lvk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461031309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461031309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lvk1 vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\|altsyncram_lvk1:auto_generated " "Elaborating entity \"altsyncram_lvk1\" for hierarchy \"vpg:inst8\|rom_pll_148:rom_pll_148_inst\|altsyncram:altsyncram_component\|altsyncram_lvk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_pll_162 vpg:inst8\|rom_pll_162:rom_pll_162_inst " "Elaborating entity \"rom_pll_162\" for hierarchy \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\"" {  } { { "vpg_source/vpg.v" "rom_pll_162_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_162.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031356 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\"" {  } { { "vpg_source/rom_pll_162.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461031361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./vpg_source/gen_162.mif " "Parameter \"init_file\" = \"./vpg_source/gen_162.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 180 " "Parameter \"numwords_a\" = \"180\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031362 ""}  } { { "vpg_source/rom_pll_162.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/rom_pll_162.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461031362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ivk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ivk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ivk1 " "Found entity 1: altsyncram_ivk1" {  } { { "db/altsyncram_ivk1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_ivk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461031461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461031461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ivk1 vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_ivk1:auto_generated " "Elaborating entity \"altsyncram_ivk1\" for hierarchy \"vpg:inst8\|rom_pll_162:rom_pll_162_inst\|altsyncram:altsyncram_component\|altsyncram_ivk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_time_generator vpg:inst8\|vga_time_generator:vga_time_generator_inst " "Elaborating entity \"vga_time_generator\" for hierarchy \"vpg:inst8\|vga_time_generator:vga_time_generator_inst\"" {  } { { "vpg_source/vpg.v" "vga_time_generator_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031483 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_time_generator.v(338) " "Verilog HDL assignment warning at vga_time_generator.v(338): truncated value with size 32 to match size of target (12)" {  } { { "vpg_source/vga_time_generator.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vga_time_generator.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368461031490 "|cmv4000design|vpg:inst8|vga_time_generator:vga_time_generator_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_gen vpg:inst8\|pattern_gen:pattern_gen_inst " "Elaborating entity \"pattern_gen\" for hierarchy \"vpg:inst8\|pattern_gen:pattern_gen_inst\"" {  } { { "vpg_source/vpg.v" "pattern_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/vpg.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_scale pattern_gen.v(84) " "Verilog HDL or VHDL warning at pattern_gen.v(84): object \"y_scale\" assigned a value but never read" {  } { { "vpg_source/pattern_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pattern_gen.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368461031499 "|cmv4000design|vpg:inst8|pattern_gen:pattern_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 pattern_gen.v(74) " "Verilog HDL assignment warning at pattern_gen.v(74): truncated value with size 12 to match size of target (8)" {  } { { "vpg_source/pattern_gen.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/vpg_source/pattern_gen.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368461031499 "|cmv4000design|vpg:inst8|pattern_gen:pattern_gen_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "push_button.v 1 1 " "Using design file push_button.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 push_button " "Found entity 1: push_button" {  } { { "push_button.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/push_button.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461031518 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1368461031518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "push_button push_button:inst4 " "Elaborating entity \"push_button\" for hierarchy \"push_button:inst4\"" {  } { { "cmv4000design.bdf" "inst4" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 472 -1096 -864 584 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_EDID WRITE_EDID:inst11 " "Elaborating entity \"WRITE_EDID\" for hierarchy \"WRITE_EDID:inst11\"" {  } { { "cmv4000design.bdf" "inst11" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 624 1096 1384 784 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst3 " "Elaborating entity \"pll\" for hierarchy \"pll:inst3\"" {  } { { "cmv4000design.bdf" "inst3" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -400 32 296 -208 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst3\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst3\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst3\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 166 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461031579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst3\|altpll:altpll_component " "Instantiated megafunction \"pll:inst3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 500 " "Parameter \"clk2_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK3 " "Parameter \"compensate_clock\" = \"CLK3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031586 ""}  } { { "pll.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/pll.vhd" 166 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461031586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461031691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461031691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst3\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_sync_controller lvds_sync_controller:inst9 " "Elaborating entity \"lvds_sync_controller\" for hierarchy \"lvds_sync_controller:inst9\"" {  } { { "cmv4000design.bdf" "inst9" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -208 -560 -264 -32 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031711 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AlignxDP lvds_sync_controller.vhd(98) " "Verilog HDL or VHDL warning at lvds_sync_controller.vhd(98): object \"AlignxDP\" assigned a value but never read" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368461031714 "|cmv4000design|lvds_sync_controller:inst9"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AlignxDN lvds_sync_controller.vhd(98) " "VHDL Signal Declaration warning at lvds_sync_controller.vhd(98): used implicit default value for signal \"AlignxDN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368461031714 "|cmv4000design|lvds_sync_controller:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "InitReadyxS lvds_sync_controller.vhd(254) " "VHDL Process Statement warning at lvds_sync_controller.vhd(254): signal \"InitReadyxS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lvds_sync_controller.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvds_sync_controller.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1368461031714 "|cmv4000design|lvds_sync_controller:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "lvdsrx.vhd 2 1 " "Using design file lvdsrx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvdsrx-SYN " "Found design unit 1: lvdsrx-SYN" {  } { { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461031731 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvdsrx " "Found entity 1: lvdsrx" {  } { { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461031731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1368461031731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvdsrx lvdsrx:inst7 " "Elaborating entity \"lvdsrx\" for hierarchy \"lvdsrx:inst7\"" {  } { { "cmv4000design.bdf" "inst7" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { 64 -1080 -696 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "lvdsrx.vhd" "ALTLVDS_RX_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461031828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 10 " "Parameter \"data_align_rollover\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 400.0 Mbps " "Parameter \"data_rate\" = \"400.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 10 " "Parameter \"deserialization_factor\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 5000 " "Parameter \"inclock_period\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 400 " "Parameter \"input_data_rate\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lvdsrx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lvdsrx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 18 " "Parameter \"number_of_channels\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock UNUSED " "Parameter \"pll_self_reset_on_loss_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_USED " "Parameter \"port_rx_channel_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_UNUSED " "Parameter \"port_rx_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg RISING_EDGE " "Parameter \"rx_align_data_reg\" = \"RISING_EDGE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461031833 ""}  } { { "lvdsrx.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/lvdsrx.vhd" 126 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461031833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lvdsrx_lvds_rx.v 2 2 " "Found 2 design units, including 2 entities, in source file db/lvdsrx_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvdsrx_altclkctrl " "Found entity 1: lvdsrx_altclkctrl" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461031937 ""} { "Info" "ISGN_ENTITY_NAME" "2 lvdsrx_lvds_rx " "Found entity 2: lvdsrx_lvds_rx" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461031937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461031937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvdsrx_lvds_rx lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated " "Elaborating entity \"lvdsrx_lvds_rx\" for hierarchy \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_lock_sync lvdsrx_lvds_rx.v(102) " "Verilog HDL or VHDL warning at lvdsrx_lvds_rx.v(102): object \"pll_lock_sync\" assigned a value but never read" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368461031952 "|cmv4000design|lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component|lvdsrx_lvds_rx:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvdsrx_altclkctrl lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|lvdsrx_altclkctrl:rx_outclock_buf " "Elaborating entity \"lvdsrx_altclkctrl\" for hierarchy \"lvdsrx:inst7\|altlvds_rx:ALTLVDS_RX_component\|lvdsrx_lvds_rx:auto_generated\|lvdsrx_altclkctrl:rx_outclock_buf\"" {  } { { "db/lvdsrx_lvds_rx.v" "rx_outclock_buf" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect lvdsrx_lvds_rx.v(48) " "Verilog HDL or VHDL warning at lvdsrx_lvds_rx.v(48): object \"clkselect\" assigned a value but never read" {  } { { "db/lvdsrx_lvds_rx.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/lvdsrx_lvds_rx.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368461031963 "|cmv4000design|lvdsrx:inst7|altlvds_rx:ALTLVDS_RX_component|lvdsrx_lvds_rx:auto_generated|lvdsrx_altclkctrl:rx_outclock_buf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS DE4_QSYS:inst " "Elaborating entity \"DE4_QSYS\" for hierarchy \"DE4_QSYS:inst\"" {  } { { "cmv4000design.bdf" "inst" { Schematic "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv4000design.bdf" { { -32 136 728 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461031978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_onchip_memory DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory " "Elaborating entity \"DE4_QSYS_onchip_memory\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461032210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_onchip_memory.hex " "Parameter \"init_file\" = \"DE4_QSYS_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032212 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461032212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41n1 " "Found entity 1: altsyncram_41n1" {  } { { "db/altsyncram_41n1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_41n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461032392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461032392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41n1 DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated " "Elaborating entity \"altsyncram_41n1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gpa " "Found entity 1: decode_gpa" {  } { { "db/decode_gpa.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/decode_gpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461032497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461032497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gpa DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|decode_gpa:decode3 " "Elaborating entity \"decode_gpa\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|decode_gpa:decode3\"" {  } { { "db/altsyncram_41n1.tdf" "decode3" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_41n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlb " "Found entity 1: mux_dlb" {  } { { "db/mux_dlb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mux_dlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461032596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461032596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlb DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|mux_dlb:mux2 " "Elaborating entity \"mux_dlb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|mux_dlb:mux2\"" {  } { { "db/altsyncram_41n1.tdf" "mux2" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_41n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_pll0 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_pll0\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "pll0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032773 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models DE4_QSYS_mem_if_ddr2_emif_pll0.sv(177) " "Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(177): Using Regular pll emif simulation models" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 177 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1 1368461032776 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Elaborating entity \"altpll\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "upll_memphy" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461032810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 625 " "Parameter \"clk2_phase_shift\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 3750 " "Parameter \"clk3_phase_shift\" = \"3750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 1 " "Parameter \"clk5_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 2 " "Parameter \"clk5_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 0 " "Parameter \"clk5_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_divide_by 2 " "Parameter \"clk6_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_duty_cycle 50 " "Parameter \"clk6_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_multiply_by 1 " "Parameter \"clk6_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_phase_shift 0 " "Parameter \"clk6_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_USED " "Parameter \"port_clk6\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461032818 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461032818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_rsc3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_rsc3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_rsc3 " "Found entity 1: altpll_rsc3" {  } { { "db/altpll_rsc3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altpll_rsc3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461032925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461032925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_rsc3 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated " "Elaborating entity \"altpll_rsc3\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_rsc3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "p0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032943 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models DE4_QSYS_mem_if_ddr2_emif_p0.sv(355) " "Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_p0.sv(355): Using Regular core emif simulation models" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 355 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "" 0 -1 1368461032955 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_memphy DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_memphy\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "umemphy" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "ureset" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_afi_clk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461032996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "uaddr_cmd_datapath" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "uwrite_datapath" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender:oct_ena_source_extender " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_extender:oct_ena_source_extender\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "oct_ena_source_extender" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dqs_en_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dqs_en_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "afi_dqs_en_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_wdata_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_wdata_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "afi_wdata_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dm_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:afi_dm_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "afi_dm_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "uread_datapath" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" "read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "uvalid_select" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 56 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461033588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461033588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461033588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461033588 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 56 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461033588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_r9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_r9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_r9f " "Found entity 1: decode_r9f" {  } { { "db/decode_r9f.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/decode_r9f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461033682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461033682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_r9f DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_r9f:auto_generated " "Elaborating entity \"decode_r9f\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].rd_valid_lfifo_sel\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_r9f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" "read_buffering\[0\].read_subgroup\[0\].uread_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.sv" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "uread_mux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461033779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461033779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461033779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461033779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461033779 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461033779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tpc " "Found entity 1: mux_tpc" {  } { { "db/mux_tpc.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mux_tpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461033873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461033873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tpc DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\|mux_tpc:auto_generated " "Elaborating entity \"mux_tpc\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\|mux_tpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461033880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" "uio_pads" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.sv" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461034878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461034896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "uaddress_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461034948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 204 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461034950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461034951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461034951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461034951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461034951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461034951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461034951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461034951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 14 " "Parameter \"width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461034951 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 204 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461034951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_vef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_vef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_vef " "Found entity 1: ddio_out_vef" {  } { { "db/ddio_out_vef.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_vef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461035046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461035046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_vef DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_vef:auto_generated " "Elaborating entity \"ddio_out_vef\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_vef:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ubank_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 229 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461035078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035079 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 229 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461035079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_ddf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_ddf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_ddf " "Found entity 1: ddio_out_ddf" {  } { { "db/ddio_out_ddf.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_ddf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461035174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461035174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_ddf DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_ddf:auto_generated " "Elaborating entity \"ddio_out_ddf\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_ddf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ucs_n_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 253 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461035203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035204 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 253 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461035204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_mdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_mdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_mdf " "Found entity 1: ddio_out_mdf" {  } { { "db/ddio_out_mdf.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_mdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461035299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461035299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_mdf DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_mdf:auto_generated " "Elaborating entity \"ddio_out_mdf\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_mdf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ucke_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 277 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461035328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035329 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 277 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461035329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_bdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_bdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_bdf " "Found entity 1: ddio_out_bdf" {  } { { "db/ddio_out_bdf.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_bdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461035424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461035424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_bdf DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_bdf:auto_generated " "Elaborating entity \"ddio_out_bdf\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_bdf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 403 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461035540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461035541 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 403 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461035541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_9ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_9ve " "Found entity 1: ddio_out_9ve" {  } { { "db/ddio_out_9ve.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/ddio_out_9ve.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461035637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461035637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_9ve DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_9ve:auto_generated " "Elaborating entity \"ddio_out_9ve\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_9ve:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_ddio_3reg_stratixiv DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_ddio_3reg_stratixiv\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddrx DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|afi_mux_ddrx:m0 " "Elaborating entity \"afi_mux_ddrx\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|afi_mux_ddrx:m0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "m0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461035987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "s0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461036142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036143 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461036143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ukm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ukm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ukm1 " "Found entity 1: altsyncram_ukm1" {  } { { "db/altsyncram_ukm1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_ukm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461036286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461036286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ukm1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ukm1:auto_generated " "Elaborating entity \"altsyncram_ukm1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ukm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_scc_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461036439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036441 ""}  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461036441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_r7s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_r7s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_r7s1 " "Found entity 1: dpram_r7s1" {  } { { "db/dpram_r7s1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dpram_r7s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461036547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461036547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_r7s1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_r7s1:auto_generated " "Elaborating entity \"dpram_r7s1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_r7s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.tdf" 199 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_siii_wrapper DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_siii_wrapper\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_siii_phase_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_siii_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_siii_phase_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_siii_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_reg_file_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461036628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036630 ""}  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461036630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k232.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k232.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k232 " "Found entity 1: altsyncram_k232" {  } { { "db/altsyncram_k232.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_k232.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461036741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461036741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k232 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_k232:auto_generated " "Elaborating entity \"altsyncram_k232\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_k232:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_data_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr2 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr2\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_rw_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "rw_mgr_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461036874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461036880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461036882 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461036882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_es12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_es12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_es12 " "Found entity 1: altsyncram_es12" {  } { { "db/altsyncram_es12.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_es12.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461036994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461036994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_es12 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated " "Elaborating entity \"altsyncram_es12\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_goa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_goa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_goa " "Found entity 1: decode_goa" {  } { { "db/decode_goa.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/decode_goa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461037102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461037102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_goa DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\|decode_goa:wr_decode " "Elaborating entity \"decode_goa\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\|decode_goa:wr_decode\"" {  } { { "db/altsyncram_es12.tdf" "wr_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_es12.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mux_akb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461037204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461037204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\|mux_akb:rd_mux " "Elaborating entity \"mux_akb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_es12:auto_generated\|mux_akb:rd_mux\"" {  } { { "db/altsyncram_es12.tdf" "rd_mux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_es12.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461037340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037343 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461037343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fl32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fl32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fl32 " "Found entity 1: altsyncram_fl32" {  } { { "db/altsyncram_fl32.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_fl32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461037456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461037456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fl32 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_fl32:auto_generated " "Elaborating entity \"altsyncram_fl32\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_fl32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461037591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037593 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461037593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ev1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ev1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ev1 " "Found entity 1: altsyncram_0ev1" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0ev1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461037705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461037705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ev1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated " "Elaborating entity \"altsyncram_0ev1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461037863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461037865 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461037865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gev1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gev1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gev1 " "Found entity 1: altsyncram_gev1" {  } { { "db/altsyncram_gev1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_gev1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461037967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461037967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gev1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_gev1:auto_generated " "Elaborating entity \"altsyncram_gev1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_gev1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461037995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_mem" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461038073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3328 " "Parameter \"maximum_depth\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3328 " "Parameter \"numwords_a\" = \"3328\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461038075 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461038075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ro1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ro1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ro1 " "Found entity 1: altsyncram_0ro1" {  } { { "db/altsyncram_0ro1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0ro1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461038216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461038216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ro1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_0ro1:auto_generated " "Elaborating entity \"altsyncram_0ro1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_0ro1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_data_master_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_instruction_master_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_mem_s1_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_data_master_translator_avalon_universal_master_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "addr_router" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "addr_router_001" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "id_router" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "id_router_003" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "the_default_decode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rst_controller" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_demux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_demux_001" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_mux_003" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" "arb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rsp_xbar_demux_003" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rsp_xbar_mux" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" "arb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper:irq_mapper " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper:irq_mapper\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "irq_mapper" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_c0 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_c0\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "c0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr2_controller_core DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr2_controller_core\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "ng0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038786 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_mem_ddrx_controller.v(1020) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1020): truncated value with size 32 to match size of target (16)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368461038826 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_mem_ddrx_controller.v(1021) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1021): truncated value with size 32 to match size of target (16)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368461038826 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461038995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461039261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039263 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461039263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tlv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tlv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tlv1 " "Found entity 1: altsyncram_tlv1" {  } { { "db/altsyncram_tlv1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_tlv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461039469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461039469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tlv1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_tlv1:auto_generated " "Elaborating entity \"altsyncram_tlv1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_tlv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461039529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461039532 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461039532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_piv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_piv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_piv1 " "Found entity 1: altsyncram_piv1" {  } { { "db/altsyncram_piv1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_piv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461039645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461039645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_piv1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_piv1:auto_generated " "Elaborating entity \"altsyncram_piv1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_piv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461039939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461040039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461040044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 292 " "Parameter \"lpm_width\" = \"292\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461040045 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461040045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jka1 " "Found entity 1: scfifo_jka1" {  } { { "db/scfifo_jka1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_jka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461040144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461040144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jka1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated " "Elaborating entity \"scfifo_jka1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461040152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sv91 " "Found entity 1: a_dpfifo_sv91" {  } { { "db/a_dpfifo_sv91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461040177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461040177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sv91 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo " "Elaborating entity \"a_dpfifo_sv91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\"" {  } { { "db/scfifo_jka1.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_jka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461040185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9k1 " "Found entity 1: altsyncram_k9k1" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_k9k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461040794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461040794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k9k1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram " "Elaborating entity \"altsyncram_k9k1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\"" {  } { { "db/a_dpfifo_sv91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461040802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cp8 " "Found entity 1: cmpr_cp8" {  } { { "db/cmpr_cp8.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_cp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461040911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461040911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:almost_full_comparer " "Elaborating entity \"cmpr_cp8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sv91.tdf" "almost_full_comparer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461040919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:three_comparison " "Elaborating entity \"cmpr_cp8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:three_comparison\"" {  } { { "db/a_dpfifo_sv91.tdf" "three_comparison" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461040932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pkb " "Found entity 1: cntr_pkb" {  } { { "db/cntr_pkb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_pkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461041028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461041028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pkb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_pkb:rd_ptr_msb " "Elaborating entity \"cntr_pkb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_pkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sv91.tdf" "rd_ptr_msb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6l7 " "Found entity 1: cntr_6l7" {  } { { "db/cntr_6l7.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_6l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461041133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461041133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6l7 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_6l7:usedw_counter " "Elaborating entity \"cntr_6l7\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_6l7:usedw_counter\"" {  } { { "db/a_dpfifo_sv91.tdf" "usedw_counter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkb " "Found entity 1: cntr_qkb" {  } { { "db/cntr_qkb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_qkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461041239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461041239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qkb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_qkb:wr_ptr " "Elaborating entity \"cntr_qkb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_qkb:wr_ptr\"" {  } { { "db/a_dpfifo_sv91.tdf" "wr_ptr" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_sv91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461041361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461041362 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461041362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kka1 " "Found entity 1: scfifo_kka1" {  } { { "db/scfifo_kka1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_kka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461041459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461041459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kka1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated " "Elaborating entity \"scfifo_kka1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tv91 " "Found entity 1: a_dpfifo_tv91" {  } { { "db/a_dpfifo_tv91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461041489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461041489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tv91 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo " "Elaborating entity \"a_dpfifo_tv91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\"" {  } { { "db/scfifo_kka1.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_kka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9k1 " "Found entity 1: altsyncram_m9k1" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_m9k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461041673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461041673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9k1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram " "Elaborating entity \"altsyncram_m9k1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\"" {  } { { "db/a_dpfifo_tv91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ep8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ep8 " "Found entity 1: cmpr_ep8" {  } { { "db/cmpr_ep8.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_ep8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461041778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461041778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:almost_full_comparer " "Elaborating entity \"cmpr_ep8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tv91.tdf" "almost_full_comparer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:three_comparison " "Elaborating entity \"cmpr_ep8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:three_comparison\"" {  } { { "db/a_dpfifo_tv91.tdf" "three_comparison" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rkb " "Found entity 1: cntr_rkb" {  } { { "db/cntr_rkb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_rkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461041897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461041897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rkb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_rkb:rd_ptr_msb " "Elaborating entity \"cntr_rkb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_rkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tv91.tdf" "rd_ptr_msb" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461041905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8l7 " "Found entity 1: cntr_8l7" {  } { { "db/cntr_8l7.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_8l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461042004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461042004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8l7 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_8l7:usedw_counter " "Elaborating entity \"cntr_8l7\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_8l7:usedw_counter\"" {  } { { "db/a_dpfifo_tv91.tdf" "usedw_counter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skb " "Found entity 1: cntr_skb" {  } { { "db/cntr_skb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_skb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461042110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461042110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skb DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_skb:wr_ptr " "Elaborating entity \"cntr_skb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_skb:wr_ptr\"" {  } { { "db/a_dpfifo_tv91.tdf" "wr_ptr" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_tv91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461042200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042201 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461042201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ja1 " "Found entity 1: scfifo_7ja1" {  } { { "db/scfifo_7ja1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_7ja1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461042298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461042298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ja1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated " "Elaborating entity \"scfifo_7ja1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gu91 " "Found entity 1: a_dpfifo_gu91" {  } { { "db/a_dpfifo_gu91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461042329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461042329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gu91 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo " "Elaborating entity \"a_dpfifo_gu91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\"" {  } { { "db/scfifo_7ja1.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_7ja1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s6k1 " "Found entity 1: altsyncram_s6k1" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_s6k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461042503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461042503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s6k1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram " "Elaborating entity \"altsyncram_s6k1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\"" {  } { { "db/a_dpfifo_gu91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dp8 " "Found entity 1: cmpr_dp8" {  } { { "db/cmpr_dp8.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_dp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461042609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461042609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dp8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:almost_full_comparer " "Elaborating entity \"cmpr_dp8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gu91.tdf" "almost_full_comparer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dp8 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:three_comparison " "Elaborating entity \"cmpr_dp8\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:three_comparison\"" {  } { { "db/a_dpfifo_gu91.tdf" "three_comparison" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7l7 " "Found entity 1: cntr_7l7" {  } { { "db/cntr_7l7.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_7l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461042738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461042738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7l7 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cntr_7l7:usedw_counter " "Elaborating entity \"cntr_7l7\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cntr_7l7:usedw_counter\"" {  } { { "db/a_dpfifo_gu91.tdf" "usedw_counter" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_gu91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461042872 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461042873 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461042873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dka1 " "Found entity 1: scfifo_dka1" {  } { { "db/scfifo_dka1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_dka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461042972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461042972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dka1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated " "Elaborating entity \"scfifo_dka1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461042979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mv91 " "Found entity 1: a_dpfifo_mv91" {  } { { "db/a_dpfifo_mv91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_mv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461043002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461043002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mv91 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo " "Elaborating entity \"a_dpfifo_mv91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\"" {  } { { "db/scfifo_dka1.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_dka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89k1 " "Found entity 1: altsyncram_89k1" {  } { { "db/altsyncram_89k1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_89k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461043127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461043127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89k1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram " "Elaborating entity \"altsyncram_89k1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\"" {  } { { "db/a_dpfifo_mv91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_mv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461043248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 257 " "Parameter \"width_a\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 257 " "Parameter \"width_b\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461043250 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461043250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sv1 " "Found entity 1: altsyncram_9sv1" {  } { { "db/altsyncram_9sv1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_9sv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461043774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461043774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9sv1 DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated " "Elaborating entity \"altsyncram_9sv1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461043987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "a0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(154) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(154): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368461044058 "|cmv4000design|DE4_QSYS:inst|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_stratixiv DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0 " "Elaborating entity \"altera_mem_if_oct_stratixiv\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "oct0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_stratixiv DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0 " "Elaborating entity \"altera_mem_if_dll_stratixiv\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "dll0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE4_QSYS_nios2_qsys\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_test_bench DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_test_bench:the_DE4_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE4_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_test_bench:the_DE4_QSYS_nios2_qsys_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_test_bench" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 6016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ic_data_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data " "Elaborating entity \"DE4_QSYS_nios2_qsys_ic_data_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ic_data" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461044207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044209 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461044209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jn1 " "Found entity 1: altsyncram_4jn1" {  } { { "db/altsyncram_4jn1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_4jn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461044354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461044354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jn1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_4jn1:auto_generated " "Elaborating entity \"altsyncram_4jn1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_4jn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ic_tag_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag " "Elaborating entity \"DE4_QSYS_nios2_qsys_ic_tag_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ic_tag" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461044399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_ic_tag_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 15 " "Parameter \"width_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 15 " "Parameter \"width_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044401 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461044401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bor1 " "Found entity 1: altsyncram_bor1" {  } { { "db/altsyncram_bor1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_bor1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461044521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461044521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bor1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bor1:auto_generated " "Elaborating entity \"altsyncram_bor1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_bor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_bht_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht " "Elaborating entity \"DE4_QSYS_nios2_qsys_bht_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_bht" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461044601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_bht_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044602 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461044602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0cr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0cr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0cr1 " "Found entity 1: altsyncram_0cr1" {  } { { "db/altsyncram_0cr1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0cr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461044700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461044700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0cr1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0cr1:auto_generated " "Elaborating entity \"altsyncram_0cr1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0cr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_register_bank_a_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE4_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_register_bank_a" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461044755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461044757 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461044757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qq1 " "Found entity 1: altsyncram_0qq1" {  } { { "db/altsyncram_0qq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_0qq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461044901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461044901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qq1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qq1:auto_generated " "Elaborating entity \"altsyncram_0qq1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_register_bank_b_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE4_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_register_bank_b" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461044994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461045022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045023 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461045023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qq1 " "Found entity 1: altsyncram_1qq1" {  } { { "db/altsyncram_1qq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_1qq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461045169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461045169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qq1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1qq1:auto_generated " "Elaborating entity \"altsyncram_1qq1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1qq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_tag_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_tag_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_tag" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045279 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461045286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_dc_tag_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045287 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461045287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0r1 " "Found entity 1: altsyncram_k0r1" {  } { { "db/altsyncram_k0r1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_k0r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461045416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461045416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0r1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_k0r1:auto_generated " "Elaborating entity \"altsyncram_k0r1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_k0r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_data_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_data_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_data" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461045512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045514 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461045514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdp1 " "Found entity 1: altsyncram_cdp1" {  } { { "db/altsyncram_cdp1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_cdp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461045659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461045659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cdp1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_cdp1:auto_generated " "Elaborating entity \"altsyncram_cdp1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_cdp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_victim_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_victim_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_victim" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461045706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045708 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461045708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3n1 " "Found entity 1: altsyncram_j3n1" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_j3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461045846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461045846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3n1 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated " "Elaborating entity \"altsyncram_j3n1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_mult_cell DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell " "Elaborating entity \"DE4_QSYS_nios2_qsys_mult_cell\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_mult_cell" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Elaborating entity \"altmult_add\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461045947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461045954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_USED " "Parameter \"port_signa\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_USED " "Parameter \"port_signb\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR1 " "Parameter \"rotate_output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK1 " "Parameter \"rotate_output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode VARIABLE " "Parameter \"shift_mode\" = \"VARIABLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR1 " "Parameter \"shift_right_output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK1 " "Parameter \"shift_right_output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461045959 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461045959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_d1h3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_d1h3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_d1h3 " "Found entity 1: mult_add_d1h3" {  } { { "db/mult_add_d1h3.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/mult_add_d1h3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461046060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461046060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_d1h3 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_d1h3:auto_generated " "Elaborating entity \"mult_add_d1h3\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_d1h3:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_debug DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_debug" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_ocimem DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_ocimem" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component " "Elaborating entity \"DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461046132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046134 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461046134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4oi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4oi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4oi2 " "Found entity 1: altsyncram_4oi2" {  } { { "db/altsyncram_4oi2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_4oi2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461046303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461046303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4oi2 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4oi2:auto_generated " "Elaborating entity \"altsyncram_4oi2\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4oi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_avalon_reg DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_avalon_reg:the_DE4_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_avalon_reg:the_DE4_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_avalon_reg" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_break DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_break:the_DE4_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_break:the_DE4_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_break" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_xbrk DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_dbrk DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_itrace DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_itrace" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_dtrace DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_td_mode DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\|DE4_QSYS_nios2_qsys_nios2_oci_td_mode:DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\|DE4_QSYS_nios2_qsys_nios2_oci_td_mode:DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifo DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_oci_test_bench DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_oci_test_bench:the_DE4_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE4_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_oci_test_bench:the_DE4_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_oci_test_bench" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_pib DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_pib:the_DE4_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_pib:the_DE4_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_pib" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_im DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_im" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component " "Elaborating entity \"DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461046518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046521 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3042 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461046521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o9a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o9a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o9a2 " "Found entity 1: altsyncram_o9a2" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_o9a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461046686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461046686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o9a2 DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated " "Elaborating entity \"altsyncram_o9a2\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_tck DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461046759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046760 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461046760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "DE4_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461046825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046826 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461046826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1368461046836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE4_QSYS_jtag_uart\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "jtag_uart" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart_scfifo_w DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE4_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "the_DE4_QSYS_jtag_uart_scfifo_w" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "wfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461046906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461046909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461046910 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461046910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_e691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e691 " "Found entity 1: scfifo_e691" {  } { { "db/scfifo_e691.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_e691.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461047007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461047007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e691 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated " "Elaborating entity \"scfifo_e691\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lc91 " "Found entity 1: a_dpfifo_lc91" {  } { { "db/a_dpfifo_lc91.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_lc91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461047038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461047038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lc91 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo " "Elaborating entity \"a_dpfifo_lc91\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\"" {  } { { "db/scfifo_e691.tdf" "dpfifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/scfifo_e691.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461047068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461047068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_lc91.tdf" "fifo_state" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_lc91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_al7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_al7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_al7 " "Found entity 1: cntr_al7" {  } { { "db/cntr_al7.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_al7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461047174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461047174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_al7 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_al7:count_usedw " "Elaborating entity \"cntr_al7\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_al7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_i091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_i091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_i091 " "Found entity 1: dpram_i091" {  } { { "db/dpram_i091.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dpram_i091.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461047280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461047280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_i091 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram " "Elaborating entity \"dpram_i091\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\"" {  } { { "db/a_dpfifo_lc91.tdf" "FIFOram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_lc91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcs1 " "Found entity 1: altsyncram_mcs1" {  } { { "db/altsyncram_mcs1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_mcs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461047398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461047398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mcs1 DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\|altsyncram_mcs1:altsyncram1 " "Elaborating entity \"altsyncram_mcs1\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\|altsyncram_mcs1:altsyncram1\"" {  } { { "db/dpram_i091.tdf" "altsyncram1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dpram_i091.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ukb " "Found entity 1: cntr_ukb" {  } { { "db/cntr_ukb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_ukb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461047508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461047508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ukb DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|cntr_ukb:rd_ptr_count " "Elaborating entity \"cntr_ukb\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|cntr_ukb:rd_ptr_count\"" {  } { { "db/a_dpfifo_lc91.tdf" "rd_ptr_count" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_dpfifo_lc91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart_scfifo_r DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE4_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "the_DE4_QSYS_jtag_uart_scfifo_r" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "DE4_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461047769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE4_QSYS:inst\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461047770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461047770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461047770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461047770 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461047770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_sysid DE4_QSYS:inst\|DE4_QSYS_sysid:sysid " "Elaborating entity \"DE4_QSYS_sysid\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_sysid:sysid\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "sysid" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_timer DE4_QSYS:inst\|DE4_QSYS_timer:timer " "Elaborating entity \"DE4_QSYS_timer\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_timer:timer\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "timer" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_led DE4_QSYS:inst\|DE4_QSYS_led:led " "Elaborating entity \"DE4_QSYS_led\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_led:led\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_button DE4_QSYS:inst\|DE4_QSYS_button:button " "Elaborating entity \"DE4_QSYS_button\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_button:button\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "button" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(175) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(175): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368461047813 "|cmv4000design|DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(177) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(177): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1368461047813 "|cmv4000design|DE4_QSYS:inst|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE4_QSYS:inst\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_spi_2 DE4_QSYS:inst\|DE4_QSYS_spi_2:spi_2 " "Elaborating entity \"DE4_QSYS_spi_2\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_spi_2:spi_2\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "spi_2" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_no_of_cam_channels DE4_QSYS:inst\|DE4_QSYS_no_of_cam_channels:no_of_cam_channels " "Elaborating entity \"DE4_QSYS_no_of_cam_channels\" for hierarchy \"DE4_QSYS:inst\|DE4_QSYS_no_of_cam_channels:no_of_cam_channels\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "no_of_cam_channels" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmv_master_interface DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0 " "Elaborating entity \"cmv_master_interface\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmv_master_interface_0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461047941 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmv_master.vhd 2 1 " "Using design file cmv_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmv_master-behavioral " "Found design unit 1: cmv_master-behavioral" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461047963 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmv_master " "Found entity 1: cmv_master" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461047963 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1368461047963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmv_master DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1 " "Elaborating entity \"cmv_master\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\"" {  } { { "DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" "cmv_master_1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/cmv_master_interface.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048005 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AMWriteDataxD cmv_master.vhd(171) " "VHDL Process Statement warning at cmv_master.vhd(171): inferring latch(es) for signal or variable \"AMWriteDataxD\", which holds its previous value in one or more paths through the process" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1368461048034 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FrameRunningxSN cmv_master.vhd(189) " "VHDL Process Statement warning at cmv_master.vhd(189): signal \"FrameRunningxSN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1368461048034 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FrameRunningxSP cmv_master.vhd(189) " "VHDL Process Statement warning at cmv_master.vhd(189): signal \"FrameRunningxSP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BufFullxS cmv_master.vhd(212) " "VHDL Process Statement warning at cmv_master.vhd(212): signal \"BufFullxS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BufNoOfWordsxS cmv_master.vhd(305) " "VHDL Process Statement warning at cmv_master.vhd(305): signal \"BufNoOfWordsxS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[0\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[0\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[1\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[1\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[2\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[2\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[3\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[3\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[4\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[4\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[5\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[5\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[6\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[6\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[7\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[7\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048035 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[8\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[8\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[9\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[9\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[10\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[10\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[11\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[11\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[12\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[12\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[13\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[13\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[14\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[14\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[15\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[15\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[16\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[16\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[17\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[17\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[18\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[18\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[19\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[19\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048036 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[20\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[20\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[21\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[21\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[22\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[22\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[23\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[23\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[24\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[24\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[25\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[25\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[26\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[26\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[27\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[27\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[28\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[28\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[29\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[29\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[30\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[30\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[31\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[31\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[32\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[32\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048037 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[33\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[33\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[34\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[34\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[35\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[35\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[36\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[36\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[37\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[37\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[38\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[38\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[39\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[39\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[40\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[40\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[41\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[41\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[42\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[42\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[43\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[43\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[44\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[44\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048038 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[45\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[45\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[46\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[46\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[47\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[47\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[48\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[48\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[49\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[49\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[50\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[50\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[51\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[51\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[52\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[52\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[53\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[53\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[54\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[54\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[55\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[55\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[56\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[56\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048039 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[57\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[57\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[58\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[58\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[59\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[59\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[60\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[60\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[61\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[61\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[62\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[62\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[63\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[63\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[64\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[64\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[65\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[65\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[66\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[66\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[67\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[67\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[68\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[68\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048040 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[69\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[69\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[70\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[70\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[71\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[71\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[72\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[72\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[73\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[73\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[74\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[74\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[75\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[75\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[76\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[76\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[77\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[77\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[78\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[78\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[79\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[79\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[80\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[80\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048041 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[81\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[81\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[82\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[82\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[83\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[83\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[84\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[84\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[85\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[85\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[86\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[86\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[87\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[87\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[88\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[88\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[89\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[89\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[90\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[90\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[91\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[91\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[92\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[92\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048042 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[93\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[93\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[94\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[94\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[95\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[95\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[96\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[96\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[97\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[97\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[98\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[98\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[99\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[99\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[100\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[100\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[101\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[101\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[102\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[102\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[103\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[103\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048043 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[104\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[104\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[105\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[105\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[106\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[106\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[107\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[107\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[108\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[108\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[109\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[109\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[110\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[110\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[111\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[111\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[112\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[112\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[113\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[113\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[114\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[114\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[115\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[115\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048044 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[116\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[116\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[117\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[117\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[118\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[118\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[119\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[119\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[120\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[120\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[121\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[121\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[122\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[122\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[123\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[123\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[124\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[124\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[125\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[125\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[126\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[126\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AMWriteDataxD\[127\] cmv_master.vhd(171) " "Inferred latch for \"AMWriteDataxD\[127\]\" at cmv_master.vhd(171)" {  } { { "cmv_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 171 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1368461048045 "|cmv4000design|DE4_QSYS:inst|cmv_master_interface:cmv_master_interface_0|cmv_master:cmv_master_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmv_ram_fifo DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1 " "Elaborating entity \"cmv_ram_fifo\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\"" {  } { { "cmv_master.vhd" "\\fifo_instances:1:cmv_ram_fifo_1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_master.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "cmv_ram_fifo.vhd" "dcfifo_mixed_widths_component" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "cmv_ram_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1368461048166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 128 " "Parameter \"lpm_width_r\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1368461048168 ""}  } { { "cmv_ram_fifo.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/cmv_ram_fifo.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1368461048168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hjq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hjq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hjq1 " "Found entity 1: dcfifo_hjq1" {  } { { "db/dcfifo_hjq1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hjq1 DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated " "Elaborating entity \"dcfifo_hjq1\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_rdb " "Found entity 1: a_gray2bin_rdb" {  } { { "db/a_gray2bin_rdb.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_gray2bin_rdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_rdb DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|a_gray2bin_rdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_rdb\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|a_gray2bin_rdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_hjq1.tdf" "rdptr_g_gray2bin" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q27 " "Found entity 1: a_graycounter_q27" {  } { { "db/a_graycounter_q27.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_graycounter_q27.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q27 DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|a_graycounter_q27:rdptr_g1p " "Elaborating entity \"a_graycounter_q27\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|a_graycounter_q27:rdptr_g1p\"" {  } { { "db/dcfifo_hjq1.tdf" "rdptr_g1p" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_lgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_lgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_lgc " "Found entity 1: a_graycounter_lgc" {  } { { "db/a_graycounter_lgc.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/a_graycounter_lgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_lgc DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|a_graycounter_lgc:wrptr_g1p " "Elaborating entity \"a_graycounter_lgc\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|a_graycounter_lgc:wrptr_g1p\"" {  } { { "db/dcfifo_hjq1.tdf" "wrptr_g1p" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1a1 " "Found entity 1: altsyncram_i1a1" {  } { { "db/altsyncram_i1a1.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/altsyncram_i1a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1a1 DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|altsyncram_i1a1:fifo_ram " "Elaborating entity \"altsyncram_i1a1\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|altsyncram_i1a1:fifo_ram\"" {  } { { "db/dcfifo_hjq1.tdf" "fifo_ram" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_md9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_md9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_md9 " "Found entity 1: dffpipe_md9" {  } { { "db/dffpipe_md9.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_md9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_md9 DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|dffpipe_md9:rs_brp " "Elaborating entity \"dffpipe_md9\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|dffpipe_md9:rs_brp\"" {  } { { "db/dcfifo_hjq1.tdf" "rs_brp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_mkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_mkd " "Found entity 1: alt_synch_pipe_mkd" {  } { { "db/alt_synch_pipe_mkd.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_mkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_mkd DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|alt_synch_pipe_mkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_mkd\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|alt_synch_pipe_mkd:rs_dgwp\"" {  } { { "db/dcfifo_hjq1.tdf" "rs_dgwp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ld9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ld9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ld9 " "Found entity 1: dffpipe_ld9" {  } { { "db/dffpipe_ld9.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_ld9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ld9 DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|alt_synch_pipe_mkd:rs_dgwp\|dffpipe_ld9:dffpipe13 " "Elaborating entity \"dffpipe_ld9\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|alt_synch_pipe_mkd:rs_dgwp\|dffpipe_ld9:dffpipe13\"" {  } { { "db/alt_synch_pipe_mkd.tdf" "dffpipe13" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_mkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nkd " "Found entity 1: alt_synch_pipe_nkd" {  } { { "db/alt_synch_pipe_nkd.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_nkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nkd DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|alt_synch_pipe_nkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_nkd\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|alt_synch_pipe_nkd:ws_dgrp\"" {  } { { "db/dcfifo_hjq1.tdf" "ws_dgrp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nd9 " "Found entity 1: dffpipe_nd9" {  } { { "db/dffpipe_nd9.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dffpipe_nd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nd9 DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|alt_synch_pipe_nkd:ws_dgrp\|dffpipe_nd9:dffpipe16 " "Elaborating entity \"dffpipe_nd9\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|alt_synch_pipe_nkd:ws_dgrp\|dffpipe_nd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_nkd.tdf" "dffpipe16" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/alt_synch_pipe_nkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c36.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c36.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c36 " "Found entity 1: cmpr_c36" {  } { { "db/cmpr_c36.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cmpr_c36.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461048952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461048952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c36 DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|cmpr_c36:rdempty_eq_comp " "Elaborating entity \"cmpr_c36\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|cmpr_c36:rdempty_eq_comp\"" {  } { { "db/dcfifo_hjq1.tdf" "rdempty_eq_comp" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461048960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_31e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_31e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_31e " "Found entity 1: cntr_31e" {  } { { "db/cntr_31e.tdf" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/cntr_31e.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461049064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1368461049064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_31e DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|cntr_31e:cntr_b " "Elaborating entity \"cntr_31e\" for hierarchy \"DE4_QSYS:inst\|cmv_master_interface:cmv_master_interface_0\|cmv_master:cmv_master_1\|cmv_ram_fifo:\\fifo_instances:1:cmv_ram_fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_hjq1:auto_generated\|cntr_31e:cntr_b\"" {  } { { "db/dcfifo_hjq1.tdf" "cntr_b" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/db/dcfifo_hjq1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461049072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_master_interface DE4_QSYS:inst\|dvi_master_interface:dvi_master_interface_0 " "Elaborating entity \"dvi_master_interface\" for hierarchy \"DE4_QSYS:inst\|dvi_master_interface:dvi_master_interface_0\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "dvi_master_interface_0" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/DE4_QSYS.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461049726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dvi_master.vhd 2 1 " "Using design file dvi_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dvi_master-behavioral " "Found design unit 1: dvi_master-behavioral" {  } { { "dvi_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1368461049748 ""} { "Info" "ISGN_ENTITY_NAME" "1 dvi_master " "Found entity 1: dvi_master" {  } { { "dvi_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1368461049748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1368461049748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dvi_master DE4_QSYS:inst\|dvi_master_interface:dvi_master_interface_0\|dvi_master:dvi_master_1 " "Elaborating entity \"dvi_master\" for hierarchy \"DE4_QSYS:inst\|dvi_master_interface:dvi_master_interface_0\|dvi_master:dvi_master_1\"" {  } { { "DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" "dvi_master_1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1368461049757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ClkDvixC dvi_master.vhd(71) " "Verilog HDL or VHDL warning at dvi_master.vhd(71): object \"ClkDvixC\" assigned a value but never read" {  } { { "dvi_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368461049760 "|cmv4000design|DE4_QSYS:inst|dvi_master_interface:dvi_master_interface_0|dvi_master:dvi_master_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AmReadDataxD dvi_master.vhd(79) " "Verilog HDL or VHDL warning at dvi_master.vhd(79): object \"AmReadDataxD\" assigned a value but never read" {  } { { "dvi_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1368461049760 "|cmv4000design|DE4_QSYS:inst|dvi_master_interface:dvi_master_interface_0|dvi_master:dvi_master_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AmBurstCountxD dvi_master.vhd(82) " "VHDL Signal Declaration warning at dvi_master.vhd(82): used implicit default value for signal \"AmBurstCountxD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dvi_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368461049761 "|cmv4000design|DE4_QSYS:inst|dvi_master_interface:dvi_master_interface_0|dvi_master:dvi_master_1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BufDataInxD dvi_master.vhd(88) " "VHDL Signal Declaration warning at dvi_master.vhd(88): used implicit default value for signal \"BufDataInxD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dvi_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1368461049761 "|cmv4000design|DE4_QSYS:inst|dvi_master_interface:dvi_master_interface_0|dvi_master:dvi_master_1"}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "BufClearxS AmReadDataValidxSI dvi_master.vhd(147) " "Net \"BufClearxS\" at dvi_master.vhd(147) is already driven by input port \"AmReadDataValidxSI\", and cannot be driven by another signal" {  } { { "dvi_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd" 147 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "" 0 -1 1368461049773 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "AmReadDataValidxSI dvi_master.vhd(46) " "\"AmReadDataValidxSI\" was declared at dvi_master.vhd(46)" {  } { { "dvi_master.vhd" "" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/dvi_master.vhd" 46 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "" 0 -1 1368461049773 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DE4_QSYS:inst\|dvi_master_interface:dvi_master_interface_0\|dvi_master:dvi_master_1 " "Can't elaborate user hierarchy \"DE4_QSYS:inst\|dvi_master_interface:dvi_master_interface_0\|dvi_master:dvi_master_1\"" {  } { { "DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" "dvi_master_1" { Text "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_QSYS/synthesis/submodules/dvi_master_interface.vhd" 68 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1368461049774 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.map.smsg " "Generated suppressed messages file C:/semester_thesis_zeltnerj/DE4_DDR2_UniPHY_zeltnerj/DE4_DDR2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1368461052301 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 47 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 47 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "673 " "Peak virtual memory: 673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1368461053410 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 13 18:04:13 2013 " "Processing ended: Mon May 13 18:04:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1368461053410 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1368461053410 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1368461053410 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368461053410 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 47 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 47 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1368461054384 ""}
