Analysis & Synthesis report for eth_udp_loop
Wed Apr 17 10:37:39 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |eth_udp_loop|eth_ctrl:u_eth_ctrl|protocol_sw
 11. State Machine - |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|cur_state
 12. State Machine - |eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx|cur_state
 13. State Machine - |eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state
 14. State Machine - |eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state
 15. State Machine - |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|cur_state
 16. State Machine - |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|cur_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 23. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated
 24. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 25. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated
 26. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
 27. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated
 28. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
 29. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 30. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
 31. Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 32. Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component
 33. Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated
 34. Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p
 35. Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p
 36. Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram
 37. Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 38. Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 39. Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 40. Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15
 41. Parameter Settings for User Entity Instance: Top-level Entity: |eth_udp_loop
 42. Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component
 43. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component
 44. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component
 45. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component
 46. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component
 47. Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component
 48. Parameter Settings for User Entity Instance: arp:u_arp
 49. Parameter Settings for User Entity Instance: arp:u_arp|arp_rx:u_arp_rx
 50. Parameter Settings for User Entity Instance: arp:u_arp|arp_tx:u_arp_tx
 51. Parameter Settings for User Entity Instance: icmp:u_icmp
 52. Parameter Settings for User Entity Instance: icmp:u_icmp|icmp_rx:u_icmp_rx
 53. Parameter Settings for User Entity Instance: icmp:u_icmp|icmp_tx:u_icmp_tx
 54. Parameter Settings for User Entity Instance: udp:u_udp
 55. Parameter Settings for User Entity Instance: udp:u_udp|udp_rx:u_udp_rx
 56. Parameter Settings for User Entity Instance: udp:u_udp|udp_tx:u_udp_tx
 57. Parameter Settings for User Entity Instance: async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component
 58. altpll Parameter Settings by Entity Instance
 59. dcfifo Parameter Settings by Entity Instance
 60. Port Connectivity Checks: "async_fifo_2048x8b:async_fifo_2048x8b_inst"
 61. Port Connectivity Checks: "udp:u_udp|crc32_d8:u_crc32_d8"
 62. Port Connectivity Checks: "icmp:u_icmp|crc32_d8:u_crc32_d8"
 63. Port Connectivity Checks: "arp:u_arp|crc32_d8:u_crc32_d8"
 64. Port Connectivity Checks: "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk"
 65. Port Connectivity Checks: "pll:u_pll"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages
 69. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 17 10:37:39 2024           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; eth_udp_loop                                    ;
; Top-level Entity Name              ; eth_udp_loop                                    ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,404                                           ;
;     Total combinational functions  ; 2,686                                           ;
;     Dedicated logic registers      ; 1,659                                           ;
; Total registers                    ; 1671                                            ;
; Total pins                         ; 14                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 16,384                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; eth_udp_loop       ; eth_udp_loop       ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ; Library ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+
; ../rtl/eth_udp_loop.v                ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v                             ;         ;
; ../rtl/udp/udp_tx.v                  ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v                               ;         ;
; ../rtl/udp/udp_rx.v                  ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/udp/udp_rx.v                               ;         ;
; ../rtl/udp/udp.v                     ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/udp/udp.v                                  ;         ;
; ../rtl/icmp/icmp_tx.v                ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v                             ;         ;
; ../rtl/icmp/icmp_rx.v                ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v                             ;         ;
; ../rtl/icmp/icmp.v                   ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/icmp/icmp.v                                ;         ;
; ../rtl/gmii_to_rgmii/rgmii_tx.v      ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v                   ;         ;
; ../rtl/gmii_to_rgmii/rgmii_rx.v      ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v                   ;         ;
; ../rtl/gmii_to_rgmii/gmii_to_rgmii.v ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v              ;         ;
; ../rtl/arp/crc32_d8.v                ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/arp/crc32_d8.v                             ;         ;
; ../rtl/arp/arp_tx.v                  ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v                               ;         ;
; ../rtl/arp/arp_rx.v                  ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/arp/arp_rx.v                               ;         ;
; ../rtl/arp/arp.v                     ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/arp/arp.v                                  ;         ;
; ../rtl/eth_ctrl.v                    ; yes             ; User Verilog HDL File        ; D:/ywdktz/eth_dup_loop/rtl/eth_ctrl.v                                 ;         ;
; ipcore/ddi_x4.v                      ; yes             ; User Wizard-Generated File   ; D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x4.v                            ;         ;
; ipcore/ddi_x1.v                      ; yes             ; User Wizard-Generated File   ; D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x1.v                            ;         ;
; ipcore/ddo_x4.v                      ; yes             ; User Wizard-Generated File   ; D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x4.v                            ;         ;
; ipcore/ddo_x1.v                      ; yes             ; User Wizard-Generated File   ; D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x1.v                            ;         ;
; ipcore/pll.v                         ; yes             ; User Wizard-Generated File   ; D:/ywdktz/eth_dup_loop/prj/ipcore/pll.v                               ;         ;
; ipcore/async_fifo_2048x8b.v          ; yes             ; User Wizard-Generated File   ; D:/ywdktz/eth_dup_loop/prj/ipcore/async_fifo_2048x8b.v                ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal180.inc                       ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc      ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pll_altpll.v                      ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/pll_altpll.v                            ;         ;
; altddio_in.tdf                       ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf      ;         ;
; stratix_ddio.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ddio.inc    ;         ;
; cyclone_ddio.inc                     ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/cyclone_ddio.inc    ;         ;
; db/ddio_in_bhf.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf                         ;         ;
; db/ddio_in_8hf.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/ddio_in_8hf.tdf                         ;         ;
; altddio_out.tdf                      ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf     ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc         ;         ;
; stratix_lcell.inc                    ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_lcell.inc   ;         ;
; db/ddio_out_s9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/ddio_out_s9j.tdf                        ;         ;
; db/ddio_out_p9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/ddio_out_p9j.tdf                        ;         ;
; dcfifo.tdf                           ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                      ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                    ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                         ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                       ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                          ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                    ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                      ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc                  ; yes             ; Megafunction                 ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_29k1.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf                         ;         ;
; db/a_graycounter_777.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_777.tdf                   ;         ;
; db/a_graycounter_3lc.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_3lc.tdf                   ;         ;
; db/altsyncram_cv61.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/altsyncram_cv61.tdf                     ;         ;
; db/alt_synch_pipe_apl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_apl.tdf                  ;         ;
; db/dffpipe_re9.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/dffpipe_re9.tdf                         ;         ;
; db/alt_synch_pipe_bpl.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_bpl.tdf                  ;         ;
; db/dffpipe_se9.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/dffpipe_se9.tdf                         ;         ;
; db/cmpr_p76.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/ywdktz/eth_dup_loop/prj/db/cmpr_p76.tdf                            ;         ;
+--------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,404                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 2686                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 1125                                                                         ;
;     -- 3 input functions                    ; 528                                                                          ;
;     -- <=2 input functions                  ; 1033                                                                         ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 1857                                                                         ;
;     -- arithmetic mode                      ; 829                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 1671                                                                         ;
;     -- Dedicated logic registers            ; 1659                                                                         ;
;     -- I/O registers                        ; 24                                                                           ;
;                                             ;                                                                              ;
; I/O pins                                    ; 14                                                                           ;
; Total memory bits                           ; 16384                                                                        ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1674                                                                         ;
; Total fan-out                               ; 14709                                                                        ;
; Average fan-out                             ; 3.35                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Entity Name        ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |eth_udp_loop                                   ; 2686 (0)            ; 1659 (0)                  ; 16384       ; 0            ; 0       ; 0         ; 14   ; 0            ; |eth_udp_loop                                                                                                                                                ; eth_udp_loop       ; work         ;
;    |arp:u_arp|                                  ; 589 (0)             ; 422 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|arp:u_arp                                                                                                                                      ; arp                ; work         ;
;       |arp_rx:u_arp_rx|                         ; 259 (259)           ; 278 (278)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx                                                                                                                      ; arp_rx             ; work         ;
;       |arp_tx:u_arp_tx|                         ; 269 (269)           ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx                                                                                                                      ; arp_tx             ; work         ;
;       |crc32_d8:u_crc32_d8|                     ; 61 (61)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|arp:u_arp|crc32_d8:u_crc32_d8                                                                                                                  ; crc32_d8           ; work         ;
;    |async_fifo_2048x8b:async_fifo_2048x8b_inst| ; 66 (0)              ; 116 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst                                                                                                     ; async_fifo_2048x8b ; work         ;
;       |dcfifo:dcfifo_component|                 ; 66 (0)              ; 116 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_29k1:auto_generated|           ; 66 (6)              ; 116 (36)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated                                                  ; dcfifo_29k1        ; work         ;
;             |a_graycounter_3lc:wrptr_g1p|       ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p                      ; a_graycounter_3lc  ; work         ;
;             |a_graycounter_777:rdptr_g1p|       ; 24 (24)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p                      ; a_graycounter_777  ; work         ;
;             |alt_synch_pipe_apl:rs_dgwp|        ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp                       ; alt_synch_pipe_apl ; work         ;
;                |dffpipe_re9:dffpipe12|          ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ; dffpipe_re9        ; work         ;
;             |alt_synch_pipe_bpl:ws_dgrp|        ; 0 (0)               ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp                       ; alt_synch_pipe_bpl ; work         ;
;                |dffpipe_se9:dffpipe15|          ; 0 (0)               ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15 ; dffpipe_se9        ; work         ;
;             |altsyncram_cv61:fifo_ram|          ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram                         ; altsyncram_cv61    ; work         ;
;             |cmpr_p76:rdempty_eq_comp|          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|cmpr_p76:rdempty_eq_comp                         ; cmpr_p76           ; work         ;
;             |cmpr_p76:wrfull_eq_comp|           ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|cmpr_p76:wrfull_eq_comp                          ; cmpr_p76           ; work         ;
;    |eth_ctrl:u_eth_ctrl|                        ; 25 (25)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|eth_ctrl:u_eth_ctrl                                                                                                                            ; eth_ctrl           ; work         ;
;    |gmii_to_rgmii:u_gmii_to_rgmii|              ; 1 (0)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii                                                                                                                  ; gmii_to_rgmii      ; work         ;
;       |rgmii_rx:u_rgmii_rx|                     ; 1 (1)               ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx                                                                                              ; rgmii_rx           ; work         ;
;          |ddi_x1:ddi_x1_inst|                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst                                                                           ; ddi_x1             ; work         ;
;             |altddio_in:ALTDDIO_IN_component|   ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component                                           ; altddio_in         ; work         ;
;                |ddio_in_8hf:auto_generated|     ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated                ; ddio_in_8hf        ; work         ;
;          |ddi_x4:ddi_x4_inst|                   ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst                                                                           ; ddi_x4             ; work         ;
;             |altddio_in:ALTDDIO_IN_component|   ; 0 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component                                           ; altddio_in         ; work         ;
;                |ddio_in_bhf:auto_generated|     ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated                ; ddio_in_bhf        ; work         ;
;       |rgmii_tx:u_rgmii_tx|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx                                                                                              ; rgmii_tx           ; work         ;
;          |ddo_x1:ddo_x1_clk|                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk                                                                            ; ddo_x1             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component                                          ; altddio_out        ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated              ; ddio_out_p9j       ; work         ;
;          |ddo_x1:ddo_x1_inst|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst                                                                           ; ddo_x1             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component                                         ; altddio_out        ; work         ;
;                |ddio_out_p9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated             ; ddio_out_p9j       ; work         ;
;          |ddo_x4:ddo_x4_inst|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst                                                                           ; ddo_x4             ; work         ;
;             |altddio_out:ALTDDIO_OUT_component| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component                                         ; altddio_out        ; work         ;
;                |ddio_out_s9j:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated             ; ddio_out_s9j       ; work         ;
;    |icmp:u_icmp|                                ; 1111 (0)            ; 623 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|icmp:u_icmp                                                                                                                                    ; icmp               ; work         ;
;       |crc32_d8:u_crc32_d8|                     ; 61 (61)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|icmp:u_icmp|crc32_d8:u_crc32_d8                                                                                                                ; crc32_d8           ; work         ;
;       |icmp_rx:u_icmp_rx|                       ; 262 (262)           ; 280 (280)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx                                                                                                                  ; icmp_rx            ; work         ;
;       |icmp_tx:u_icmp_tx|                       ; 788 (788)           ; 311 (311)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx                                                                                                                  ; icmp_tx            ; work         ;
;    |pll:u_pll|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|pll:u_pll                                                                                                                                      ; pll                ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|pll:u_pll|altpll:altpll_component                                                                                                              ; altpll             ; work         ;
;          |pll_altpll:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                    ; pll_altpll         ; work         ;
;    |udp:u_udp|                                  ; 894 (0)             ; 457 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|udp:u_udp                                                                                                                                      ; udp                ; work         ;
;       |crc32_d8:u_crc32_d8|                     ; 61 (61)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|udp:u_udp|crc32_d8:u_crc32_d8                                                                                                                  ; crc32_d8           ; work         ;
;       |udp_rx:u_udp_rx|                         ; 157 (157)           ; 168 (168)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx                                                                                                                      ; udp_rx             ; work         ;
;       |udp_tx:u_udp_tx|                         ; 676 (676)           ; 257 (257)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx                                                                                                                      ; udp_tx             ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                    ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+-----------------------------+
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |eth_udp_loop|async_fifo_2048x8b:async_fifo_2048x8b_inst                           ; ipcore/async_fifo_2048x8b.v ;
; Altera ; ALTDDIO_IN   ; 18.0    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst ; ipcore/ddi_x1.v             ;
; Altera ; ALTDDIO_IN   ; 18.0    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst ; ipcore/ddi_x4.v             ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk  ; ipcore/ddo_x1.v             ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst ; ipcore/ddo_x1.v             ;
; Altera ; ALTDDIO_OUT  ; 18.0    ; N/A          ; N/A          ; |eth_udp_loop|gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst ; ipcore/ddo_x4.v             ;
; Altera ; ALTPLL       ; 18.0    ; N/A          ; N/A          ; |eth_udp_loop|pll:u_pll                                                            ; ipcore/pll.v                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |eth_udp_loop|eth_ctrl:u_eth_ctrl|protocol_sw     ;
+----------------+----------------+----------------+----------------+
; Name           ; protocol_sw.00 ; protocol_sw.10 ; protocol_sw.01 ;
+----------------+----------------+----------------+----------------+
; protocol_sw.00 ; 0              ; 0              ; 0              ;
; protocol_sw.01 ; 1              ; 0              ; 1              ;
; protocol_sw.10 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|cur_state                                                                                                                    ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; Name                   ; cur_state.st_crc ; cur_state.st_tx_data ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_check_sum ; cur_state.st_idle ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; cur_state.st_idle      ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 0                 ;
; cur_state.st_check_sum ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 1                      ; 1                 ;
; cur_state.st_preamble  ; 0                ; 0                    ; 0                    ; 0                     ; 1                     ; 0                      ; 1                 ;
; cur_state.st_eth_head  ; 0                ; 0                    ; 0                    ; 1                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_ip_head   ; 0                ; 0                    ; 1                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_tx_data   ; 0                ; 1                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_crc       ; 1                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx|cur_state                                                                                                                     ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_rx_end ; cur_state.st_rx_data ; cur_state.st_udp_head ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                   ; 0                    ; 0                     ; 0                    ; 1                     ; 0                     ; 1                 ;
; cur_state.st_ip_head  ; 0                   ; 0                    ; 0                     ; 1                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_udp_head ; 0                   ; 0                    ; 1                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_data  ; 0                   ; 1                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end   ; 1                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx|cur_state                                                                                                                                           ;
+-------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+-------------------------+------------------------+-------------------+
; Name                    ; cur_state.st_crc ; cur_state.st_tx_data ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_check_icmp ; cur_state.st_check_sum ; cur_state.st_idle ;
+-------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+-------------------------+------------------------+-------------------+
; cur_state.st_idle       ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                       ; 0                      ; 0                 ;
; cur_state.st_check_sum  ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                       ; 1                      ; 1                 ;
; cur_state.st_check_icmp ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 1                       ; 0                      ; 1                 ;
; cur_state.st_preamble   ; 0                ; 0                    ; 0                    ; 0                     ; 1                     ; 0                       ; 0                      ; 1                 ;
; cur_state.st_eth_head   ; 0                ; 0                    ; 0                    ; 1                     ; 0                     ; 0                       ; 0                      ; 1                 ;
; cur_state.st_ip_head    ; 0                ; 0                    ; 1                    ; 0                     ; 0                     ; 0                       ; 0                      ; 1                 ;
; cur_state.st_tx_data    ; 0                ; 1                    ; 0                    ; 0                     ; 0                     ; 0                       ; 0                      ; 1                 ;
; cur_state.st_crc        ; 1                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                       ; 0                      ; 1                 ;
+-------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+-------------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx|cur_state                                                                                                                   ;
+------------------------+---------------------+----------------------+------------------------+----------------------+-----------------------+-----------------------+-------------------+
; Name                   ; cur_state.st_rx_end ; cur_state.st_rx_data ; cur_state.st_icmp_head ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+------------------------+---------------------+----------------------+------------------------+----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle      ; 0                   ; 0                    ; 0                      ; 0                    ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble  ; 0                   ; 0                    ; 0                      ; 0                    ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head  ; 0                   ; 0                    ; 0                      ; 0                    ; 1                     ; 0                     ; 1                 ;
; cur_state.st_ip_head   ; 0                   ; 0                    ; 0                      ; 1                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_icmp_head ; 0                   ; 0                    ; 1                      ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_data   ; 0                   ; 1                    ; 0                      ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end    ; 1                   ; 0                    ; 0                      ; 0                    ; 0                     ; 0                     ; 1                 ;
+------------------------+---------------------+----------------------+------------------------+----------------------+-----------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|cur_state                                                                    ;
+-----------------------+------------------+-----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_crc ; cur_state.st_arp_data ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+------------------+-----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                ; 0                     ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                ; 0                     ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                ; 0                     ; 1                     ; 0                     ; 1                 ;
; cur_state.st_arp_data ; 0                ; 1                     ; 0                     ; 0                     ; 1                 ;
; cur_state.st_crc      ; 1                ; 0                     ; 0                     ; 0                     ; 1                 ;
+-----------------------+------------------+-----------------------+-----------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|cur_state                                                                       ;
+-----------------------+---------------------+-----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_rx_end ; cur_state.st_arp_data ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+---------------------+-----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                   ; 0                     ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                   ; 0                     ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                   ; 0                     ; 1                     ; 0                     ; 1                 ;
; cur_state.st_arp_data ; 0                   ; 1                     ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end   ; 1                   ; 0                     ; 0                     ; 0                     ; 1                 ;
+-----------------------+---------------------+-----------------------+-----------------------+-----------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_h[0]            ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_latch_l[0]           ; no                                                               ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10] ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11] ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[4]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[2]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]  ; yes                                                              ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated|input_cell_l[0]            ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[3]            ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[2]            ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[1]            ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_h[0]            ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[3]           ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[2]           ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[1]           ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_latch_l[0]           ; no                                                               ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10] ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11] ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[4]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[2]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10] ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11] ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]  ; yes                                                              ; yes                                        ;
; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]  ; yes                                                              ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[3]            ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[2]            ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[1]            ; no                                                               ; yes                                        ;
; gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated|input_cell_l[0]            ; no                                                               ; yes                                        ;
; Total number of protected registers is 63                                                                                                                  ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+----------------------------------------------------+------------------------------------------------------------+
; Register name                                      ; Reason for Removal                                         ;
+----------------------------------------------------+------------------------------------------------------------+
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][15]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][14]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][13]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][12]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][11]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][10]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][9]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][8]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][7]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][6]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][5]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][4]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][3]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][2]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][1]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][0]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][31]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][30]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][29]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][28]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][27]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][26]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][25]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][24]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][23]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][22]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][21]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][20]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][19]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][18]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][17]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][16]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][15]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][14]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][13]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][12]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][11]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][10]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][9]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][8]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][7]            ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][6]            ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][5]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][4]            ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][3]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][2]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][1]            ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[5][0]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][31]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][30]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][29]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][28]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][27]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][26]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][25]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][24]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][23]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][22]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][21]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][20]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][19]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][18]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][17]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][16]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][15]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][14]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][13]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][12]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][11]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][10]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][9]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][8]            ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][7]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][6]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][5]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][4]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][3]            ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][2]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][1]            ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[3][0]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][31]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][30]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][29]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][28]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][27]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][26]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][25]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][24]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][23]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][22]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][21]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][20]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][19]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][18]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][17]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[2][16]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][15]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][14]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][13]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][12]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][11]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][10]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][9]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][8]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][7]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][6]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][5]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][4]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][3]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][2]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][1]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[1][0]            ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][31]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][30]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][29]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][28]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][27]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][26]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][25]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][24]           ; Stuck at VCC due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][23]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][22]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][21]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][20]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][19]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][18]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][17]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[0][16]           ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][31]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][30]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][29]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][28]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][27]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][26]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][25]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][24]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][23]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][22]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][21]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][20]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][19]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][18]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][17]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[5][16]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][31]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][30]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][29]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][28]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][27]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][26]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][25]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][24]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][23]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][22]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][21]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][20]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][19]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][18]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][17]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][16]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][15]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][14]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][13]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][12]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][11]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][10]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][9]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][8]        ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][7]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][6]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][5]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][4]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][3]        ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][2]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][1]        ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[3][0]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][31]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][30]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][29]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][28]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][27]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][26]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][25]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][24]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][23]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][22]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][21]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][20]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][19]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][18]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][17]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][16]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][15]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][14]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][13]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][12]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][11]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][10]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][9]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][8]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][7]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][6]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][5]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][4]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][3]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][2]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][1]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[1][0]        ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][31]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][30]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][29]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][28]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][27]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][26]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][25]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][24]       ; Stuck at VCC due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][23]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][22]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][21]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][20]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][19]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][18]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][17]       ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[0][16]       ; Stuck at GND due to stuck port data_in                     ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][7]           ; Stuck at GND due to stuck port data_in                     ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][6]           ; Stuck at GND due to stuck port data_in                     ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][5]           ; Stuck at GND due to stuck port data_in                     ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][4]           ; Stuck at GND due to stuck port data_in                     ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][3]           ; Stuck at GND due to stuck port data_in                     ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][2]           ; Stuck at GND due to stuck port data_in                     ;
; udp:u_udp|udp_tx:u_udp_tx|udp_num[2]               ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[2]       ;
; udp:u_udp|udp_tx:u_udp_tx|total_num[1]             ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[1]       ;
; udp:u_udp|udp_tx:u_udp_tx|udp_num[1]               ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[1]       ;
; udp:u_udp|udp_tx:u_udp_tx|total_num[0]             ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[0]       ;
; udp:u_udp|udp_tx:u_udp_tx|udp_num[0]               ; Merged with udp:u_udp|udp_tx:u_udp_tx|tx_data_num[0]       ;
; udp:u_udp|udp_tx:u_udp_tx|tx_done                  ; Merged with udp:u_udp|udp_tx:u_udp_tx|crc_clr              ;
; udp:u_udp|udp_tx:u_udp_tx|check_buffer[19..30]     ; Merged with udp:u_udp|udp_tx:u_udp_tx|check_buffer[31]     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|total_num[1]         ; Merged with icmp:u_icmp|icmp_tx:u_icmp_tx|tx_data_num[1]   ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|total_num[0]         ; Merged with icmp:u_icmp|icmp_tx:u_icmp_tx|tx_data_num[0]   ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|tx_done              ; Merged with icmp:u_icmp|icmp_tx:u_icmp_tx|crc_clr          ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[19..30] ; Merged with icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[31] ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][4]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][4]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][4]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][4]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][4]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][4]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][4]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][4]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][4]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][4]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][4]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][4]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][0]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][0]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][0]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][0]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][0]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][0]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][0]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][0]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][0]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][0]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][0]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]      ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][16]           ; Merged with udp:u_udp|udp_tx:u_udp_tx|ip_head[0][0]        ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][5]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][5]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][5]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][5]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][5]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][5]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][5]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][5]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][5]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][5]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][5]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][5]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][1]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][1]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][1]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][1]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][1]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][1]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][1]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][1]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][1]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][1]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][1]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][1]      ;
; udp:u_udp|udp_tx:u_udp_tx|ip_head[6][17]           ; Merged with udp:u_udp|udp_tx:u_udp_tx|ip_head[0][1]        ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][6]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][6]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][6]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][6]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][6]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][6]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][6]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][6]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][6]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][6]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][6]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][6]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][2]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][2]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][2]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][2]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][2]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][2]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][2]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][2]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][2]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][2]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][2]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][2]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][7]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][7]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][7]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][7]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][7]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][7]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][7]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][7]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][7]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][7]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][7]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][7]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[5][3]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[23][3]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[4][3]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[22][3]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[3][3]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[21][3]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[2][3]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[20][3]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[1][3]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[19][3]      ;
; arp:u_arp|arp_tx:u_arp_tx|eth_head[0][3]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[18][3]      ;
; udp:u_udp|udp_tx:u_udp_tx|check_buffer[31]         ; Stuck at GND due to stuck port data_in                     ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[31]     ; Stuck at GND due to stuck port data_in                     ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][1]           ; Merged with arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]       ;
; eth_ctrl:u_eth_ctrl|protocol_sw.00                 ; Lost fanout                                                ;
; arp:u_arp|arp_tx:u_arp_tx|gmii_tx_en               ; Merged with arp:u_arp|arp_tx:u_arp_tx|cur_state.st_idle    ;
; Total Number of Removed Registers = 318            ;                                                            ;
+----------------------------------------------------+------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1659  ;
; Number of registers using Synchronous Clear  ; 137   ;
; Number of registers using Synchronous Load   ; 92    ;
; Number of registers using Asynchronous Clear ; 1454  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1456  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Inverted Register Statistics                           ;
+----------------------------------------------+---------+
; Inverted Register                            ; Fan out ;
+----------------------------------------------+---------+
; arp:u_arp|arp_tx:u_arp_tx|arp_data[22][4]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[21][4]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[23][4]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[18][4]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[19][4]    ; 1       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[19]   ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[11]   ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[3]    ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[29]   ; 6       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[28]   ; 5       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[31]   ; 3       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[25]   ; 3       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[20][4]    ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[29]   ; 6       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[28]   ; 5       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[19]   ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[31]   ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[25]   ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[11]   ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[3]    ; 2       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][4]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][4]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][4]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][4]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][4]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][4]     ; 1       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[29] ; 6       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[28] ; 5       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[19] ; 2       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[31] ; 3       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[25] ; 3       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[11] ; 2       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[3]  ; 2       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[4][4] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[2][4] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[1][4] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[0][4] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[3][4] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[5][4] ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[26][0]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[22][0]    ; 2       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[21][0]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[18][0]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[20][0]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[19][0]    ; 1       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[15]   ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[23]   ; 3       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[7]    ; 2       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[7][0]     ; 3       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[23][0]    ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][0]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][0]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][0]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][0]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][0]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][0]     ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[23]   ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[15]   ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[7]    ; 2       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[4][0] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[2][0] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[1][0] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[0][0] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[3][0] ; 1       ;
; icmp:u_icmp|icmp_tx:u_icmp_tx|eth_head[5][0] ; 1       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[23] ; 3       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[15] ; 2       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[7]  ; 2       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[25][5]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[27][5]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[22][5]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[21][5]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[23][5]    ; 1       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[18]   ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[10]   ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[2]    ; 2       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[27]   ; 7       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[24]   ; 5       ;
; arp:u_arp|crc32_d8:u_crc32_d8|crc_data[30]   ; 3       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[19][5]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[18][5]    ; 1       ;
; arp:u_arp|arp_tx:u_arp_tx|arp_data[20][5]    ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[4][5]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[2][5]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[1][5]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[0][5]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[3][5]     ; 1       ;
; udp:u_udp|udp_tx:u_udp_tx|eth_head[5][5]     ; 1       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[27]   ; 7       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[18]   ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[24]   ; 4       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[30]   ; 3       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[10]   ; 2       ;
; udp:u_udp|crc32_d8:u_crc32_d8|crc_data[2]    ; 2       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[27] ; 7       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[18] ; 2       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[24] ; 4       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[30] ; 3       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[10] ; 2       ;
; icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[2]  ; 2       ;
; Total number of inverted registers = 255*    ;         ;
+----------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|data_cnt[3]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|data_cnt[11]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx|data_cnt[8]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|des_ip_t[13]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|src_ip_t[6]                ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|src_mac_t[4]               ;
; 3:1                ; 34 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer_icmp[5]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |eth_udp_loop|eth_ctrl:u_eth_ctrl|rec_data[5]                      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|check_buffer[3]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx|icmp_rx_data_d0[4]     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |eth_udp_loop|eth_ctrl:u_eth_ctrl|gmii_tx_en                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|check_buffer[17]           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx|check_buffer[18]       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|ip_head[2][10]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|tx_bit_sel[0]              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx|ip_head[2][2]          ;
; 5:1                ; 48 bits   ; 144 LEs       ; 48 LEs               ; 96 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|des_mac_t[41]              ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx|reply_checksum_add[13] ;
; 9:1                ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|cnt[4]                     ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|cnt[3]                     ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx|cnt[0]                 ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|cnt[4]                     ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_rx:u_udp_rx|cnt[0]                     ;
; 13:1               ; 5 bits    ; 40 LEs        ; 5 LEs                ; 35 LEs                 ; Yes        ; |eth_udp_loop|icmp:u_icmp|icmp_rx:u_icmp_rx|cnt[1]                 ;
; 50:1               ; 5 bits    ; 165 LEs       ; 130 LEs              ; 35 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[3]                ;
; 50:1               ; 2 bits    ; 66 LEs        ; 48 LEs               ; 18 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|arp_tx:u_arp_tx|gmii_txd[0]                ;
; 52:1               ; 2 bits    ; 68 LEs        ; 54 LEs               ; 14 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[0]                ;
; 52:1               ; 5 bits    ; 170 LEs       ; 135 LEs              ; 35 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|udp_tx:u_udp_tx|gmii_txd[6]                ;
; 52:1               ; 7 bits    ; 238 LEs       ; 196 LEs              ; 42 LEs                 ; Yes        ; |eth_udp_loop|icmp:u_icmp|icmp_tx:u_icmp_tx|gmii_txd[1]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|arp:u_arp|crc32_d8:u_crc32_d8|crc_data[7]            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|icmp:u_icmp|crc32_d8:u_crc32_d8|crc_data[5]          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |eth_udp_loop|udp:u_udp|crc32_d8:u_crc32_d8|crc_data[21]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |eth_udp_loop|arp:u_arp|arp_rx:u_arp_rx|error_en                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |eth_udp_loop|eth_ctrl:u_eth_ctrl|protocol_sw                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                     ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                           ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                           ;
+---------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                  ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                   ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                        ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                        ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                             ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                            ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                         ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                          ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                             ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                            ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                         ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                          ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                            ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                 ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                 ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                           ;
+-------------------------+-------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                        ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                         ;
+-----------------------------+---------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------+
; Assignment                      ; Value ; From ; To                                       ;
+---------------------------------+-------+------+------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                        ;
+---------------------------------+-------+------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                            ;
+---------------------------------------+-------+------+---------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                               ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                          ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |eth_udp_loop        ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
; IDELAY_VALUE   ; 0                                                ; Signed Integer  ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:u_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 8000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 4000                  ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                            ;
; WIDTH                  ; 4            ; Signed Integer                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                   ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; ddio_in_bhf  ; Untyped                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                   ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; ddio_in_8hf  ; Untyped                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                              ;
; WIDTH                  ; 4            ; Signed Integer                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                     ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                     ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_s9j ; Untyped                                                                                                     ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                     ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                     ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                     ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                       ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                             ;
; WIDTH                  ; 1            ; Signed Integer                                                                                             ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                    ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                                                    ;
; extend_oe_disable      ; OFF          ; Untyped                                                                                                    ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                    ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                                                    ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arp:u_arp                              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arp:u_arp|arp_rx:u_arp_rx              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arp:u_arp|arp_tx:u_arp_tx              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: icmp:u_icmp                            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: icmp:u_icmp|icmp_rx:u_icmp_rx          ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: icmp:u_icmp|icmp_tx:u_icmp_tx          ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
; ECHO_REPLY     ; 00000000                                         ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp                              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp|udp_rx:u_udp_rx              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp|udp_tx:u_udp_tx              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000100001010                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                   ;
+-------------------------+--------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_29k1  ; Untyped                                                                ;
+-------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:u_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 8000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                    ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 1                                                                  ;
; Entity Instance            ; async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                         ;
;     -- LPM_WIDTH           ; 8                                                                  ;
;     -- LPM_NUMWORDS        ; 2048                                                               ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                ;
;     -- USE_EAB             ; ON                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "async_fifo_2048x8b:async_fifo_2048x8b_inst" ;
+---------+--------+----------+------------------------------------------+
; Port    ; Type   ; Severity ; Details                                  ;
+---------+--------+----------+------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                   ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                   ;
+---------+--------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u_udp|crc32_d8:u_crc32_d8"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "icmp:u_icmp|crc32_d8:u_crc32_d8"                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arp:u_arp|crc32_d8:u_crc32_d8"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[23..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_clk" ;
+----------+-------+----------+-------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                           ;
+----------+-------+----------+-------------------------------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                                                      ;
; datain_l ; Input ; Info     ; Stuck at GND                                                      ;
+----------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:u_pll"               ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ddio_out   ; 6                           ;
; cycloneiii_ff         ; 1659                        ;
;     CLR               ; 179                         ;
;     CLR SLD           ; 9                           ;
;     ENA               ; 190                         ;
;     ENA CLR           ; 1078                        ;
;     ENA CLR SCLR      ; 105                         ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 51                          ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 2686                        ;
;     arith             ; 829                         ;
;         2 data inputs ; 509                         ;
;         3 data inputs ; 320                         ;
;     normal            ; 1857                        ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 222                         ;
;         2 data inputs ; 291                         ;
;         3 data inputs ; 208                         ;
;         4 data inputs ; 1125                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 5.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Wed Apr 17 10:37:16 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off eth_udp_loop -c eth_udp_loop
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/eth_udp_loop.v
    Info (12023): Found entity 1: eth_udp_loop File: D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/udp/udp_tx.v
    Info (12023): Found entity 1: udp_tx File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/udp/udp_rx.v
    Info (12023): Found entity 1: udp_rx File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/udp/udp.v
    Info (12023): Found entity 1: udp File: D:/ywdktz/eth_dup_loop/rtl/udp/udp.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v
    Info (12023): Found entity 1: icmp_tx File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v
    Info (12023): Found entity 1: icmp_rx File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/icmp/icmp.v
    Info (12023): Found entity 1: icmp File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v
    Info (12023): Found entity 1: rgmii_tx File: D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v
    Info (12023): Found entity 1: rgmii_rx File: D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v
    Info (12023): Found entity 1: gmii_to_rgmii File: D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/arp/crc32_d8.v
    Info (12023): Found entity 1: crc32_d8 File: D:/ywdktz/eth_dup_loop/rtl/arp/crc32_d8.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/arp/arp_tx.v
    Info (12023): Found entity 1: arp_tx File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/arp/arp_rx.v
    Info (12023): Found entity 1: arp_rx File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_rx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/arp/arp.v
    Info (12023): Found entity 1: arp File: D:/ywdktz/eth_dup_loop/rtl/arp/arp.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /ywdktz/eth_dup_loop/rtl/eth_ctrl.v
    Info (12023): Found entity 1: eth_ctrl File: D:/ywdktz/eth_dup_loop/rtl/eth_ctrl.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddi_x4.v
    Info (12023): Found entity 1: ddi_x4 File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddi_x1.v
    Info (12023): Found entity 1: ddi_x1 File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddo_x4.v
    Info (12023): Found entity 1: ddo_x4 File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/ddo_x1.v
    Info (12023): Found entity 1: ddo_x1 File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info (12023): Found entity 1: pll File: D:/ywdktz/eth_dup_loop/prj/ipcore/pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/sync_fifo_2048x8b.v
    Info (12023): Found entity 1: sync_fifo_2048x8b File: D:/ywdktz/eth_dup_loop/prj/ipcore/sync_fifo_2048x8b.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/async_fifo_2048x8b.v
    Info (12023): Found entity 1: async_fifo_2048x8b File: D:/ywdktz/eth_dup_loop/prj/ipcore/async_fifo_2048x8b.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at eth_udp_loop.v(113): created implicit net for "eth_rxc_deg" File: D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v Line: 113
Info (12127): Elaborating entity "eth_udp_loop" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:u_pll" File: D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v Line: 115
Info (12128): Elaborating entity "altpll" for hierarchy "pll:u_pll|altpll:altpll_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/pll.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll:u_pll|altpll:altpll_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/pll.v Line: 94
Info (12133): Instantiated megafunction "pll:u_pll|altpll:altpll_component" with the following parameter: File: D:/ywdktz/eth_dup_loop/prj/ipcore/pll.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "4000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "8000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/ywdktz/eth_dup_loop/prj/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "gmii_to_rgmii" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii" File: D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v Line: 134
Info (12128): Elaborating entity "rgmii_rx" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx" File: D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 55
Info (12128): Elaborating entity "ddi_x4" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst" File: D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v Line: 50
Info (12128): Elaborating entity "altddio_in" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x4.v Line: 64
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x4.v Line: 64
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x4.v Line: 64
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_bhf.tdf
    Info (12023): Found entity 1: ddio_in_bhf File: D:/ywdktz/eth_dup_loop/prj/db/ddio_in_bhf.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_bhf" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x4:ddi_x4_inst|altddio_in:ALTDDIO_IN_component|ddio_in_bhf:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "ddi_x1" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst" File: D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_rx.v Line: 57
Info (12128): Elaborating entity "altddio_in" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x1.v Line: 64
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x1.v Line: 64
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component" with the following parameter: File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddi_x1.v Line: 64
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_8hf.tdf
    Info (12023): Found entity 1: ddio_in_8hf File: D:/ywdktz/eth_dup_loop/prj/db/ddio_in_8hf.tdf Line: 24
Info (12128): Elaborating entity "ddio_in_8hf" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_rx:u_rgmii_rx|ddi_x1:ddi_x1_inst|altddio_in:ALTDDIO_IN_component|ddio_in_8hf:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_in.tdf Line: 84
Info (12128): Elaborating entity "rgmii_tx" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx" File: D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/gmii_to_rgmii.v Line: 66
Info (12128): Elaborating entity "ddo_x4" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst" File: D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v Line: 44
Info (12128): Elaborating entity "altddio_out" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x4.v Line: 64
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x4.v Line: 64
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x4.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_s9j.tdf
    Info (12023): Found entity 1: ddio_out_s9j File: D:/ywdktz/eth_dup_loop/prj/db/ddio_out_s9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_s9j" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x4:ddo_x4_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_s9j:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "ddo_x1" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst" File: D:/ywdktz/eth_dup_loop/rtl/gmii_to_rgmii/rgmii_tx.v Line: 51
Info (12128): Elaborating entity "altddio_out" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x1.v Line: 64
Info (12130): Elaborated megafunction instantiation "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x1.v Line: 64
Info (12133): Instantiated megafunction "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component" with the following parameter: File: D:/ywdktz/eth_dup_loop/prj/ipcore/ddo_x1.v Line: 64
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j File: D:/ywdktz/eth_dup_loop/prj/db/ddio_out_p9j.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "gmii_to_rgmii:u_gmii_to_rgmii|rgmii_tx:u_rgmii_tx|ddo_x1:ddo_x1_inst|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "arp" for hierarchy "arp:u_arp" File: D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v Line: 163
Info (12128): Elaborating entity "arp_rx" for hierarchy "arp:u_arp|arp_rx:u_arp_rx" File: D:/ywdktz/eth_dup_loop/rtl/arp/arp.v Line: 84
Info (12128): Elaborating entity "arp_tx" for hierarchy "arp:u_arp|arp_tx:u_arp_tx" File: D:/ywdktz/eth_dup_loop/rtl/arp/arp.v Line: 109
Info (10041): Inferred latch for "arp_data[0][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[0][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[0][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[0][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[0][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[0][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[0][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[0][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[1][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[1][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[1][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[1][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[1][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[1][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[1][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[1][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[2][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[2][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[2][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[2][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[2][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[2][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[2][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[2][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[3][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[3][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[3][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[3][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[3][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[3][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[3][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[3][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[4][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[4][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[4][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[4][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[4][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[4][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[4][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[4][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[5][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[5][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[5][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[5][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[5][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[5][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[5][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[5][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[6][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[6][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[6][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[6][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[6][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[6][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[6][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[6][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[8][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[8][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[8][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[8][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[8][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[8][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[8][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[8][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[9][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[9][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[9][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[9][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[9][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[9][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[9][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[9][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[10][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[10][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[10][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[10][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[10][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[10][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[10][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[10][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[11][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[11][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[11][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[11][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[11][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[11][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[11][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[11][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[12][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[12][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[12][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[12][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[12][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[12][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[12][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[12][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[13][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[13][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[13][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[13][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[13][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[13][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[13][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[13][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[14][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[14][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[14][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[14][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[14][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[14][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[14][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[14][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[15][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[15][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[15][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[15][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[15][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[15][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[15][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[15][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[16][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[16][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[16][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[16][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[16][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[16][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[16][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[16][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[17][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[17][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[17][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[17][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[17][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[17][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[17][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "arp_data[17][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[6][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[6][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[6][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[6][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[6][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[6][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[6][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[6][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[7][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[7][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[7][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[7][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[7][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[7][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[7][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[7][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[8][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[8][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[8][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[8][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[8][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[8][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[8][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[8][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[9][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[9][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[9][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[9][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[9][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[9][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[9][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[9][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[10][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[10][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[10][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[10][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[10][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[10][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[10][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[10][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[11][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[11][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[11][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[11][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[11][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[11][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[11][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[11][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[12][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[12][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[12][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[12][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[12][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[12][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[12][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[12][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[13][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[13][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[13][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[13][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[13][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[13][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[13][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "eth_head[13][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[0][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[0][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[0][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[0][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[0][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[0][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[0][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[0][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[1][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[1][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[1][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[1][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[1][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[1][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[1][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[1][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[2][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[2][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[2][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[2][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[2][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[2][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[2][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[2][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[3][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[3][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[3][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[3][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[3][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[3][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[3][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[3][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[4][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[4][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[4][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[4][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[4][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[4][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[4][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[4][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[5][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[5][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[5][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[5][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[5][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[5][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[5][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[5][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[6][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[6][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[6][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[6][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[6][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[6][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[6][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[6][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[7][0]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[7][1]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[7][2]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[7][3]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[7][4]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[7][5]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[7][6]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (10041): Inferred latch for "preamble[7][7]" at arp_tx.v(146) File: D:/ywdktz/eth_dup_loop/rtl/arp/arp_tx.v Line: 146
Info (12128): Elaborating entity "crc32_d8" for hierarchy "arp:u_arp|crc32_d8:u_crc32_d8" File: D:/ywdktz/eth_dup_loop/rtl/arp/arp.v Line: 120
Info (12128): Elaborating entity "icmp" for hierarchy "icmp:u_icmp" File: D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v Line: 194
Info (12128): Elaborating entity "icmp_rx" for hierarchy "icmp:u_icmp|icmp_rx:u_icmp_rx" File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp.v Line: 93
Warning (10036): Verilog HDL or VHDL warning at icmp_rx.v(71): object "ip_head_byte_num" assigned a value but never read File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v Line: 71
Warning (10036): Verilog HDL or VHDL warning at icmp_rx.v(75): object "icmp_code" assigned a value but never read File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at icmp_rx.v(77): object "icmp_checksum" assigned a value but never read File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v Line: 77
Warning (10230): Verilog HDL assignment warning at icmp_rx.v(179): truncated value with size 32 to match size of target (8) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_rx.v Line: 179
Info (12128): Elaborating entity "icmp_tx" for hierarchy "icmp:u_icmp|icmp_tx:u_icmp_tx" File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp.v Line: 122
Warning (10230): Verilog HDL assignment warning at icmp_tx.v(390): truncated value with size 3 to match size of target (2) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 390
Warning (10230): Verilog HDL assignment warning at icmp_tx.v(413): truncated value with size 3 to match size of target (2) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 413
Info (10041): Inferred latch for "eth_head[6][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[6][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[6][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[6][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[6][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[6][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[6][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[6][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[7][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[7][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[7][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[7][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[7][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[7][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[7][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[7][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[8][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[8][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[8][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[8][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[8][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[8][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[8][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[8][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[9][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[9][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[9][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[9][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[9][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[9][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[9][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[9][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[10][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[10][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[10][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[10][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[10][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[10][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[10][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[10][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[11][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[11][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[11][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[11][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[11][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[11][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[11][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[11][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[12][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[12][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[12][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[12][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[12][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[12][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[12][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[12][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[13][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[13][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[13][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[13][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[13][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[13][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[13][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "eth_head[13][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[0][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[0][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[0][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[0][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[0][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[0][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[0][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[0][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[1][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[1][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[1][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[1][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[1][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[1][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[1][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[1][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[2][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[2][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[2][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[2][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[2][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[2][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[2][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[2][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[3][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[3][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[3][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[3][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[3][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[3][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[3][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[3][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[4][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[4][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[4][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[4][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[4][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[4][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[4][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[4][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[5][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[5][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[5][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[5][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[5][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[5][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[5][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[5][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[6][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[6][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[6][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[6][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[6][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[6][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[6][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[6][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[7][0]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[7][1]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[7][2]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[7][3]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[7][4]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[7][5]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[7][6]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (10041): Inferred latch for "preamble[7][7]" at icmp_tx.v(211) File: D:/ywdktz/eth_dup_loop/rtl/icmp/icmp_tx.v Line: 211
Info (12128): Elaborating entity "udp" for hierarchy "udp:u_udp" File: D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v Line: 225
Info (12128): Elaborating entity "udp_rx" for hierarchy "udp:u_udp|udp_rx:u_udp_rx" File: D:/ywdktz/eth_dup_loop/rtl/udp/udp.v Line: 85
Warning (10036): Verilog HDL or VHDL warning at udp_rx.v(62): object "ip_head_byte_num" assigned a value but never read File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_rx.v Line: 62
Warning (10230): Verilog HDL assignment warning at udp_rx.v(149): truncated value with size 32 to match size of target (8) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_rx.v Line: 149
Info (12128): Elaborating entity "udp_tx" for hierarchy "udp:u_udp|udp_tx:u_udp_tx" File: D:/ywdktz/eth_dup_loop/rtl/udp/udp.v Line: 111
Warning (10230): Verilog HDL assignment warning at udp_tx.v(353): truncated value with size 3 to match size of target (2) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 353
Warning (10230): Verilog HDL assignment warning at udp_tx.v(365): truncated value with size 3 to match size of target (2) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 365
Warning (10230): Verilog HDL assignment warning at udp_tx.v(377): truncated value with size 3 to match size of target (2) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 377
Info (10041): Inferred latch for "eth_head[6][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[6][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[6][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[6][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[6][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[6][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[6][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[6][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[7][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[7][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[7][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[7][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[7][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[7][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[7][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[7][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[8][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[8][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[8][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[8][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[8][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[8][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[8][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[8][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[9][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[9][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[9][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[9][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[9][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[9][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[9][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[9][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[10][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[10][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[10][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[10][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[10][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[10][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[10][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[10][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[11][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[11][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[11][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[11][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[11][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[11][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[11][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[11][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[12][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[12][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[12][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[12][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[12][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[12][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[12][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[12][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[13][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[13][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[13][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[13][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[13][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[13][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[13][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "eth_head[13][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[0][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[0][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[0][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[0][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[0][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[0][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[0][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[0][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[1][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[1][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[1][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[1][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[1][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[1][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[1][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[1][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[2][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[2][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[2][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[2][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[2][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[2][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[2][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[2][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[3][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[3][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[3][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[3][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[3][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[3][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[3][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[3][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[4][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[4][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[4][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[4][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[4][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[4][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[4][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[4][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[5][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[5][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[5][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[5][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[5][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[5][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[5][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[5][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[6][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[6][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[6][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[6][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[6][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[6][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[6][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[6][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[7][0]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[7][1]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[7][2]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[7][3]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[7][4]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[7][5]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[7][6]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (10041): Inferred latch for "preamble[7][7]" at udp_tx.v(197) File: D:/ywdktz/eth_dup_loop/rtl/udp/udp_tx.v Line: 197
Info (12128): Elaborating entity "async_fifo_2048x8b" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst" File: D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v Line: 238
Info (12128): Elaborating entity "dcfifo" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/async_fifo_2048x8b.v Line: 88
Info (12130): Elaborated megafunction instantiation "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component" File: D:/ywdktz/eth_dup_loop/prj/ipcore/async_fifo_2048x8b.v Line: 88
Info (12133): Instantiated megafunction "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/ywdktz/eth_dup_loop/prj/ipcore/async_fifo_2048x8b.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_29k1.tdf
    Info (12023): Found entity 1: dcfifo_29k1 File: D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_29k1" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info (12023): Found entity 1: a_graycounter_777 File: D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_777.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_777" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_777:rdptr_g1p" File: D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info (12023): Found entity 1: a_graycounter_3lc File: D:/ywdktz/eth_dup_loop/prj/db/a_graycounter_3lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_3lc" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|a_graycounter_3lc:wrptr_g1p" File: D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cv61.tdf
    Info (12023): Found entity 1: altsyncram_cv61 File: D:/ywdktz/eth_dup_loop/prj/db/altsyncram_cv61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cv61" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|altsyncram_cv61:fifo_ram" File: D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/ywdktz/eth_dup_loop/prj/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/ywdktz/eth_dup_loop/prj/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15" File: D:/ywdktz/eth_dup_loop/prj/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info (12023): Found entity 1: cmpr_p76 File: D:/ywdktz/eth_dup_loop/prj/db/cmpr_p76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_p76" for hierarchy "async_fifo_2048x8b:async_fifo_2048x8b_inst|dcfifo:dcfifo_component|dcfifo_29k1:auto_generated|cmpr_p76:rdempty_eq_comp" File: D:/ywdktz/eth_dup_loop/prj/db/dcfifo_29k1.tdf Line: 60
Info (12128): Elaborating entity "eth_ctrl" for hierarchy "eth_ctrl:u_eth_ctrl" File: D:/ywdktz/eth_dup_loop/rtl/eth_udp_loop.v Line: 281
Info (13000): Registers with preset signals will power-up high File: D:/ywdktz/eth_dup_loop/rtl/arp/crc32_d8.v Line: 113
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/ywdktz/eth_dup_loop/prj/output_files/eth_udp_loop.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3489 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 3460 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Wed Apr 17 10:37:39 2024
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ywdktz/eth_dup_loop/prj/output_files/eth_udp_loop.map.smsg.


