Timing Analyzer report for openMSP430_fpga
Fri Mar 15 06:57:54 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; openMSP430_fpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; ../scripts/design.sdc ; OK     ; Fri Mar 15 06:57:49 2019 ;
+-----------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master       ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-----------------------------------------------------+-------------------------------------------------------+
; FPGA_CLK1_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;              ;                                                     ; { FPGA_CLK1_50 }                                      ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 62.500 ; 16.0 MHz  ; 0.000 ; 31.250 ; 50.00      ; 25        ; 8           ;       ;        ;           ;            ; false    ; FPGA_CLK1_50 ; pll_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_0|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 36.47 MHz ; 36.47 MHz       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 35.080 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 57.979 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.898 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CLK1_50                                      ; 9.747  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 30.975 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 35.080 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.249      ; 27.687     ;
; 35.091 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.247      ; 27.674     ;
; 35.104 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.251      ; 27.665     ;
; 35.116 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.245      ; 27.647     ;
; 35.175 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 27.260     ;
; 35.186 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 27.247     ;
; 35.199 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.081     ; 27.238     ;
; 35.211 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.087     ; 27.220     ;
; 35.226 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 27.207     ;
; 35.237 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.087     ; 27.194     ;
; 35.249 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.220      ; 27.489     ;
; 35.250 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 27.185     ;
; 35.260 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.218      ; 27.476     ;
; 35.262 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.089     ; 27.167     ;
; 35.273 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 27.467     ;
; 35.285 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.216      ; 27.449     ;
; 35.427 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.247      ; 27.338     ;
; 35.451 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.224      ; 27.291     ;
; 35.462 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 27.278     ;
; 35.475 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.226      ; 27.269     ;
; 35.487 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.220      ; 27.251     ;
; 35.512 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.220      ; 27.226     ;
; 35.522 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 26.911     ;
; 35.523 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.218      ; 27.213     ;
; 35.534 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.224      ; 27.208     ;
; 35.536 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 27.204     ;
; 35.543 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.224      ; 27.199     ;
; 35.545 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 27.195     ;
; 35.548 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.216      ; 27.186     ;
; 35.553 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.238      ; 27.203     ;
; 35.554 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 27.186     ;
; 35.558 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.226      ; 27.186     ;
; 35.564 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.236      ; 27.190     ;
; 35.567 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.226      ; 27.177     ;
; 35.570 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.220      ; 27.168     ;
; 35.573 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.087     ; 26.858     ;
; 35.574 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.249      ; 27.193     ;
; 35.577 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.240      ; 27.181     ;
; 35.579 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.220      ; 27.159     ;
; 35.589 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.234      ; 27.163     ;
; 35.594 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.250      ; 27.174     ;
; 35.596 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.218      ; 27.140     ;
; 35.605 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.238      ; 27.151     ;
; 35.611 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.246      ; 27.153     ;
; 35.616 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.236      ; 27.138     ;
; 35.629 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.240      ; 27.129     ;
; 35.641 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.234      ; 27.111     ;
; 35.672 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.224      ; 27.070     ;
; 35.683 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 27.057     ;
; 35.685 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.067     ; 26.766     ;
; 35.696 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.226      ; 27.048     ;
; 35.701 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.249      ; 27.066     ;
; 35.705 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 26.747     ;
; 35.708 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.220      ; 27.030     ;
; 35.722 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.070     ; 26.726     ;
; 35.736 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.069     ; 26.713     ;
; 35.756 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 26.694     ;
; 35.767 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.223      ; 26.974     ;
; 35.773 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.072     ; 26.673     ;
; 35.773 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.220      ; 26.965     ;
; 35.775 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.252      ; 26.995     ;
; 35.787 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.238      ; 26.969     ;
; 35.795 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.253      ; 26.976     ;
; 35.796 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.083     ; 26.639     ;
; 35.798 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 26.942     ;
; 35.798 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.236      ; 26.956     ;
; 35.811 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.240      ; 26.947     ;
; 35.812 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.249      ; 26.955     ;
; 35.820 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.250      ; 26.948     ;
; 35.823 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.234      ; 26.929     ;
; 35.829 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.264      ; 26.953     ;
; 35.847 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.085     ; 26.586     ;
; 35.859 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.218      ; 26.877     ;
; 35.864 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.254      ; 26.908     ;
; 35.870 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.220      ; 26.868     ;
; 35.878 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.093     ; 26.547     ;
; 35.881 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 26.859     ;
; 35.884 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.096     ; 26.538     ;
; 35.885 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.255      ; 26.888     ;
; 35.890 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 26.850     ;
; 35.900 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.236      ; 26.854     ;
; 35.911 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.250      ; 26.857     ;
; 35.924 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 26.526     ;
; 35.929 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.095     ; 26.494     ;
; 35.931 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 26.521     ;
; 35.935 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.098     ; 26.485     ;
; 35.952 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.210      ; 26.776     ;
; 35.952 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.236      ; 26.802     ;
; 35.958 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.207      ; 26.767     ;
; 35.959 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.078     ; 26.481     ;
; 35.975 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.070     ; 26.473     ;
; 35.977 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.256      ; 26.797     ;
; 35.980 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.077     ; 26.461     ;
; 35.982 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 26.468     ;
; 35.986 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.229      ; 26.761     ;
; 35.997 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.257      ; 26.778     ;
; 35.997 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.227      ; 26.748     ;
; 35.998 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.235      ; 26.755     ;
; 36.010 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.080     ; 26.428     ;
; 36.010 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.231      ; 26.739     ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; omsp_timerA:timerA_0|tacctl1[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.377 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.377 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.597      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.598      ;
; 0.378 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; omsp_timerA:timerA_0|tacctl2[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.601      ;
; 0.383 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.603      ;
; 0.383 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                                  ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.386 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.606      ;
; 0.389 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                                        ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.609      ;
; 0.389 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                                     ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_DONE                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.609      ;
; 0.390 ; lfxt_clk_cnt[8]                                                                                                          ; lfxt_clk_cnt[8]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.610      ;
; 0.394 ; omsp_timerA:timerA_0|tar[6]                                                                                              ; omsp_timerA:timerA_0|taccr1[6]                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; omsp_timerA:timerA_0|tar[7]                                                                                              ; omsp_timerA:timerA_0|taccr1[7]                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.400 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.620      ;
; 0.400 ; omsp_timerA:timerA_0|clk_div[0]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.405 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[4]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.625      ;
; 0.410 ; omsp_timerA:timerA_0|tacctl1[4]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.629      ;
; 0.412 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.632      ;
; 0.419 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                                  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.638      ;
; 0.419 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                                  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.638      ;
; 0.429 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.649      ;
; 0.473 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[2]                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.693      ;
; 0.478 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.698      ;
; 0.481 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.490 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.709      ;
; 0.500 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.719      ;
; 0.503 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.722      ;
; 0.515 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.735      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 57.979 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.099     ; 4.407      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.417      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.417      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.417      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.417      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.417      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.417      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.417      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.417      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.002 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.420      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.416      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.416      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.416      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.003 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 4.417      ;
; 58.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.414      ;
; 58.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.420      ;
; 58.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.414      ;
; 58.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.414      ;
; 58.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.414      ;
; 58.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.414      ;
; 58.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.420      ;
; 58.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.420      ;
; 58.005 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.420      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.416      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.419      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.419      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 4.421      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 4.422      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.420      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 4.421      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 4.421      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 4.421      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 4.421      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 4.421      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.057     ; 4.422      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.420      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.420      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 4.421      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 4.420      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 4.421      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 4.421      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.413      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.413      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.413      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.413      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.413      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.413      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.419      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 4.413      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.416      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.416      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.416      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 4.416      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[4]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[9]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[0]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[11]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[12]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[13]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[14]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 4.418      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.419      ;
; 58.006 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 4.419      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.898 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.117      ;
; 0.898 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.117      ;
; 1.526 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.744      ;
; 1.526 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.744      ;
; 1.526 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.744      ;
; 1.526 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.744      ;
; 1.526 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.744      ;
; 1.526 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.744      ;
; 1.526 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.744      ;
; 1.526 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.744      ;
; 1.526 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.744      ;
; 1.940 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.159      ;
; 1.940 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.159      ;
; 2.050 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.269      ;
; 2.050 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.269      ;
; 2.062 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.281      ;
; 2.062 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.281      ;
; 3.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.366      ;
; 3.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.366      ;
; 3.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.366      ;
; 3.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.357      ;
; 3.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[9]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.357      ;
; 3.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[12]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.357      ;
; 3.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[13]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 3.357      ;
; 3.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.366      ;
; 3.138 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.366      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.366      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.367      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.366      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.367      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[9]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[13]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[8]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[11]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[12]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[4]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[6]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[5]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[10]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[2]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[3]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[1]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.367      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[5]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.367      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.367      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[9]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[13]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[14]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[12]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[11]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[10]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[8]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[7]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[6]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[5]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[4]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.368      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[3]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.367      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.367      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[9]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.378      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[7]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[6]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[5]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[8]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[11]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.378      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.378      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.378      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.378      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[10]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.378      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.378      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.377      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.377      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.377      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.377      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.377      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.377      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.377      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.377      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 3.378      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[2]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.369      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.376      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[7]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.359      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[6]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.359      ;
; 3.139 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[4]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.359      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 119.728 ns




+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 40.52 MHz ; 40.52 MHz       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 37.822 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 58.505 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.809 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CLK1_50                                      ; 9.709  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 30.949 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 37.822 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.215      ; 24.903     ;
; 37.852 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.218      ; 24.876     ;
; 37.856 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.213      ; 24.867     ;
; 37.872 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.209      ; 24.847     ;
; 38.099 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.080     ; 24.331     ;
; 38.106 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.191      ; 24.595     ;
; 38.129 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.077     ; 24.304     ;
; 38.132 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.082     ; 24.296     ;
; 38.133 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.082     ; 24.295     ;
; 38.136 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.194      ; 24.568     ;
; 38.140 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.189      ; 24.559     ;
; 38.149 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.086     ; 24.275     ;
; 38.151 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.213      ; 24.572     ;
; 38.156 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.185      ; 24.539     ;
; 38.162 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.079     ; 24.269     ;
; 38.166 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 24.260     ;
; 38.182 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.088     ; 24.240     ;
; 38.193 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.191      ; 24.508     ;
; 38.208 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.214      ; 24.516     ;
; 38.223 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.194      ; 24.481     ;
; 38.227 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.189      ; 24.472     ;
; 38.243 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.185      ; 24.452     ;
; 38.244 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.215      ; 24.481     ;
; 38.245 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.195      ; 24.460     ;
; 38.264 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.212      ; 24.458     ;
; 38.275 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.198      ; 24.433     ;
; 38.277 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.205      ; 24.438     ;
; 38.279 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.193      ; 24.424     ;
; 38.295 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.189      ; 24.404     ;
; 38.303 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.195      ; 24.402     ;
; 38.307 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.208      ; 24.411     ;
; 38.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.203      ; 24.402     ;
; 38.316 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.205      ; 24.399     ;
; 38.327 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.199      ; 24.382     ;
; 38.333 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.198      ; 24.375     ;
; 38.337 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.193      ; 24.366     ;
; 38.346 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.208      ; 24.372     ;
; 38.350 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.203      ; 24.363     ;
; 38.353 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.189      ; 24.346     ;
; 38.366 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.199      ; 24.343     ;
; 38.382 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.192      ; 24.320     ;
; 38.394 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.215      ; 24.331     ;
; 38.398 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.187      ; 24.299     ;
; 38.416 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.195      ; 24.289     ;
; 38.428 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.082     ; 24.000     ;
; 38.435 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.189      ; 24.264     ;
; 38.445 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.205      ; 24.270     ;
; 38.446 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.198      ; 24.262     ;
; 38.450 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.193      ; 24.253     ;
; 38.461 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.084     ; 23.965     ;
; 38.464 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.216      ; 24.262     ;
; 38.466 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.189      ; 24.233     ;
; 38.468 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.220      ; 24.262     ;
; 38.475 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.208      ; 24.243     ;
; 38.479 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.230      ; 24.261     ;
; 38.479 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.203      ; 24.234     ;
; 38.495 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.199      ; 24.214     ;
; 38.499 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.067     ; 23.944     ;
; 38.504 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.221      ; 24.227     ;
; 38.520 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.218      ; 24.208     ;
; 38.522 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.189      ; 24.177     ;
; 38.527 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.215      ; 24.198     ;
; 38.532 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.069     ; 23.909     ;
; 38.535 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 23.909     ;
; 38.541 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.195      ; 24.164     ;
; 38.555 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.069     ; 23.886     ;
; 38.556 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.219      ; 24.173     ;
; 38.568 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.068     ; 23.874     ;
; 38.571 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.198      ; 24.137     ;
; 38.574 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.193      ; 24.129     ;
; 38.575 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.193      ; 24.128     ;
; 38.576 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.216      ; 24.150     ;
; 38.588 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.071     ; 23.851     ;
; 38.591 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.189      ; 24.108     ;
; 38.606 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.203      ; 24.107     ;
; 38.607 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.218      ; 24.121     ;
; 38.632 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.193      ; 24.071     ;
; 38.643 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.219      ; 24.086     ;
; 38.645 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.199      ; 24.064     ;
; 38.645 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.203      ; 24.068     ;
; 38.646 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.192      ; 24.056     ;
; 38.658 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.201      ; 24.053     ;
; 38.659 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.222      ; 24.073     ;
; 38.663 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.216      ; 24.063     ;
; 38.663 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.204      ; 24.051     ;
; 38.665 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.198      ; 24.043     ;
; 38.666 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a27~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.196      ; 24.040     ;
; 38.670 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a4~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.193      ; 24.033     ;
; 38.671 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.080     ; 23.759     ;
; 38.673 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.089     ; 23.748     ;
; 38.678 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.191      ; 24.023     ;
; 38.678 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.219      ; 24.051     ;
; 38.680 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.182      ; 24.012     ;
; 38.688 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.204      ; 24.026     ;
; 38.688 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a18~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.197      ; 24.019     ;
; 38.689 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.094     ; 23.727     ;
; 38.692 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.199      ; 24.017     ;
; 38.695 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.223      ; 24.038     ;
; 38.696 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.177      ; 23.991     ;
; 38.697 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a2~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.195      ; 24.008     ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.311 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.335 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.336 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; omsp_timerA:timerA_0|tacctl1[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.542      ;
; 0.345 ; omsp_timerA:timerA_0|tacctl2[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                                        ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                                     ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_DONE                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                                  ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.546      ;
; 0.347 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; lfxt_clk_cnt[8]                                                                                                          ; lfxt_clk_cnt[8]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.351 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.551      ;
; 0.355 ; omsp_timerA:timerA_0|clk_div[0]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.357 ; omsp_timerA:timerA_0|tar[6]                                                                                              ; omsp_timerA:timerA_0|taccr1[6]                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; omsp_timerA:timerA_0|tar[7]                                                                                              ; omsp_timerA:timerA_0|taccr1[7]                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.361 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.363 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[4]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.365 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.564      ;
; 0.366 ; omsp_timerA:timerA_0|tacctl1[4]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.565      ;
; 0.372 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                                  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.571      ;
; 0.372 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                                  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.571      ;
; 0.375 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.575      ;
; 0.427 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[2]                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.627      ;
; 0.431 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.632      ;
; 0.434 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.444 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.644      ;
; 0.450 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.650      ;
; 0.463 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.663      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                        ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 58.505 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.087     ; 3.893      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.526 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 3.907      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 3.907      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 3.907      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.903      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.903      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.902      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.903      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 3.905      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.903      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.903      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.903      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.903      ;
; 58.527 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.055     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.901      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.054     ; 3.903      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 3.906      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.052     ; 3.905      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 3.906      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 3.906      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 3.906      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.052     ; 3.905      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.052     ; 3.905      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.052     ; 3.905      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 3.906      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.051     ; 3.906      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 3.899      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 3.899      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 3.899      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 3.899      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 3.899      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 3.899      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.901      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.901      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 3.899      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.901      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.901      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.901      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.901      ;
; 58.528 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.056     ; 3.901      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.009      ;
; 0.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.009      ;
; 0.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.009      ;
; 0.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.009      ;
; 0.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.009      ;
; 0.809 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.009      ;
; 1.400 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.596      ;
; 1.400 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.596      ;
; 1.400 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.596      ;
; 1.400 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.596      ;
; 1.400 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.596      ;
; 1.400 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.596      ;
; 1.400 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.596      ;
; 1.400 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.596      ;
; 1.400 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.596      ;
; 1.779 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.977      ;
; 1.779 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.977      ;
; 1.866 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.066      ;
; 1.866 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.066      ;
; 1.885 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.085      ;
; 1.885 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.085      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[9]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[13]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[8]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[11]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[12]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[4]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[6]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[5]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[10]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[2]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[3]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[1]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.041      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[9]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[7]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[6]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[5]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[8]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[11]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[10]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[2]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 3.043      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[1]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.042      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.049      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[7]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.033      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[10] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[11] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[6]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.049      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[15] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[8]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[12]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[11]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[14]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[10]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[15]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[8]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 3.028      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[2]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.033      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.033      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[0]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.033      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|cycle[1]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.042      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[3]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 3.033      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[4]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 3.042      ;
; 2.831 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[6]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.051      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[5]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[9]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[13]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[14]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[15]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
; 2.832 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dext[12]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 3.042      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 120.278 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 46.540 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 59.761 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.489 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; FPGA_CLK1_50                                      ; 9.416  ; 0.000         ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 30.964 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 46.540 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.133      ; 16.092     ;
; 46.560 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.134      ; 16.073     ;
; 46.564 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.131      ; 16.066     ;
; 46.574 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.128      ; 16.053     ;
; 46.585 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.118      ; 16.032     ;
; 46.605 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 16.013     ;
; 46.609 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.116      ; 16.006     ;
; 46.619 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.113      ; 15.993     ;
; 46.771 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.131      ; 15.859     ;
; 46.792 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.121      ; 15.828     ;
; 46.797 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.126      ; 15.828     ;
; 46.812 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.122      ; 15.809     ;
; 46.816 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.116      ; 15.799     ;
; 46.816 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.802     ;
; 46.817 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.127      ; 15.809     ;
; 46.821 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.124      ; 15.802     ;
; 46.826 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.116      ; 15.789     ;
; 46.828 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.061     ; 15.610     ;
; 46.831 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.121      ; 15.789     ;
; 46.837 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.118      ; 15.780     ;
; 46.837 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.131      ; 15.793     ;
; 46.841 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.121      ; 15.779     ;
; 46.848 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 15.591     ;
; 46.852 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 15.584     ;
; 46.856 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.121      ; 15.764     ;
; 46.857 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.761     ;
; 46.860 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.132      ; 15.771     ;
; 46.861 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.122      ; 15.760     ;
; 46.861 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.116      ; 15.754     ;
; 46.862 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.066     ; 15.571     ;
; 46.863 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.060     ; 15.576     ;
; 46.863 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.129      ; 15.765     ;
; 46.865 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.753     ;
; 46.871 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.113      ; 15.741     ;
; 46.875 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.116      ; 15.740     ;
; 46.876 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.122      ; 15.745     ;
; 46.878 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.121      ; 15.742     ;
; 46.880 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.738     ;
; 46.883 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.059     ; 15.557     ;
; 46.887 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 15.550     ;
; 46.890 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.116      ; 15.725     ;
; 46.897 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.065     ; 15.537     ;
; 46.898 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.122      ; 15.723     ;
; 46.900 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.126      ; 15.725     ;
; 46.902 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.136      ; 15.733     ;
; 46.902 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.716     ;
; 46.912 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.116      ; 15.703     ;
; 46.920 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.127      ; 15.706     ;
; 46.924 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.124      ; 15.699     ;
; 46.925 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.137      ; 15.711     ;
; 46.928 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.134      ; 15.705     ;
; 46.934 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.121      ; 15.686     ;
; 46.949 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.133      ; 15.683     ;
; 46.958 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.115      ; 15.656     ;
; 46.967 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.113      ; 15.645     ;
; 46.970 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.132      ; 15.661     ;
; 46.991 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.137      ; 15.645     ;
; 46.994 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a30~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.118      ; 15.623     ;
; 46.995 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.126      ; 15.630     ;
; 46.998 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.144      ; 15.645     ;
; 47.013 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a28~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.110      ; 15.596     ;
; 47.015 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.138      ; 15.622     ;
; 47.015 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.127      ; 15.611     ;
; 47.019 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.124      ; 15.604     ;
; 47.022 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a15~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.108      ; 15.585     ;
; 47.023 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.595     ;
; 47.028 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.124      ; 15.595     ;
; 47.029 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.121      ; 15.591     ;
; 47.035 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a16~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.137      ; 15.601     ;
; 47.036 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a10~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.122      ; 15.585     ;
; 47.043 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a23~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.129      ; 15.585     ;
; 47.048 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.124      ; 15.575     ;
; 47.057 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.132      ; 15.574     ;
; 47.059 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.063     ; 15.377     ;
; 47.060 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a7~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.123      ; 15.562     ;
; 47.068 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[1]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.116      ; 15.547     ;
; 47.068 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.125      ; 15.556     ;
; 47.072 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.546     ;
; 47.072 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a22~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.122      ; 15.549     ;
; 47.082 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[2]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a20~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.536     ;
; 47.087 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.531     ;
; 47.094 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a2~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.062     ; 15.343     ;
; 47.094 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.124      ; 15.529     ;
; 47.098 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.122      ; 15.523     ;
; 47.109 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.119      ; 15.509     ;
; 47.109 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.139      ; 15.529     ;
; 47.110 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a24~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.122      ; 15.511     ;
; 47.117 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.125      ; 15.507     ;
; 47.120 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.122      ; 15.501     ;
; 47.122 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a0~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.137      ; 15.514     ;
; 47.130 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.134      ; 15.503     ;
; 47.131 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a14~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.124      ; 15.492     ;
; 47.132 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a19~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.140      ; 15.507     ;
; 47.135 ; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_94j1:auto_generated|ram_block1a0~porta_we_reg ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a17~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.053     ; 15.311     ;
; 47.135 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                                        ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a3~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.137      ; 15.501     ;
; 47.141 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a31~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.115      ; 15.473     ;
; 47.150 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a26~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.135      ; 15.484     ;
; 47.152 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a21~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.134      ; 15.481     ;
; 47.153 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_type[0]                                             ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a12~porta_address_reg0 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.117      ; 15.463     ;
; 47.153 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[7]                                               ; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ram_block1a6~porta_address_reg0  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; 0.136      ; 15.482     ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IDLE                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; omsp_timerA:timerA_0|cap2_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; omsp_timerA:timerA_0|tacctl2[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; omsp_timerA:timerA_0|tacctl1[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; omsp_timerA:timerA_0|cap1_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[1]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[4]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[5]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[0]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[2]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[3]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; openMSP430:openmsp430_0|omsp_sfr:sfr_0|wdtie                                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|signal_debounced     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; omsp_timerA:timerA_0|cci2_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[1]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[2]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci2                                                                                               ; omsp_timerA:timerA_0|scci2                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; omsp_timerA:timerA_0|scci1                                                                                               ; omsp_timerA:timerA_0|scci1                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dst_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_dext_rdy                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; omsp_timerA:timerA_0|tacctl0[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; omsp_timerA:timerA_0|cap0_taken                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; omsp_timerA:timerA_0|clk_div[1]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|scci0                                                                                               ; omsp_timerA:timerA_0|scci0                                                                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_src_wr                                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|signal_debounced      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|cci1_evt_s                                                                                          ; omsp_timerA:timerA_0|cci1_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; omsp_timerA:timerA_0|tacctl0[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; lfxt_clk_cnt[0]                                                                                                          ; lfxt_clk_cnt[0]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[1]                                                                                                       ; reset_dly_chain[0]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[2]                                                                                                       ; reset_dly_chain[1]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; reset_dly_chain[3]                                                                                                       ; reset_dly_chain[2]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0]                  ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1]                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                              ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                                                       ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; omsp_timerA:timerA_0|tacctl1[13]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; reset_dly_chain[4]                                                                                                       ; reset_dly_chain[3]                                                                                                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; omsp_timerA:timerA_0|tacctl2[12]                                                                                         ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|debounce_counter[18] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[1]                                                    ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[2]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1|debounce_counter[18]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.200 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|smclk_div[0]                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                                  ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_EXT2                                                          ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_DEC                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; lfxt_clk_cnt[8]                                                                                                          ; lfxt_clk_cnt[8]                                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; omsp_timerA:timerA_0|tar[6]                                                                                              ; omsp_timerA:timerA_0|taccr1[6]                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; omsp_timerA:timerA_0|tar[7]                                                                                              ; omsp_timerA:timerA_0|taccr1[7]                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                                                        ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                                                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]                       ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_FETCH                                                     ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state.I_IRQ_DONE                                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; omsp_timerA:timerA_0|clk_div[0]                                                                                          ; omsp_timerA:timerA_0|clk_div[2]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.215 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[4]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_div[0]                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.217 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[5]                                                      ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|aclk_en                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.338      ;
; 0.220 ; omsp_timerA:timerA_0|tacctl1[4]                                                                                          ; omsp_timerA:timerA_0|tacctl1[0]                                                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.221 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                                  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.225 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                                  ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                                ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.230 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.251 ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                                             ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[2]                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.371      ;
; 0.252 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                               ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.255 ; omsp_timerA:timerA_0|cci0_evt_s                                                                                          ; omsp_timerA:timerA_0|cci0_sync                                                                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.261 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                             ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.381      ;
; 0.266 ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                                      ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                                      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[0]        ; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1|sync_stage[1]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[0]                                                          ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2|data_sync[1]                                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
+-------+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 59.761 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.058     ; 2.658      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|halt_flag                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[3]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_rd_dly                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[9]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.033     ; 2.669      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[4]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.032     ; 2.670      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[8]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[0]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.032     ; 2.670      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[12]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.033     ; 2.669      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[1]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.033     ; 2.669      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[13]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.033     ; 2.669      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[3]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.032     ; 2.670      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[15]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[14]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[7]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.033     ; 2.669      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[10]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.033     ; 2.669      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_startb                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[0]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|inc_step[1]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[2]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[3]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_ctl[1]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_IDLE                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.775 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.668      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.664      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[0]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[14]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[15]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[13]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[12]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[11]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[10]                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[9]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[8]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[7]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[6]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[5]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[4]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[3]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[2]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_addr[1]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[5]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.032     ; 2.669      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.032     ; 2.669      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[2]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.032     ; 2.669      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_stat[2]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.664      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_start                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.664      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_burst                                    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.663      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.664      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.664      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.664      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.664      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.037     ; 2.664      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[2]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[4]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[3]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.776 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.036     ; 2.664      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_rd_rdy                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.038     ; 2.662      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.032     ; 2.668      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.035     ; 2.665      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[6]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.036     ; 2.664      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.036     ; 2.664      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[5]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.036     ; 2.664      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[3]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.036     ; 2.664      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[10]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[15]                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[8]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[7]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
; 59.777 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_cnt[6]                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 62.500       ; -0.034     ; 2.666      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.489 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtifg                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|lfxt_clk_dly                                   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[1] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk|data_sync[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.489 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.827 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[8]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 0.827 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[7]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 0.827 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[6]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 0.827 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[5]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 0.827 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[4]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 0.827 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[3]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 0.827 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[2]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 0.827 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[1]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 0.827 ; reset_dly_chain[0]                                                                                   ; lfxt_clk_cnt[0]                                                                                         ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.946      ;
; 1.056 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.175      ;
; 1.056 ; reset_dly_chain[0]                                                                                   ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]    ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.175      ;
; 1.134 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.255      ;
; 1.134 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.255      ;
; 1.134 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.255      ;
; 1.134 ; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdt_reset                                           ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.255      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[9]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[7]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[6]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[5]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[8]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[4]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[0]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[11]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[5]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[10]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[14]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[9]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[15]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[7]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[4]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[12]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[14]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup[6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|fe_pmem_en_dly                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[13]                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[13]                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[9]                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[9]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[8]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[8]                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[6]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[6]                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[5]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[5]                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[2]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_so[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_alu[2]                                            ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[2]                                        ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|pc[0]                                                  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[0]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.947      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[9]   ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.941      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[9]  ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 1.941      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[15]                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[9]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[6]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.816 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_buf[7]                              ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.953      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.946      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.946      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.946      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|exec_jmp                                               ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.946      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[1]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.946      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[3]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[9]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[13]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[8]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[11]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[14]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[12]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[4]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[15]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[6]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[7]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[5]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[10]                                          ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[2]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[3]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[1]                                           ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[7]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[0]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[6]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[2]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[5]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
; 1.817 ; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as[4]                                             ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.947      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 122.050 ns




+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 35.080 ; 0.186 ; 57.979   ; 0.489   ; 9.416               ;
;  FPGA_CLK1_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; 35.080 ; 0.186 ; 57.979   ; 0.489   ; 30.949              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  FPGA_CLK1_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FPGA_CLK1_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TX       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 996      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; 996      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; FPGA_CLK1_50                                      ; FPGA_CLK1_50                                      ; Base      ; Constrained ;
; pll_0|altpll_component|auto_generated|pll1|clk[0] ; pll_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 15 06:57:48 2019
Info: Command: quartus_sta openMSP430_fpga -c openMSP430_fpga
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../scripts/design.sdc'
Warning (332174): Ignored filter at design.sdc(10): FPGA_CLK2_50 could not be matched with a port File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
Warning (332049): Ignored create_clock at design.sdc(10): Argument <targets> is an empty collection File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK2_50] File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 10
Warning (332174): Ignored filter at design.sdc(11): FPGA_CLK3_50 could not be matched with a port File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
Warning (332049): Ignored create_clock at design.sdc(11): Argument <targets> is an empty collection File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
    Info (332050): create_clock -period "50.0 MHz" [get_ports FPGA_CLK3_50] File: /home/hiram/git/de0_nano_msp430/altera_de0_nano/synthesis/altera/scripts/design.sdc Line: 11
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 8 -duty_cycle 50.00 -name {pll_0|altpll_component|auto_generated|pll1|clk[0]} {pll_0|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 35.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.080               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 57.979
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    57.979               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.898
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.898               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.747               0.000 FPGA_CLK1_50 
    Info (332119):    30.975               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 119.728 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 37.822
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.822               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 58.505
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    58.505               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.809               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.709               0.000 FPGA_CLK1_50 
    Info (332119):    30.949               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 120.278 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 46.540
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    46.540               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 59.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    59.761               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.489
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.489               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.416               0.000 FPGA_CLK1_50 
    Info (332119):    30.964               0.000 pll_0|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 122.050 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 843 megabytes
    Info: Processing ended: Fri Mar 15 06:57:54 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


