// Seed: 3854582594
module module_0;
  supply1 id_2 = 1;
  assign id_2 = id_1 ^ 1 - 1 ^ id_1 ^ 1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    output uwire id_2
);
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
macromodule module_3 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri id_7
);
  assign id_0 = id_7;
endmodule
module module_4 (
    input supply1 id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8,
    output tri0 id_9,
    input wire id_10,
    input wire id_11,
    input supply0 id_12,
    output tri id_13,
    input supply1 id_14,
    output tri0 id_15,
    output tri1 id_16
);
  assign id_9 = 1;
  module_3 modCall_1 (
      id_4,
      id_11,
      id_3,
      id_12,
      id_1,
      id_5,
      id_13,
      id_12
  );
  assign modCall_1.id_2 = 0;
  supply1 id_18 = id_10;
endmodule
