INFO: [VRFC 10-163] Analyzing VHDL file "U:/2nd year/Architecture/Assignment1s/assignment1_ver4/assignment1_ver4.srcs/sources_1/new/register_file_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file_tb'
