#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 29 09:58:24 2020
# Process ID: 35492
# Current directory: C:/Users/Jonathan/Desktop/fp3.5
# Command line: vivado.exe -mode batch -source ./setup_project.tcl
# Log file: C:/Users/Jonathan/Desktop/fp3.5/vivado.log
# Journal file: C:/Users/Jonathan/Desktop/fp3.5\vivado.jou
#-----------------------------------------------------------
source ./setup_project.tcl
# set outputdir ./Our_processor
# file mkdir $outputdir
# set files [glob -nocomplain "$outputdir/*"]
# if {[llength $files] != 0} {
#     puts "deleting contents of $outputdir"
#     file delete -force {*}[glob -directory $outputdir *]; # clear folder contents
# } else {
#     puts "$outputdir is empty"
# }
deleting contents of ./Our_processor
# create_project -part xc7a100tcsg324-1 Processor_top_level $outputdir
# add_files -fileset sim_1 ./processor_sim.vhd
# add_files [glob ./*.vhd memfile.dat]
# add_files -fileset constrs_1 ./Nexys4DDR_Master.xdc
# set_property top Processor_top_level [current_fileset]
# set_property top processor_sim [get_fileset sim_1]
# update_compile_order -fileset sources_1
CRITICAL WARNING: [filemgmt 20-742] The top module "Processor_top_level" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
# update_compile_order -fileset sim_1
# launch_simulation -simset sim_1 -mode behavioral
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj processor_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/Dpu_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Dpu_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/Flip_Flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Do_the_Flop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/Processor_top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Our_Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/alu_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/four_bit_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/generic_left_shift.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_left_shift'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/generic_two_input_multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generic_two_input_multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/instr_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instr_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/main_decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_decoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/processor_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pt_floppy'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register_file'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/val_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'extend'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jonathan/Desktop/fp3.5/processor_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processor_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim'
"xelab -wto 4e577bb2b7304e4da3bed97d16fd152c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_sim_behav xil_defaultlib.processor_sim -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4e577bb2b7304e4da3bed97d16fd152c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot processor_sim_behav xil_defaultlib.processor_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2551] failed to open VHDL file 'memfile.dat' in mode 'r' [C:/Users/Jonathan/Desktop/fp3.5/instr_mem.vhd:24]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jonathan/Desktop/fp3.5/Our_processor/Processor_top_level.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation -simset sim_1 -mode behavioral"
    (file "./setup_project.tcl" line 52)
INFO: [Common 17-206] Exiting Vivado at Wed Apr 29 09:58:35 2020...
