/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* E */
.set E__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set E__0__MASK, 0x08
.set E__0__PC, CYREG_PRT3_PC3
.set E__0__PORT, 3
.set E__0__SHIFT, 3
.set E__AG, CYREG_PRT3_AG
.set E__AMUX, CYREG_PRT3_AMUX
.set E__BIE, CYREG_PRT3_BIE
.set E__BIT_MASK, CYREG_PRT3_BIT_MASK
.set E__BYP, CYREG_PRT3_BYP
.set E__CTL, CYREG_PRT3_CTL
.set E__DM0, CYREG_PRT3_DM0
.set E__DM1, CYREG_PRT3_DM1
.set E__DM2, CYREG_PRT3_DM2
.set E__DR, CYREG_PRT3_DR
.set E__INP_DIS, CYREG_PRT3_INP_DIS
.set E__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set E__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set E__LCD_EN, CYREG_PRT3_LCD_EN
.set E__MASK, 0x08
.set E__PORT, 3
.set E__PRT, CYREG_PRT3_PRT
.set E__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set E__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set E__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set E__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set E__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set E__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set E__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set E__PS, CYREG_PRT3_PS
.set E__SHIFT, 3
.set E__SLW, CYREG_PRT3_SLW

/* D4 */
.set D4__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set D4__0__MASK, 0x10
.set D4__0__PC, CYREG_PRT3_PC4
.set D4__0__PORT, 3
.set D4__0__SHIFT, 4
.set D4__AG, CYREG_PRT3_AG
.set D4__AMUX, CYREG_PRT3_AMUX
.set D4__BIE, CYREG_PRT3_BIE
.set D4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set D4__BYP, CYREG_PRT3_BYP
.set D4__CTL, CYREG_PRT3_CTL
.set D4__DM0, CYREG_PRT3_DM0
.set D4__DM1, CYREG_PRT3_DM1
.set D4__DM2, CYREG_PRT3_DM2
.set D4__DR, CYREG_PRT3_DR
.set D4__INP_DIS, CYREG_PRT3_INP_DIS
.set D4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set D4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set D4__LCD_EN, CYREG_PRT3_LCD_EN
.set D4__MASK, 0x10
.set D4__PORT, 3
.set D4__PRT, CYREG_PRT3_PRT
.set D4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set D4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set D4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set D4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set D4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set D4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set D4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set D4__PS, CYREG_PRT3_PS
.set D4__SHIFT, 4
.set D4__SLW, CYREG_PRT3_SLW

/* D5 */
.set D5__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set D5__0__MASK, 0x20
.set D5__0__PC, CYREG_PRT3_PC5
.set D5__0__PORT, 3
.set D5__0__SHIFT, 5
.set D5__AG, CYREG_PRT3_AG
.set D5__AMUX, CYREG_PRT3_AMUX
.set D5__BIE, CYREG_PRT3_BIE
.set D5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set D5__BYP, CYREG_PRT3_BYP
.set D5__CTL, CYREG_PRT3_CTL
.set D5__DM0, CYREG_PRT3_DM0
.set D5__DM1, CYREG_PRT3_DM1
.set D5__DM2, CYREG_PRT3_DM2
.set D5__DR, CYREG_PRT3_DR
.set D5__INP_DIS, CYREG_PRT3_INP_DIS
.set D5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set D5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set D5__LCD_EN, CYREG_PRT3_LCD_EN
.set D5__MASK, 0x20
.set D5__PORT, 3
.set D5__PRT, CYREG_PRT3_PRT
.set D5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set D5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set D5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set D5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set D5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set D5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set D5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set D5__PS, CYREG_PRT3_PS
.set D5__SHIFT, 5
.set D5__SLW, CYREG_PRT3_SLW

/* D6 */
.set D6__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set D6__0__MASK, 0x40
.set D6__0__PC, CYREG_PRT3_PC6
.set D6__0__PORT, 3
.set D6__0__SHIFT, 6
.set D6__AG, CYREG_PRT3_AG
.set D6__AMUX, CYREG_PRT3_AMUX
.set D6__BIE, CYREG_PRT3_BIE
.set D6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set D6__BYP, CYREG_PRT3_BYP
.set D6__CTL, CYREG_PRT3_CTL
.set D6__DM0, CYREG_PRT3_DM0
.set D6__DM1, CYREG_PRT3_DM1
.set D6__DM2, CYREG_PRT3_DM2
.set D6__DR, CYREG_PRT3_DR
.set D6__INP_DIS, CYREG_PRT3_INP_DIS
.set D6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set D6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set D6__LCD_EN, CYREG_PRT3_LCD_EN
.set D6__MASK, 0x40
.set D6__PORT, 3
.set D6__PRT, CYREG_PRT3_PRT
.set D6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set D6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set D6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set D6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set D6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set D6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set D6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set D6__PS, CYREG_PRT3_PS
.set D6__SHIFT, 6
.set D6__SLW, CYREG_PRT3_SLW

/* D7 */
.set D7__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set D7__0__MASK, 0x80
.set D7__0__PC, CYREG_PRT3_PC7
.set D7__0__PORT, 3
.set D7__0__SHIFT, 7
.set D7__AG, CYREG_PRT3_AG
.set D7__AMUX, CYREG_PRT3_AMUX
.set D7__BIE, CYREG_PRT3_BIE
.set D7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set D7__BYP, CYREG_PRT3_BYP
.set D7__CTL, CYREG_PRT3_CTL
.set D7__DM0, CYREG_PRT3_DM0
.set D7__DM1, CYREG_PRT3_DM1
.set D7__DM2, CYREG_PRT3_DM2
.set D7__DR, CYREG_PRT3_DR
.set D7__INP_DIS, CYREG_PRT3_INP_DIS
.set D7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set D7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set D7__LCD_EN, CYREG_PRT3_LCD_EN
.set D7__MASK, 0x80
.set D7__PORT, 3
.set D7__PRT, CYREG_PRT3_PRT
.set D7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set D7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set D7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set D7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set D7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set D7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set D7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set D7__PS, CYREG_PRT3_PS
.set D7__SHIFT, 7
.set D7__SLW, CYREG_PRT3_SLW

/* RS */
.set RS__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set RS__0__MASK, 0x04
.set RS__0__PC, CYREG_PRT3_PC2
.set RS__0__PORT, 3
.set RS__0__SHIFT, 2
.set RS__AG, CYREG_PRT3_AG
.set RS__AMUX, CYREG_PRT3_AMUX
.set RS__BIE, CYREG_PRT3_BIE
.set RS__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RS__BYP, CYREG_PRT3_BYP
.set RS__CTL, CYREG_PRT3_CTL
.set RS__DM0, CYREG_PRT3_DM0
.set RS__DM1, CYREG_PRT3_DM1
.set RS__DM2, CYREG_PRT3_DM2
.set RS__DR, CYREG_PRT3_DR
.set RS__INP_DIS, CYREG_PRT3_INP_DIS
.set RS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RS__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RS__LCD_EN, CYREG_PRT3_LCD_EN
.set RS__MASK, 0x04
.set RS__PORT, 3
.set RS__PRT, CYREG_PRT3_PRT
.set RS__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RS__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RS__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RS__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RS__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RS__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RS__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RS__PS, CYREG_PRT3_PS
.set RS__SHIFT, 2
.set RS__SLW, CYREG_PRT3_SLW

/* LCD */
.set LCD_Sync_ctrl_reg__0__MASK, 0x01
.set LCD_Sync_ctrl_reg__0__POS, 0
.set LCD_Sync_ctrl_reg__1__MASK, 0x02
.set LCD_Sync_ctrl_reg__1__POS, 1
.set LCD_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set LCD_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LCD_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LCD_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set LCD_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set LCD_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LCD_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LCD_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set LCD_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set LCD_Sync_ctrl_reg__2__MASK, 0x04
.set LCD_Sync_ctrl_reg__2__POS, 2
.set LCD_Sync_ctrl_reg__3__MASK, 0x08
.set LCD_Sync_ctrl_reg__3__POS, 3
.set LCD_Sync_ctrl_reg__4__MASK, 0x10
.set LCD_Sync_ctrl_reg__4__POS, 4
.set LCD_Sync_ctrl_reg__5__MASK, 0x20
.set LCD_Sync_ctrl_reg__5__POS, 5
.set LCD_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set LCD_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set LCD_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LCD_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set LCD_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set LCD_Sync_ctrl_reg__MASK, 0x3F
.set LCD_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LCD_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set LCD_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* isr */
.set isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr__INTC_MASK, 0x10
.set isr__INTC_NUMBER, 4
.set isr__INTC_PRIOR_NUM, 7
.set isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Azul */
.set Azul__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Azul__0__MASK, 0x08
.set Azul__0__PC, CYREG_PRT12_PC3
.set Azul__0__PORT, 12
.set Azul__0__SHIFT, 3
.set Azul__AG, CYREG_PRT12_AG
.set Azul__BIE, CYREG_PRT12_BIE
.set Azul__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Azul__BYP, CYREG_PRT12_BYP
.set Azul__DM0, CYREG_PRT12_DM0
.set Azul__DM1, CYREG_PRT12_DM1
.set Azul__DM2, CYREG_PRT12_DM2
.set Azul__DR, CYREG_PRT12_DR
.set Azul__INP_DIS, CYREG_PRT12_INP_DIS
.set Azul__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Azul__MASK, 0x08
.set Azul__PORT, 12
.set Azul__PRT, CYREG_PRT12_PRT
.set Azul__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Azul__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Azul__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Azul__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Azul__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Azul__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Azul__PS, CYREG_PRT12_PS
.set Azul__SHIFT, 3
.set Azul__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Azul__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Azul__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Azul__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Azul__SLW, CYREG_PRT12_SLW

/* LEDS */
.set LEDS_Sync_ctrl_reg__0__MASK, 0x01
.set LEDS_Sync_ctrl_reg__0__POS, 0
.set LEDS_Sync_ctrl_reg__1__MASK, 0x02
.set LEDS_Sync_ctrl_reg__1__POS, 1
.set LEDS_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set LEDS_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set LEDS_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set LEDS_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set LEDS_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set LEDS_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set LEDS_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set LEDS_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set LEDS_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set LEDS_Sync_ctrl_reg__2__MASK, 0x04
.set LEDS_Sync_ctrl_reg__2__POS, 2
.set LEDS_Sync_ctrl_reg__3__MASK, 0x08
.set LEDS_Sync_ctrl_reg__3__POS, 3
.set LEDS_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set LEDS_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set LEDS_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set LEDS_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set LEDS_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set LEDS_Sync_ctrl_reg__MASK, 0x0F
.set LEDS_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set LEDS_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set LEDS_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* Rojo */
.set Rojo__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set Rojo__0__MASK, 0x20
.set Rojo__0__PC, CYREG_PRT12_PC5
.set Rojo__0__PORT, 12
.set Rojo__0__SHIFT, 5
.set Rojo__AG, CYREG_PRT12_AG
.set Rojo__BIE, CYREG_PRT12_BIE
.set Rojo__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rojo__BYP, CYREG_PRT12_BYP
.set Rojo__DM0, CYREG_PRT12_DM0
.set Rojo__DM1, CYREG_PRT12_DM1
.set Rojo__DM2, CYREG_PRT12_DM2
.set Rojo__DR, CYREG_PRT12_DR
.set Rojo__INP_DIS, CYREG_PRT12_INP_DIS
.set Rojo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rojo__MASK, 0x20
.set Rojo__PORT, 12
.set Rojo__PRT, CYREG_PRT12_PRT
.set Rojo__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rojo__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rojo__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rojo__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rojo__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rojo__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rojo__PS, CYREG_PRT12_PS
.set Rojo__SHIFT, 5
.set Rojo__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rojo__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rojo__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rojo__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rojo__SLW, CYREG_PRT12_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Rx_2 */
.set Rx_2__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Rx_2__0__MASK, 0x08
.set Rx_2__0__PC, CYREG_IO_PC_PRT15_PC3
.set Rx_2__0__PORT, 15
.set Rx_2__0__SHIFT, 3
.set Rx_2__AG, CYREG_PRT15_AG
.set Rx_2__AMUX, CYREG_PRT15_AMUX
.set Rx_2__BIE, CYREG_PRT15_BIE
.set Rx_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Rx_2__BYP, CYREG_PRT15_BYP
.set Rx_2__CTL, CYREG_PRT15_CTL
.set Rx_2__DM0, CYREG_PRT15_DM0
.set Rx_2__DM1, CYREG_PRT15_DM1
.set Rx_2__DM2, CYREG_PRT15_DM2
.set Rx_2__DR, CYREG_PRT15_DR
.set Rx_2__INP_DIS, CYREG_PRT15_INP_DIS
.set Rx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Rx_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Rx_2__LCD_EN, CYREG_PRT15_LCD_EN
.set Rx_2__MASK, 0x08
.set Rx_2__PORT, 15
.set Rx_2__PRT, CYREG_PRT15_PRT
.set Rx_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Rx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Rx_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Rx_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Rx_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Rx_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Rx_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Rx_2__PS, CYREG_PRT15_PS
.set Rx_2__SHIFT, 3
.set Rx_2__SLW, CYREG_PRT15_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* Tx_2 */
.set Tx_2__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Tx_2__0__MASK, 0x02
.set Tx_2__0__PC, CYREG_IO_PC_PRT15_PC1
.set Tx_2__0__PORT, 15
.set Tx_2__0__SHIFT, 1
.set Tx_2__AG, CYREG_PRT15_AG
.set Tx_2__AMUX, CYREG_PRT15_AMUX
.set Tx_2__BIE, CYREG_PRT15_BIE
.set Tx_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Tx_2__BYP, CYREG_PRT15_BYP
.set Tx_2__CTL, CYREG_PRT15_CTL
.set Tx_2__DM0, CYREG_PRT15_DM0
.set Tx_2__DM1, CYREG_PRT15_DM1
.set Tx_2__DM2, CYREG_PRT15_DM2
.set Tx_2__DR, CYREG_PRT15_DR
.set Tx_2__INP_DIS, CYREG_PRT15_INP_DIS
.set Tx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Tx_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Tx_2__LCD_EN, CYREG_PRT15_LCD_EN
.set Tx_2__MASK, 0x02
.set Tx_2__PORT, 15
.set Tx_2__PRT, CYREG_PRT15_PRT
.set Tx_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Tx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Tx_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Tx_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Tx_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Tx_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Tx_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Tx_2__PS, CYREG_PRT15_PS
.set Tx_2__SHIFT, 1
.set Tx_2__SLW, CYREG_PRT15_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02
.set UART_PC_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_PC_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_PC_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_PC_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_PC_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_PC_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_PC_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_PC_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_PC_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_PC_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_PC_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_PC_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_PC_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_PC_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set UART_PC_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set UART_PC_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_PC_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set UART_PC_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set UART_PC_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_PC_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_PC_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set UART_PC_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set UART_PC_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_PC_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_PC_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_PC_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set UART_PC_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_PC_BUART_sRX_RxSts__3__POS, 3
.set UART_PC_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_PC_BUART_sRX_RxSts__4__POS, 4
.set UART_PC_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_PC_BUART_sRX_RxSts__5__POS, 5
.set UART_PC_BUART_sRX_RxSts__MASK, 0x38
.set UART_PC_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set UART_PC_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_PC_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_PC_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_PC_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_PC_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_PC_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_PC_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_PC_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_PC_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_PC_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_PC_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_PC_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_PC_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_PC_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_PC_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_PC_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_PC_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_PC_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_PC_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_PC_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_PC_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_PC_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UART_PC_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_PC_BUART_sTX_TxSts__0__POS, 0
.set UART_PC_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_PC_BUART_sTX_TxSts__1__POS, 1
.set UART_PC_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_PC_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_PC_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_PC_BUART_sTX_TxSts__2__POS, 2
.set UART_PC_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_PC_BUART_sTX_TxSts__3__POS, 3
.set UART_PC_BUART_sTX_TxSts__MASK, 0x0F
.set UART_PC_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_PC_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_PC_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_PC_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_PC_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set UART_PC_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set UART_PC_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_PC_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_PC_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_PC_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_PC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_PC_IntClock__INDEX, 0x00
.set UART_PC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_PC_IntClock__PM_ACT_MSK, 0x01
.set UART_PC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_PC_IntClock__PM_STBY_MSK, 0x01
.set UART_PC_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_PC_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_PC_RXInternalInterrupt__INTC_MASK, 0x04
.set UART_PC_RXInternalInterrupt__INTC_NUMBER, 2
.set UART_PC_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_PC_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_PC_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_PC_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_PC_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_PC_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_PC_TXInternalInterrupt__INTC_MASK, 0x08
.set UART_PC_TXInternalInterrupt__INTC_NUMBER, 3
.set UART_PC_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_PC_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set UART_PC_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_PC_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x02
.set UART_TXInternalInterrupt__INTC_NUMBER, 1
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Verde */
.set Verde__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set Verde__0__MASK, 0x10
.set Verde__0__PC, CYREG_PRT12_PC4
.set Verde__0__PORT, 12
.set Verde__0__SHIFT, 4
.set Verde__AG, CYREG_PRT12_AG
.set Verde__BIE, CYREG_PRT12_BIE
.set Verde__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Verde__BYP, CYREG_PRT12_BYP
.set Verde__DM0, CYREG_PRT12_DM0
.set Verde__DM1, CYREG_PRT12_DM1
.set Verde__DM2, CYREG_PRT12_DM2
.set Verde__DR, CYREG_PRT12_DR
.set Verde__INP_DIS, CYREG_PRT12_INP_DIS
.set Verde__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Verde__MASK, 0x10
.set Verde__PORT, 12
.set Verde__PRT, CYREG_PRT12_PRT
.set Verde__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Verde__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Verde__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Verde__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Verde__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Verde__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Verde__PS, CYREG_PRT12_PS
.set Verde__SHIFT, 4
.set Verde__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Verde__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Verde__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Verde__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Verde__SLW, CYREG_PRT12_SLW

/* buzzer */
.set buzzer__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set buzzer__0__MASK, 0x01
.set buzzer__0__PC, CYREG_PRT2_PC0
.set buzzer__0__PORT, 2
.set buzzer__0__SHIFT, 0
.set buzzer__AG, CYREG_PRT2_AG
.set buzzer__AMUX, CYREG_PRT2_AMUX
.set buzzer__BIE, CYREG_PRT2_BIE
.set buzzer__BIT_MASK, CYREG_PRT2_BIT_MASK
.set buzzer__BYP, CYREG_PRT2_BYP
.set buzzer__CTL, CYREG_PRT2_CTL
.set buzzer__DM0, CYREG_PRT2_DM0
.set buzzer__DM1, CYREG_PRT2_DM1
.set buzzer__DM2, CYREG_PRT2_DM2
.set buzzer__DR, CYREG_PRT2_DR
.set buzzer__INP_DIS, CYREG_PRT2_INP_DIS
.set buzzer__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set buzzer__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set buzzer__LCD_EN, CYREG_PRT2_LCD_EN
.set buzzer__MASK, 0x01
.set buzzer__PORT, 2
.set buzzer__PRT, CYREG_PRT2_PRT
.set buzzer__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set buzzer__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set buzzer__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set buzzer__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set buzzer__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set buzzer__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set buzzer__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set buzzer__PS, CYREG_PRT2_PS
.set buzzer__SHIFT, 0
.set buzzer__SLW, CYREG_PRT2_SLW

/* Naranja */
.set Naranja__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Naranja__0__MASK, 0x02
.set Naranja__0__PC, CYREG_PRT2_PC1
.set Naranja__0__PORT, 2
.set Naranja__0__SHIFT, 1
.set Naranja__AG, CYREG_PRT2_AG
.set Naranja__AMUX, CYREG_PRT2_AMUX
.set Naranja__BIE, CYREG_PRT2_BIE
.set Naranja__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Naranja__BYP, CYREG_PRT2_BYP
.set Naranja__CTL, CYREG_PRT2_CTL
.set Naranja__DM0, CYREG_PRT2_DM0
.set Naranja__DM1, CYREG_PRT2_DM1
.set Naranja__DM2, CYREG_PRT2_DM2
.set Naranja__DR, CYREG_PRT2_DR
.set Naranja__INP_DIS, CYREG_PRT2_INP_DIS
.set Naranja__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Naranja__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Naranja__LCD_EN, CYREG_PRT2_LCD_EN
.set Naranja__MASK, 0x02
.set Naranja__PORT, 2
.set Naranja__PRT, CYREG_PRT2_PRT
.set Naranja__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Naranja__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Naranja__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Naranja__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Naranja__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Naranja__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Naranja__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Naranja__PS, CYREG_PRT2_PS
.set Naranja__SHIFT, 1
.set Naranja__SLW, CYREG_PRT2_SLW

/* INDICADORES */
.set INDICADORES_Sync_ctrl_reg__0__MASK, 0x01
.set INDICADORES_Sync_ctrl_reg__0__POS, 0
.set INDICADORES_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set INDICADORES_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set INDICADORES_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set INDICADORES_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set INDICADORES_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set INDICADORES_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set INDICADORES_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set INDICADORES_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set INDICADORES_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set INDICADORES_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set INDICADORES_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set INDICADORES_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set INDICADORES_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB04_CTL
.set INDICADORES_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set INDICADORES_Sync_ctrl_reg__MASK, 0x01
.set INDICADORES_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set INDICADORES_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set INDICADORES_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
