
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial
     Projeto_impl1.ngd -o Projeto_impl1_map.ncd -pr Projeto_impl1.prf -mp
     Projeto_impl1.mrp -lpf C:/Users/CauaS/programacao/EmbarTech/residencia_04_2
     025/modulo_II/Projeto_Final/fpga/Projeto/impl1/Projeto_impl1_synplify.lpf
     -lpf C:/Users/CauaS/programacao/EmbarTech/residencia_04_2025/modulo_II/Proj
     eto_Final/fpga/Arquivos/top.lpf -gui 
Target Vendor:  LATTICE
Target Device:  LFE5U-45FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.14.0.75.2
Mapped on:  10/21/25  15:04:32

Design Summary
--------------

   Number of registers:     23 out of 44457 (0%)
      PFU registers:           19 out of 43848 (0%)
      PIO registers:            4 out of   609 (1%)
   Number of SLICEs:        22 out of 21924 (0%)
      SLICEs as Logic/ROM:     22 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:          8 out of 21924 (0%)
   Number of LUT4s:         43 out of 43848 (0%)
      Number used as logic LUTs:         27
      Number used as distributed RAM:     0
      Number used as ripple logic:       16
      Number used as shift registers:     0
   Number of PIO sites used: 6 out of 203 (3%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0

                                    Page 1




Design:  top                                           Date:  10/21/25  15:04:32

Design Summary (cont)
---------------------
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net clk_c: 16 loads, 16 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net un1_R1_stable_0_sqmuxa_0_a2: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net R1_stable_0_sqmuxa: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net R1_stable3: 17 loads
     Net N_10_i: 16 loads
     Net N_13_li: 14 loads
     Net R1_stable_0_sqmuxa: 9 loads
     Net R1_stable: 5 loads
     Net R3_stable: 5 loads
     Net s_R3[1]: 4 loads
     Net count[0]: 3 loads
     Net s_R1[1]: 3 loads
     Net count[13]: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| C2                  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| S[1]                | OUTPUT    | LVCMOS33  | OUT        |
+---------------------+-----------+-----------+------------+
| S[0]                | OUTPUT    | LVCMOS33  | OUT        |
+---------------------+-----------+-----------+------------+
| R3                  | INPUT     | LVCMOS33  | IN         |
+---------------------+-----------+-----------+------------+
| R1                  | INPUT     | LVCMOS33  | IN         |

                                    Page 2




Design:  top                                           Date:  10/21/25  15:04:32

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal un2_count_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un2_count_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal un2_count_cry_13_0_COUT undriven or does not drive anything - clipped.
Block VCC was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 155 MB
        

































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights
     reserved.
