<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/casex_synth.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casex_synth.v</a>
time_elapsed: 0.096s
ram usage: 11068 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/casex_synth.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casex_synth.v:21</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/casex_synth.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/casex_synth.v:27</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/casex_synth.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/casex_synth.v:33</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/casex_synth.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/casex_synth.v:39</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/casex_synth.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casex_synth.v:12</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                             : ... In instance main
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/casex_synth.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/casex_synth.v:13</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                             : ... In instance main
%Warning-CASEX: <a href="../../../../third_party/tests/ivtest/ivltests/casex_synth.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casex_synth.v:10</a>: Suggest casez (with ?&#39;s) in place of casex (with X&#39;s)

</pre>
</body>