$comment
	File created using the following command:
		vcd file lab11part2.msim.vcd -direction
$end
$date
	Sun Oct 08 02:19:26 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module lab11part2_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 8 " data [7:0] $end
$var reg 1 # resetn $end
$var reg 1 $ run $end
$var wire 1 % found $end
$var wire 1 & mem_addr [4] $end
$var wire 1 ' mem_addr [3] $end
$var wire 1 ( mem_addr [2] $end
$var wire 1 ) mem_addr [1] $end
$var wire 1 * mem_addr [0] $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 Add0~2_combout $end
$var wire 1 3 Add0~9 $end
$var wire 1 4 Add0~12_combout $end
$var wire 1 5 Add0~13 $end
$var wire 1 6 Add0~16_combout $end
$var wire 1 7 Add0~4_combout $end
$var wire 1 8 Add0~5_combout $end
$var wire 1 9 max~2_combout $end
$var wire 1 : max~3_combout $end
$var wire 1 ; max~4_combout $end
$var wire 1 < max~5_combout $end
$var wire 1 = max~6_combout $end
$var wire 1 > max~7_combout $end
$var wire 1 ? Add0~18_combout $end
$var wire 1 @ Add0~19_combout $end
$var wire 1 A maxA[1]~0_combout $end
$var wire 1 B maxA[0]~1_combout $end
$var wire 1 C maxA[2]~2_combout $end
$var wire 1 D maxA[3]~3_combout $end
$var wire 1 E min[2]~feeder_combout $end
$var wire 1 F clk~combout $end
$var wire 1 G clk~clkctrl_outclk $end
$var wire 1 H ~GND~combout $end
$var wire 1 I resetn~combout $end
$var wire 1 J resetn~clkctrl_outclk $end
$var wire 1 K max[4]~10_combout $end
$var wire 1 L Add0~14_combout $end
$var wire 1 M Add0~15_combout $end
$var wire 1 N Add0~6_combout $end
$var wire 1 O Add0~7_combout $end
$var wire 1 P Add1~1_cout $end
$var wire 1 Q Add1~3 $end
$var wire 1 R Add1~5 $end
$var wire 1 S Add1~6_combout $end
$var wire 1 T midA[2]~2_combout $end
$var wire 1 U Add0~1_cout $end
$var wire 1 V Add0~3 $end
$var wire 1 W Add0~8_combout $end
$var wire 1 X Add0~10_combout $end
$var wire 1 Y Add0~11_combout $end
$var wire 1 Z Add1~4_combout $end
$var wire 1 [ midA[1]~1_combout $end
$var wire 1 \ midA[1]~_wirecell_combout $end
$var wire 1 ] midA[2]~_wirecell_combout $end
$var wire 1 ^ maxA[4]~4_combout $end
$var wire 1 _ max~8_combout $end
$var wire 1 ` max~9_combout $end
$var wire 1 a Add1~7 $end
$var wire 1 b Add1~8_combout $end
$var wire 1 c midA[3]~3_combout $end
$var wire 1 d midA[3]~_wirecell_combout $end
$var wire 1 e Add1~9 $end
$var wire 1 f Add1~10_combout $end
$var wire 1 g LessThan0~1_cout $end
$var wire 1 h LessThan0~3_cout $end
$var wire 1 i LessThan0~5_cout $end
$var wire 1 j LessThan0~7_cout $end
$var wire 1 k LessThan0~9_cout $end
$var wire 1 l LessThan0~11_cout $end
$var wire 1 m LessThan0~13_cout $end
$var wire 1 n LessThan0~14_combout $end
$var wire 1 o max~0_combout $end
$var wire 1 p max~1_combout $end
$var wire 1 q Add1~2_combout $end
$var wire 1 r midA[0]~0_combout $end
$var wire 1 s midA[0]~_wirecell_combout $end
$var wire 1 t LessThan1~1_cout $end
$var wire 1 u LessThan1~3_cout $end
$var wire 1 v LessThan1~5_cout $end
$var wire 1 w LessThan1~7_cout $end
$var wire 1 x LessThan1~9_cout $end
$var wire 1 y LessThan1~11_cout $end
$var wire 1 z LessThan1~13_cout $end
$var wire 1 { LessThan1~14_combout $end
$var wire 1 | y~0_combout $end
$var wire 1 } run~combout $end
$var wire 1 ~ y~regout $end
$var wire 1 !! found~0_combout $end
$var wire 1 "! found~reg0_regout $end
$var wire 1 #! mem_addr[0]~1_combout $end
$var wire 1 $! mem_addr[0]~0_combout $end
$var wire 1 %! mem_addr[0]~reg0_regout $end
$var wire 1 &! mem_addr[1]~2_combout $end
$var wire 1 '! mem_addr[1]~reg0_regout $end
$var wire 1 (! mem_addr[2]~3_combout $end
$var wire 1 )! mem_addr[2]~reg0_regout $end
$var wire 1 *! mem_addr[3]~4_combout $end
$var wire 1 +! mem_addr[3]~reg0_regout $end
$var wire 1 ,! mem_addr[4]~reg0feeder_combout $end
$var wire 1 -! mem_addr[4]~reg0_regout $end
$var wire 1 .! midA [4] $end
$var wire 1 /! midA [3] $end
$var wire 1 0! midA [2] $end
$var wire 1 1! midA [1] $end
$var wire 1 2! midA [0] $end
$var wire 1 3! mem|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 4! mem|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 5! mem|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 6! mem|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 7! mem|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 8! mem|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 9! mem|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 :! mem|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 ;! min [4] $end
$var wire 1 <! min [3] $end
$var wire 1 =! min [2] $end
$var wire 1 >! min [1] $end
$var wire 1 ?! min [0] $end
$var wire 1 @! minA [4] $end
$var wire 1 A! minA [3] $end
$var wire 1 B! minA [2] $end
$var wire 1 C! minA [1] $end
$var wire 1 D! minA [0] $end
$var wire 1 E! data~combout [7] $end
$var wire 1 F! data~combout [6] $end
$var wire 1 G! data~combout [5] $end
$var wire 1 H! data~combout [4] $end
$var wire 1 I! data~combout [3] $end
$var wire 1 J! data~combout [2] $end
$var wire 1 K! data~combout [1] $end
$var wire 1 L! data~combout [0] $end
$var wire 1 M! maxA [4] $end
$var wire 1 N! maxA [3] $end
$var wire 1 O! maxA [2] $end
$var wire 1 P! maxA [1] $end
$var wire 1 Q! maxA [0] $end
$var wire 1 R! max [4] $end
$var wire 1 S! max [3] $end
$var wire 1 T! max [2] $end
$var wire 1 U! max [1] $end
$var wire 1 V! max [0] $end
$var wire 1 W! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 X! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 Y! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 Z! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 [! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 \! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 ]! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 ^! mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b11111 "
1#
1$
0%
0*
0)
0(
0'
0&
x+
0,
1-
x.
1/
10
11
02
13
04
05
16
07
08
19
1:
1;
1<
1=
1>
1?
1@
0A
0B
0C
0D
0E
0F
0G
0H
1I
1J
0K
0L
0M
0N
0O
0P
1Q
0R
1S
0T
1U
0V
0W
0X
0Y
1Z
0[
1\
1]
0^
1_
1`
1a
0b
1c
1d
1e
1f
0g
1h
0i
1j
0k
1l
0m
0n
1o
1p
1q
0r
1s
1t
0u
1v
0w
1x
0y
1z
1{
0|
1}
0~
0!!
0"!
1#!
0$!
0%!
1&!
0'!
1(!
0)!
1*!
0+!
0,!
0-!
02!
01!
00!
0/!
0.!
0:!
09!
08!
07!
06!
05!
04!
03!
0?!
0>!
0=!
0<!
0;!
0D!
0C!
0B!
0A!
0@!
1L!
1K!
1J!
1I!
1H!
0G!
0F!
0E!
0Q!
0P!
0O!
0N!
0M!
0V!
0U!
0T!
0S!
0R!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
$end
#10000
1!
1F
1G
0+
#20000
0!
0F
0G
1+
#20001
1^!
1]!
1\!
1[!
1:!
19!
18!
17!
0t
1u
0v
1w
#30000
1!
1F
1G
0+
#40000
0#
0!
0I
0F
0G
0J
1+
#50000
1!
1F
1G
0+
1~
1|
1K
#60000
0!
0F
0G
1+
#70000
1!
1F
1G
0+
1U!
1.!
1/!
1@!
1;!
1R!
1S!
1T!
1V!
1,!
06
0*!
0d
15
14
0?
16
1L
0@
1?
1M
0e
1b
1@
0a
0S
0f
0c
1e
1T
1f
#80000
0!
0F
0G
1+
#80001
0[!
1Z!
07!
16!
0w
0x
1x
1y
0y
0z
1z
0{
1{
1$!
1!!
0|
0L
0$!
0!!
1|
1L
0M
1M
1a
1S
0a
0S
0b
0T
1b
1T
1c
0c
#90000
1!
1F
1G
0+
0/!
10!
1<!
1A!
1*!
1d
05
04
0(!
0]
03
1W
06
0L
15
14
1X
0?
0M
16
1L
1Y
0@
1a
1S
1?
1M
1R
0Z
1E
0e
0T
1@
0a
1[
0f
1e
1f
#100000
0!
0F
0G
1+
#100001
0\!
1[!
08!
17!
1v
1w
0w
0x
1x
1y
0y
0z
1z
0{
1{
1$!
1!!
0|
0X
0$!
0!!
1|
1X
0Y
1Y
0R
1Z
0E
1R
0Z
1E
0S
0[
1S
1[
1T
0T
#110000
1!
1F
1G
0+
11!
00!
1B!
1=!
0&!
0\
1V
12
1(!
1]
13
0W
03
1W
17
05
04
0X
15
14
1X
18
06
0L
0Y
16
1L
1Y
0Q
0q
0?
0M
0R
1Z
0E
1?
1M
1R
1E
1r
0@
1a
0[
1@
0a
0e
1e
0f
1f
#120000
0!
0F
0G
1+
#120001
0]!
1\!
09!
18!
0u
0v
1v
1w
0w
0x
1x
1y
0y
0z
1z
0{
1{
1$!
1!!
0|
07
0$!
0!!
1|
17
08
18
1Q
1q
0Q
0q
0Z
0r
1Z
1r
1[
0[
#130000
1!
1F
1G
0+
12!
01!
1C!
1>!
0#!
0s
0U
1N
1&!
1\
0V
02
1V
12
1O
13
0W
07
03
1W
17
1P
05
04
0X
08
15
14
1X
18
06
0L
0Y
16
1L
1Y
1q
0?
0M
0Z
0E
1?
1M
1Z
1E
0r
0@
0S
1[
1@
1S
0[
0b
1T
1b
0T
1c
0c
#140000
0!
0F
0G
1+
#140001
0^!
1]!
0:!
19!
1t
1u
0u
0v
1v
1w
0w
0x
1x
1y
0y
0z
1z
0{
1{
1$!
1!!
0|
0N
0$!
0!!
1|
1N
0O
1O
0P
1P
0q
1q
1r
0r
#150000
1!
1F
1G
0+
02!
1?!
1D!
1#!
1s
1U
0N
0V
02
0O
13
0W
07
0P
05
04
0X
08
0q
06
0L
0Y
1Q
1q
1r
0?
0M
0R
0E
0r
0@
1a
0e
0f
#160000
0!
0F
0G
1+
#160001
1^!
1:!
0t
1u
0v
1w
0x
1y
0z
0{
1$!
1!!
0|
1X
1N
1L
1?
17
1Y
1O
1M
1@
18
1R
0Z
1E
1P
0a
0S
1e
0b
0Q
0q
1S
1[
1q
1b
1T
1f
1c
1Z
1r
0T
0r
0c
0[
#170000
1!
1F
1G
0+
1-!
1+!
1)!
1'!
1%!
1"!
0~
0$!
0K
1&
1'
1(
1)
1*
1%
#180000
0!
0F
0G
1+
#190000
1!
1F
1G
0+
1~
1$!
1K
#200000
0!
0F
0G
1+
#210000
1!
1F
1G
0+
0~
0$!
0K
#220000
0!
0F
0G
1+
#230000
1!
1F
1G
0+
1~
1$!
1K
#240000
0!
0F
0G
1+
#250000
1!
1F
1G
0+
0~
0$!
0K
#260000
0!
0F
0G
1+
#270000
1!
1F
1G
0+
1~
1$!
1K
#280000
0!
0F
0G
1+
#290000
1!
1F
1G
0+
0~
0$!
0K
#300000
0!
0F
0G
1+
#310000
1!
1F
1G
0+
1~
1$!
1K
#320000
0!
0F
0G
1+
#330000
1!
1F
1G
0+
0~
0$!
0K
#340000
0!
0F
0G
1+
#350000
1!
1F
1G
0+
1~
1$!
1K
#360000
0!
0F
0G
1+
#370000
1!
1F
1G
0+
0~
0$!
0K
#380000
0!
0F
0G
1+
#390000
1!
1F
1G
0+
1~
1$!
1K
#400000
0!
0F
0G
1+
#410000
1!
1F
1G
0+
0~
0$!
0K
#420000
0!
0F
0G
1+
#430000
1!
1F
1G
0+
1~
1$!
1K
#440000
0!
0F
0G
1+
#450000
1!
1F
1G
0+
0~
0$!
0K
#460000
0!
0F
0G
1+
#470000
1!
1F
1G
0+
1~
1$!
1K
#480000
0!
0F
0G
1+
#490000
1!
1F
1G
0+
0~
0$!
0K
#500000
0!
0F
0G
1+
#510000
1!
1F
1G
0+
1~
1$!
1K
#520000
0!
0F
0G
1+
#530000
1!
1F
1G
0+
0~
0$!
0K
#540000
0!
0F
0G
1+
#550000
1!
1F
1G
0+
1~
1$!
1K
#560000
0!
0F
0G
1+
#570000
1!
1F
1G
0+
0~
0$!
0K
#580000
0!
0F
0G
1+
#590000
1!
1F
1G
0+
1~
1$!
1K
#600000
0!
0F
0G
1+
#610000
1!
1F
1G
0+
0~
0$!
0K
#620000
0!
0F
0G
1+
#630000
1!
1F
1G
0+
1~
1$!
1K
#640000
0!
0F
0G
1+
#650000
1!
1F
1G
0+
0~
0$!
0K
#660000
0!
0F
0G
1+
#670000
1!
1F
1G
0+
1~
1$!
1K
#680000
0!
0F
0G
1+
#690000
1!
1F
1G
0+
0~
0$!
0K
#700000
0!
0F
0G
1+
#710000
1!
1F
1G
0+
1~
1$!
1K
#720000
0!
0F
0G
1+
#730000
1!
1F
1G
0+
0~
0$!
0K
#740000
0!
0F
0G
1+
#750000
1!
1F
1G
0+
1~
1$!
1K
#760000
0!
0F
0G
1+
#770000
1!
1F
1G
0+
0~
0$!
0K
#780000
0!
0F
0G
1+
#790000
1!
1F
1G
0+
1~
1$!
1K
#800000
0!
0F
0G
1+
#810000
1!
1F
1G
0+
0~
0$!
0K
#820000
0!
0F
0G
1+
#830000
1!
1F
1G
0+
1~
1$!
1K
#840000
0!
0F
0G
1+
#850000
1!
1F
1G
0+
0~
0$!
0K
#860000
0!
0F
0G
1+
#870000
1!
1F
1G
0+
1~
1$!
1K
#880000
0!
0F
0G
1+
#890000
1!
1F
1G
0+
0~
0$!
0K
#900000
0!
0F
0G
1+
#910000
1!
1F
1G
0+
1~
1$!
1K
#920000
0!
0F
0G
1+
#930000
1!
1F
1G
0+
0~
0$!
0K
#940000
0!
0F
0G
1+
#950000
1!
1F
1G
0+
1~
1$!
1K
#960000
0!
0F
0G
1+
#970000
1!
1F
1G
0+
0~
0$!
0K
#980000
0!
0F
0G
1+
#990000
1!
1F
1G
0+
1~
1$!
1K
#1000000
