{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579451602795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579451602805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 16:33:22 2020 " "Processing started: Sun Jan 19 16:33:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579451602805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579451602805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579451602805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579451603581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579451603581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579451614658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579451614658 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579451614707 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_CAS_N " "Pin \"oDRAM_CAS_N\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 336 360 536 352 "oDRAM_CAS_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614722 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_CKE " "Pin \"oDRAM_CKE\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 352 360 536 368 "oDRAM_CKE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614723 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_CS_N " "Pin \"oDRAM_CS_N\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 368 360 536 384 "oDRAM_CS_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614723 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_RAS_N " "Pin \"oDRAM_RAS_N\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 416 360 536 432 "oDRAM_RAS_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614723 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_WE_N " "Pin \"oDRAM_WE_N\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 432 360 536 448 "oDRAM_WE_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614723 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_CLK " "Pin \"oDRAM_CLK\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 512 360 536 528 "oDRAM_CLK" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614723 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_A\[11..0\] " "Pin \"oDRAM_A\[11..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614724 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_BA\[1..0\] " "Pin \"oDRAM_BA\[1..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 320 352 536 336 "oDRAM_BA\[1..0\] " "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614724 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_DQM\[1..0\] " "Pin \"oDRAM_DQM\[1..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 456 344 536 472 "oDRAM_DQM\[1..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614724 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oLEDG\[7..0\] " "Pin \"oLEDG\[7..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 224 360 536 240 "oLEDG\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1579451614724 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "iCLK_50 " "Pin \"iCLK_50\" not connected" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 128 368 544 144 "iCLK_50" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1579451614724 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1579451615193 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1579451615193 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CAS_N GND " "Pin \"oDRAM_CAS_N\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 336 360 536 352 "oDRAM_CAS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CKE GND " "Pin \"oDRAM_CKE\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 352 360 536 368 "oDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CS_N GND " "Pin \"oDRAM_CS_N\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 368 360 536 384 "oDRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_RAS_N GND " "Pin \"oDRAM_RAS_N\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 416 360 536 432 "oDRAM_RAS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_WE_N GND " "Pin \"oDRAM_WE_N\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 432 360 536 448 "oDRAM_WE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CLK GND " "Pin \"oDRAM_CLK\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 512 360 536 528 "oDRAM_CLK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[11\] GND " "Pin \"oDRAM_A\[11\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[10\] GND " "Pin \"oDRAM_A\[10\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[9\] GND " "Pin \"oDRAM_A\[9\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[8\] GND " "Pin \"oDRAM_A\[8\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[7\] GND " "Pin \"oDRAM_A\[7\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[6\] GND " "Pin \"oDRAM_A\[6\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[5\] GND " "Pin \"oDRAM_A\[5\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[4\] GND " "Pin \"oDRAM_A\[4\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[3\] GND " "Pin \"oDRAM_A\[3\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[2\] GND " "Pin \"oDRAM_A\[2\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[1\] GND " "Pin \"oDRAM_A\[1\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[0\] GND " "Pin \"oDRAM_A\[0\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_BA\[1\] GND " "Pin \"oDRAM_BA\[1\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 320 352 536 336 "oDRAM_BA\[1..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_BA\[0\] GND " "Pin \"oDRAM_BA\[0\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 320 352 536 336 "oDRAM_BA\[1..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_DQM\[1\] GND " "Pin \"oDRAM_DQM\[1\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 456 344 536 472 "oDRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_DQM\[0\] GND " "Pin \"oDRAM_DQM\[0\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 456 344 536 472 "oDRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oDRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Pin \"oLEDG\[7\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 224 360 536 240 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oLEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Pin \"oLEDG\[6\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 224 360 536 240 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oLEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Pin \"oLEDG\[5\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 224 360 536 240 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oLEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Pin \"oLEDG\[4\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 224 360 536 240 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oLEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Pin \"oLEDG\[3\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 224 360 536 240 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oLEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Pin \"oLEDG\[2\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 224 360 536 240 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oLEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Pin \"oLEDG\[1\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 224 360 536 240 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oLEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Pin \"oLEDG\[0\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 224 360 536 240 "oLEDG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579451615249 "|hello_world|oLEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579451615249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579451615531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579451615531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iCLK_50 " "No output dependent on input pin \"iCLK_50\"" {  } { { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 128 368 544 144 "iCLK_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579451615722 "|hello_world|iCLK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1579451615722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579451615723 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579451615723 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1579451615723 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579451615723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579451615774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 16:33:35 2020 " "Processing ended: Sun Jan 19 16:33:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579451615774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579451615774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579451615774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579451615774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1579451617472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579451617477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 16:33:36 2020 " "Processing started: Sun Jan 19 16:33:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579451617477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1579451617477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1579451617477 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1579451617651 ""}
{ "Info" "0" "" "Project  = hello_world" {  } {  } 0 0 "Project  = hello_world" 0 0 "Fitter" 0 0 1579451617652 ""}
{ "Info" "0" "" "Revision = hello_world" {  } {  } 0 0 "Revision = hello_world" 0 0 "Fitter" 0 0 1579451617653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1579451617819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1579451617819 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello_world 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"hello_world\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1579451617832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579451617890 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1579451617890 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1579451618370 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1579451618473 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1579451618973 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1579451632697 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579451632761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1579451632796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579451632797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1579451632798 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1579451632798 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1579451632799 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1579451632799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1579451632800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1579451632800 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1579451632800 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM_A\[12\] " "Node \"oDRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1579451632855 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1579451632855 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579451632857 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1579451639846 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 9 altera_reserved_tck port " "Ignored filter at hw_dev_tutorial.sdc(9): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1579451639849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock hw_dev_tutorial.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at hw_dev_tutorial.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name altera_reserved_tck -period 100 \[get_ports altera_reserved_tck\] " "create_clock -name altera_reserved_tck -period 100 \[get_ports altera_reserved_tck\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451639849 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1579451639849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 11 altera_reserved_tck clock " "Ignored filter at hw_dev_tutorial.sdc(11): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1579451639849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups hw_dev_tutorial.sdc 11 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at hw_dev_tutorial.sdc(11): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks altera_reserved_tck\] " "set_clock_groups -exclusive -group \[get_clocks altera_reserved_tck\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451639850 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1579451639850 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 13 altera_reserved_tdi port " "Ignored filter at hw_dev_tutorial.sdc(13): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1579451639850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay hw_dev_tutorial.sdc 13 Argument <targets> is an empty collection " "Ignored set_input_delay at hw_dev_tutorial.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451639850 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1579451639850 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay hw_dev_tutorial.sdc 13 Argument -clock is not an object ID " "Ignored set_input_delay at hw_dev_tutorial.sdc(13): Argument -clock is not an object ID" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1579451639851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 15 altera_reserved_tms port " "Ignored filter at hw_dev_tutorial.sdc(15): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1579451639851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay hw_dev_tutorial.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at hw_dev_tutorial.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451639851 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1579451639851 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay hw_dev_tutorial.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at hw_dev_tutorial.sdc(15): Argument -clock is not an object ID" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1579451639851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 17 altera_reserved_tdo port " "Ignored filter at hw_dev_tutorial.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1579451639852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay hw_dev_tutorial.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at hw_dev_tutorial.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451639852 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1579451639852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay hw_dev_tutorial.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at hw_dev_tutorial.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1579451639852 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1579451639855 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1579451639855 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1579451639855 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1579451639856 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1579451639856 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     sopc_clk " "  20.000     sopc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1579451639856 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1579451639856 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1579451639866 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1579451639996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579451640674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1579451641043 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1579451641190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579451641190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1579451642205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1579451647382 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1579451647382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1579451647582 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1579451647582 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1579451647582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579451647587 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1579451650838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579451650883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579451651377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1579451651378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1579451651794 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1579451654584 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1579451654853 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program_files/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program_files/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1579451654872 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1579451654872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.fit.smsg " "Generated suppressed messages file C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1579451654975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6497 " "Peak virtual memory: 6497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579451655562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 16:34:15 2020 " "Processing ended: Sun Jan 19 16:34:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579451655562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579451655562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579451655562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1579451655562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1579451657037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579451657042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 16:34:16 2020 " "Processing started: Sun Jan 19 16:34:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579451657042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1579451657042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1579451657042 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1579451658023 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1579451666904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579451667387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 16:34:27 2020 " "Processing ended: Sun Jan 19 16:34:27 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579451667387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579451667387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579451667387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1579451667387 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1579451668189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1579451669013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579451669018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 19 16:34:28 2020 " "Processing started: Sun Jan 19 16:34:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579451669018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1579451669018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1579451669018 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1579451669232 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1579451670244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1579451670245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579451670293 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1579451670293 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1579451670909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 9 altera_reserved_tck port " "Ignored filter at hw_dev_tutorial.sdc(9): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock hw_dev_tutorial.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at hw_dev_tutorial.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name altera_reserved_tck -period 100 \[get_ports altera_reserved_tck\] " "create_clock -name altera_reserved_tck -period 100 \[get_ports altera_reserved_tck\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451670913 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 11 altera_reserved_tck clock " "Ignored filter at hw_dev_tutorial.sdc(11): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups hw_dev_tutorial.sdc 11 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at hw_dev_tutorial.sdc(11): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \[get_clocks altera_reserved_tck\] " "set_clock_groups -exclusive -group \[get_clocks altera_reserved_tck\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451670914 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 13 altera_reserved_tdi port " "Ignored filter at hw_dev_tutorial.sdc(13): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay hw_dev_tutorial.sdc 13 Argument <targets> is an empty collection " "Ignored set_input_delay at hw_dev_tutorial.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451670915 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay hw_dev_tutorial.sdc 13 Argument -clock is not an object ID " "Ignored set_input_delay at hw_dev_tutorial.sdc(13): Argument -clock is not an object ID" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 15 altera_reserved_tms port " "Ignored filter at hw_dev_tutorial.sdc(15): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay hw_dev_tutorial.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at hw_dev_tutorial.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451670915 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay hw_dev_tutorial.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at hw_dev_tutorial.sdc(15): Argument -clock is not an object ID" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hw_dev_tutorial.sdc 17 altera_reserved_tdo port " "Ignored filter at hw_dev_tutorial.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay hw_dev_tutorial.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at hw_dev_tutorial.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 20 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1579451670916 ""}  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay hw_dev_tutorial.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at hw_dev_tutorial.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" "" { Text "C:/Users/Omar/Downloads/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hw_dev_tutorial.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1579451670917 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1579451670924 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1579451670924 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1579451670926 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1579451670942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451670944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451670969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451670975 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451670983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451670990 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451670999 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1579451671009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1579451671046 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1579451671737 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1579451671796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451671797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451671812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451671820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451671837 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451671843 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451671850 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1579451671857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1579451672008 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1579451672615 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1579451672673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672710 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1579451672718 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1579451672864 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672880 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1579451672908 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1579451674733 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1579451674733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5108 " "Peak virtual memory: 5108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579451674831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 16:34:34 2020 " "Processing ended: Sun Jan 19 16:34:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579451674831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579451674831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579451674831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1579451674831 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1579451675609 ""}
