--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 55591 paths analyzed, 339 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.459ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X26Y22.F2), 5075 paths
--------------------------------------------------------------------------------
Slack (setup path):     27.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/bar_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.441ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.025 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/bar_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.XQ      Tcko                  0.515   graph_unit/bar_y_reg<3>
                                                       graph_unit/bar_y_reg_3
    SLICE_X20Y34.G2      net (fanout=9)        1.848   graph_unit/bar_y_reg<3>
    SLICE_X20Y34.Y       Tilo                  0.660   graph_unit/bar_y_reg_not00017
                                                       graph_unit/Madd_bar_y_b_addsub0000_xor<9>121
    SLICE_X23Y34.G3      net (fanout=3)        0.420   graph_unit/N18
    SLICE_X23Y34.COUT    Topcyg                0.871   graph_unit/bar_y_b<6>
                                                       graph_unit/Msub_bar_y_b_lut<7>
                                                       graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.Y       Tciny                 0.756   graph_unit/bar_y_b<8>
                                                       graph_unit/Msub_bar_y_b_cy<8>
                                                       graph_unit/Msub_bar_y_b_xor<9>
    SLICE_X27Y40.G2      net (fanout=3)        0.896   graph_unit/bar_y_b<9>
    SLICE_X27Y40.COUT    Topcyg                0.871   graph_unit/bar_on_cmp_le0003
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_cy<9>
    SLICE_X25Y22.G2      net (fanout=3)        1.446   graph_unit/bar_on_cmp_le0003
    SLICE_X25Y22.Y       Tilo                  0.612   rgb_next<0>201
                                                       graph_unit/bar_on_and000039
    SLICE_X26Y23.F3      net (fanout=5)        0.400   graph_unit/bar_on
    SLICE_X26Y23.X       Tilo                  0.660   graph_on
                                                       graph_unit/graph_on1
    SLICE_X28Y22.G4      net (fanout=3)        0.362   graph_on
    SLICE_X28Y22.X       Tif5x                 1.000   N132
                                                       rgb_next<0>237_SW1_F
                                                       rgb_next<0>237_SW1
    SLICE_X26Y22.F2      net (fanout=1)        0.348   N132
    SLICE_X26Y22.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>264
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.441ns (6.721ns logic, 5.720ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/bar_y_reg_5 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.435ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.025 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/bar_y_reg_5 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.XQ      Tcko                  0.515   graph_unit/bar_y_reg<5>
                                                       graph_unit/bar_y_reg_5
    SLICE_X20Y34.G1      net (fanout=7)        1.842   graph_unit/bar_y_reg<5>
    SLICE_X20Y34.Y       Tilo                  0.660   graph_unit/bar_y_reg_not00017
                                                       graph_unit/Madd_bar_y_b_addsub0000_xor<9>121
    SLICE_X23Y34.G3      net (fanout=3)        0.420   graph_unit/N18
    SLICE_X23Y34.COUT    Topcyg                0.871   graph_unit/bar_y_b<6>
                                                       graph_unit/Msub_bar_y_b_lut<7>
                                                       graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.Y       Tciny                 0.756   graph_unit/bar_y_b<8>
                                                       graph_unit/Msub_bar_y_b_cy<8>
                                                       graph_unit/Msub_bar_y_b_xor<9>
    SLICE_X27Y40.G2      net (fanout=3)        0.896   graph_unit/bar_y_b<9>
    SLICE_X27Y40.COUT    Topcyg                0.871   graph_unit/bar_on_cmp_le0003
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_cy<9>
    SLICE_X25Y22.G2      net (fanout=3)        1.446   graph_unit/bar_on_cmp_le0003
    SLICE_X25Y22.Y       Tilo                  0.612   rgb_next<0>201
                                                       graph_unit/bar_on_and000039
    SLICE_X26Y23.F3      net (fanout=5)        0.400   graph_unit/bar_on
    SLICE_X26Y23.X       Tilo                  0.660   graph_on
                                                       graph_unit/graph_on1
    SLICE_X28Y22.G4      net (fanout=3)        0.362   graph_on
    SLICE_X28Y22.X       Tif5x                 1.000   N132
                                                       rgb_next<0>237_SW1_F
                                                       rgb_next<0>237_SW1
    SLICE_X26Y22.F2      net (fanout=1)        0.348   N132
    SLICE_X26Y22.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>264
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.435ns (6.721ns logic, 5.714ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/bar_y_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      12.385ns (Levels of Logic = 8)
  Clock Path Skew:      -0.018ns (0.025 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/bar_y_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.XQ      Tcko                  0.515   graph_unit/bar_y_reg<3>
                                                       graph_unit/bar_y_reg_3
    SLICE_X20Y34.G2      net (fanout=9)        1.848   graph_unit/bar_y_reg<3>
    SLICE_X20Y34.Y       Tilo                  0.660   graph_unit/bar_y_reg_not00017
                                                       graph_unit/Madd_bar_y_b_addsub0000_xor<9>121
    SLICE_X23Y34.G3      net (fanout=3)        0.420   graph_unit/N18
    SLICE_X23Y34.COUT    Topcyg                0.871   graph_unit/bar_y_b<6>
                                                       graph_unit/Msub_bar_y_b_lut<7>
                                                       graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.Y       Tciny                 0.756   graph_unit/bar_y_b<8>
                                                       graph_unit/Msub_bar_y_b_cy<8>
                                                       graph_unit/Msub_bar_y_b_xor<9>
    SLICE_X27Y40.G2      net (fanout=3)        0.896   graph_unit/bar_y_b<9>
    SLICE_X27Y40.COUT    Topcyg                0.871   graph_unit/bar_on_cmp_le0003
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_cy<9>
    SLICE_X25Y22.G2      net (fanout=3)        1.446   graph_unit/bar_on_cmp_le0003
    SLICE_X25Y22.Y       Tilo                  0.612   rgb_next<0>201
                                                       graph_unit/bar_on_and000039
    SLICE_X26Y23.F3      net (fanout=5)        0.400   graph_unit/bar_on
    SLICE_X26Y23.X       Tilo                  0.660   graph_on
                                                       graph_unit/graph_on1
    SLICE_X28Y22.F4      net (fanout=3)        0.306   graph_on
    SLICE_X28Y22.X       Tif5x                 1.000   N132
                                                       rgb_next<0>237_SW1_G
                                                       rgb_next<0>237_SW1
    SLICE_X26Y22.F2      net (fanout=1)        0.348   N132
    SLICE_X26Y22.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>264
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.385ns (6.721ns logic, 5.664ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X26Y22.F1), 871 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.984ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.025 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X11Y1.F1       net (fanout=36)       2.095   vga_sync_unit/v_count_reg<1>
    SLICE_X11Y1.X        Tilo                  0.612   N86
                                                       graph_unit/Mmux_Player1_rom_bit19113_SW0
    SLICE_X12Y0.F1       net (fanout=1)        0.640   N86
    SLICE_X12Y0.X        Tilo                  0.660   N84
                                                       graph_unit/Mmux_Player1_rom_bit19138_SW0
    SLICE_X24Y1.F1       net (fanout=1)        0.757   N84
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mmux_Player1_rom_bit19138
                                                       graph_unit/Mmux_Player1_rom_bit19138
    SLICE_X24Y0.F2       net (fanout=1)        0.063   graph_unit/Mmux_Player1_rom_bit19138
    SLICE_X24Y0.X        Tif5x                 1.000   graph_unit/Player1_rom_bit<1>
                                                       graph_unit/Mmux_Player1_rom_bit19329_G
                                                       graph_unit/Mmux_Player1_rom_bit19329
    SLICE_X20Y11.G4      net (fanout=4)        0.893   graph_unit/Player1_rom_bit<1>
    SLICE_X20Y11.Y       Tilo                  0.660   text_unit/char_addr_s_cmp_eq0001
                                                       rgb_next<0>151
    SLICE_X21Y10.F2      net (fanout=1)        0.088   rgb_next<0>151
    SLICE_X21Y10.X       Tilo                  0.612   N147
                                                       rgb_next<0>201_SW0
    SLICE_X25Y22.F2      net (fanout=1)        0.649   N147
    SLICE_X25Y22.X       Tilo                  0.612   rgb_next<0>201
                                                       rgb_next<0>201
    SLICE_X26Y22.F1      net (fanout=1)        0.640   rgb_next<0>201
    SLICE_X26Y22.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>264
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.984ns (6.159ns logic, 5.825ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.983ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.025 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X11Y1.F1       net (fanout=36)       2.095   vga_sync_unit/v_count_reg<1>
    SLICE_X11Y1.X        Tilo                  0.612   N86
                                                       graph_unit/Mmux_Player1_rom_bit19113_SW0
    SLICE_X12Y0.F1       net (fanout=1)        0.640   N86
    SLICE_X12Y0.X        Tilo                  0.660   N84
                                                       graph_unit/Mmux_Player1_rom_bit19138_SW0
    SLICE_X24Y1.F1       net (fanout=1)        0.757   N84
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mmux_Player1_rom_bit19138
                                                       graph_unit/Mmux_Player1_rom_bit19138
    SLICE_X24Y0.F2       net (fanout=1)        0.063   graph_unit/Mmux_Player1_rom_bit19138
    SLICE_X24Y0.X        Tif5x                 1.000   graph_unit/Player1_rom_bit<1>
                                                       graph_unit/Mmux_Player1_rom_bit19329_G
                                                       graph_unit/Mmux_Player1_rom_bit19329
    SLICE_X20Y10.BX      net (fanout=4)        0.921   graph_unit/Player1_rom_bit<1>
    SLICE_X20Y10.X       Tbxx                  0.699   N82
                                                       rgb_next<0>187_SW0
    SLICE_X21Y10.F4      net (fanout=1)        0.020   N82
    SLICE_X21Y10.X       Tilo                  0.612   N147
                                                       rgb_next<0>201_SW0
    SLICE_X25Y22.F2      net (fanout=1)        0.649   N147
    SLICE_X25Y22.X       Tilo                  0.612   rgb_next<0>201
                                                       rgb_next<0>201
    SLICE_X26Y22.F1      net (fanout=1)        0.640   rgb_next<0>201
    SLICE_X26Y22.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>264
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.983ns (6.198ns logic, 5.785ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_1 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.963ns (Levels of Logic = 8)
  Clock Path Skew:      -0.013ns (0.025 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_1 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<1>
                                                       vga_sync_unit/v_count_reg_1
    SLICE_X11Y1.F1       net (fanout=36)       2.095   vga_sync_unit/v_count_reg<1>
    SLICE_X11Y1.X        Tilo                  0.612   N86
                                                       graph_unit/Mmux_Player1_rom_bit19113_SW0
    SLICE_X12Y0.F1       net (fanout=1)        0.640   N86
    SLICE_X12Y0.X        Tilo                  0.660   N84
                                                       graph_unit/Mmux_Player1_rom_bit19138_SW0
    SLICE_X24Y1.F1       net (fanout=1)        0.757   N84
    SLICE_X24Y1.X        Tilo                  0.660   graph_unit/Mmux_Player1_rom_bit19138
                                                       graph_unit/Mmux_Player1_rom_bit19138
    SLICE_X24Y0.F2       net (fanout=1)        0.063   graph_unit/Mmux_Player1_rom_bit19138
    SLICE_X24Y0.X        Tif5x                 1.000   graph_unit/Player1_rom_bit<1>
                                                       graph_unit/Mmux_Player1_rom_bit19329_G
                                                       graph_unit/Mmux_Player1_rom_bit19329
    SLICE_X21Y10.G1      net (fanout=4)        0.988   graph_unit/Player1_rom_bit<1>
    SLICE_X21Y10.Y       Tilo                  0.612   N147
                                                       rgb_next<0>132
    SLICE_X21Y10.F3      net (fanout=1)        0.020   rgb_next<0>132/O
    SLICE_X21Y10.X       Tilo                  0.612   N147
                                                       rgb_next<0>201_SW0
    SLICE_X25Y22.F2      net (fanout=1)        0.649   N147
    SLICE_X25Y22.X       Tilo                  0.612   rgb_next<0>201
                                                       rgb_next<0>201
    SLICE_X26Y22.F1      net (fanout=1)        0.640   rgb_next<0>201
    SLICE_X26Y22.CLK     Tfck                  0.776   rgb_reg<0>
                                                       rgb_next<0>264
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     11.963ns (6.111ns logic, 5.852ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X29Y23.F4), 1364 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/bar_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.772ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.023 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/bar_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.XQ      Tcko                  0.515   graph_unit/bar_y_reg<3>
                                                       graph_unit/bar_y_reg_3
    SLICE_X20Y34.G2      net (fanout=9)        1.848   graph_unit/bar_y_reg<3>
    SLICE_X20Y34.Y       Tilo                  0.660   graph_unit/bar_y_reg_not00017
                                                       graph_unit/Madd_bar_y_b_addsub0000_xor<9>121
    SLICE_X23Y34.G3      net (fanout=3)        0.420   graph_unit/N18
    SLICE_X23Y34.COUT    Topcyg                0.871   graph_unit/bar_y_b<6>
                                                       graph_unit/Msub_bar_y_b_lut<7>
                                                       graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.Y       Tciny                 0.756   graph_unit/bar_y_b<8>
                                                       graph_unit/Msub_bar_y_b_cy<8>
                                                       graph_unit/Msub_bar_y_b_xor<9>
    SLICE_X27Y40.G2      net (fanout=3)        0.896   graph_unit/bar_y_b<9>
    SLICE_X27Y40.COUT    Topcyg                0.871   graph_unit/bar_on_cmp_le0003
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_cy<9>
    SLICE_X25Y22.G2      net (fanout=3)        1.446   graph_unit/bar_on_cmp_le0003
    SLICE_X25Y22.Y       Tilo                  0.612   rgb_next<0>201
                                                       graph_unit/bar_on_and000039
    SLICE_X26Y23.F3      net (fanout=5)        0.400   graph_unit/bar_on
    SLICE_X26Y23.X       Tilo                  0.660   graph_on
                                                       graph_unit/graph_on1
    SLICE_X29Y23.G1      net (fanout=3)        0.457   graph_on
    SLICE_X29Y23.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<1>9
    SLICE_X29Y23.F4      net (fanout=1)        0.020   rgb_next<1>9/O
    SLICE_X29Y23.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>107
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.772ns (6.285ns logic, 5.487ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/bar_y_reg_5 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.766ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.023 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/bar_y_reg_5 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.XQ      Tcko                  0.515   graph_unit/bar_y_reg<5>
                                                       graph_unit/bar_y_reg_5
    SLICE_X20Y34.G1      net (fanout=7)        1.842   graph_unit/bar_y_reg<5>
    SLICE_X20Y34.Y       Tilo                  0.660   graph_unit/bar_y_reg_not00017
                                                       graph_unit/Madd_bar_y_b_addsub0000_xor<9>121
    SLICE_X23Y34.G3      net (fanout=3)        0.420   graph_unit/N18
    SLICE_X23Y34.COUT    Topcyg                0.871   graph_unit/bar_y_b<6>
                                                       graph_unit/Msub_bar_y_b_lut<7>
                                                       graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.Y       Tciny                 0.756   graph_unit/bar_y_b<8>
                                                       graph_unit/Msub_bar_y_b_cy<8>
                                                       graph_unit/Msub_bar_y_b_xor<9>
    SLICE_X27Y40.G2      net (fanout=3)        0.896   graph_unit/bar_y_b<9>
    SLICE_X27Y40.COUT    Topcyg                0.871   graph_unit/bar_on_cmp_le0003
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_lut<9>
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_cy<9>
    SLICE_X25Y22.G2      net (fanout=3)        1.446   graph_unit/bar_on_cmp_le0003
    SLICE_X25Y22.Y       Tilo                  0.612   rgb_next<0>201
                                                       graph_unit/bar_on_and000039
    SLICE_X26Y23.F3      net (fanout=5)        0.400   graph_unit/bar_on
    SLICE_X26Y23.X       Tilo                  0.660   graph_on
                                                       graph_unit/graph_on1
    SLICE_X29Y23.G1      net (fanout=3)        0.457   graph_on
    SLICE_X29Y23.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<1>9
    SLICE_X29Y23.F4      net (fanout=1)        0.020   rgb_next<1>9/O
    SLICE_X29Y23.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>107
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.766ns (6.285ns logic, 5.481ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/bar_y_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.674ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.023 - 0.043)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/bar_y_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y35.XQ      Tcko                  0.515   graph_unit/bar_y_reg<3>
                                                       graph_unit/bar_y_reg_3
    SLICE_X20Y34.G2      net (fanout=9)        1.848   graph_unit/bar_y_reg<3>
    SLICE_X20Y34.Y       Tilo                  0.660   graph_unit/bar_y_reg_not00017
                                                       graph_unit/Madd_bar_y_b_addsub0000_xor<9>121
    SLICE_X23Y34.G3      net (fanout=3)        0.420   graph_unit/N18
    SLICE_X23Y34.COUT    Topcyg                0.871   graph_unit/bar_y_b<6>
                                                       graph_unit/Msub_bar_y_b_lut<7>
                                                       graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.CIN     net (fanout=1)        0.000   graph_unit/Msub_bar_y_b_cy<7>
    SLICE_X23Y35.Y       Tciny                 0.756   graph_unit/bar_y_b<8>
                                                       graph_unit/Msub_bar_y_b_cy<8>
                                                       graph_unit/Msub_bar_y_b_xor<9>
    SLICE_X27Y40.G2      net (fanout=3)        0.896   graph_unit/bar_y_b<9>
    SLICE_X27Y40.COUT    Topcyg                0.773   graph_unit/bar_on_cmp_le0003
                                                       graph_unit/Mcompar_bar_on_cmp_le0003_cy<9>
    SLICE_X25Y22.G2      net (fanout=3)        1.446   graph_unit/bar_on_cmp_le0003
    SLICE_X25Y22.Y       Tilo                  0.612   rgb_next<0>201
                                                       graph_unit/bar_on_and000039
    SLICE_X26Y23.F3      net (fanout=5)        0.400   graph_unit/bar_on
    SLICE_X26Y23.X       Tilo                  0.660   graph_on
                                                       graph_unit/graph_on1
    SLICE_X29Y23.G1      net (fanout=3)        0.457   graph_on
    SLICE_X29Y23.Y       Tilo                  0.612   rgb_reg<1>
                                                       rgb_next<1>9
    SLICE_X29Y23.F4      net (fanout=1)        0.020   rgb_next<1>9/O
    SLICE_X29Y23.CLK     Tfck                  0.728   rgb_reg<1>
                                                       rgb_next<1>107
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.674ns (6.187ns logic, 5.487ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/mod2_reg (SLICE_X14Y19.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.066ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.454   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X14Y19.BY      net (fanout=18)       0.480   vga_sync_unit/mod2_reg
    SLICE_X14Y19.CLK     Tckdi       (-Th)    -0.132   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.066ns (0.586ns logic, 0.480ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/h_count_reg_3 (SLICE_X15Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/h_count_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/h_count_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.454   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X15Y20.CE      net (fanout=18)       0.577   vga_sync_unit/mod2_reg
    SLICE_X15Y20.CLK     Tckce       (-Th)    -0.071   vga_sync_unit/h_count_reg<3>
                                                       vga_sync_unit/h_count_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.525ns logic, 0.577ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/h_count_reg_2 (SLICE_X15Y20.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/h_count_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/h_count_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.454   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X15Y20.CE      net (fanout=18)       0.577   vga_sync_unit/mod2_reg
    SLICE_X15Y20.CLK     Tckce       (-Th)    -0.071   vga_sync_unit/h_count_reg<3>
                                                       vga_sync_unit/h_count_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.525ns logic, 0.577ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ball_reg<0>/SR
  Logical resource: ball_reg_0/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: ball_reg<0>/SR
  Logical resource: ball_reg_0/SR
  Location pin: SLICE_X24Y26.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: rgb_reg<0>/SR
  Logical resource: rgb_reg_0/SR
  Location pin: SLICE_X26Y22.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   12.459|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 55591 paths, 0 nets, and 2115 connections

Design statistics:
   Minimum period:  12.459ns{1}   (Maximum frequency:  80.263MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 15 09:57:55 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4505 MB



