// Seed: 1565962164
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_13 = id_5;
  wire id_16;
  always #id_17;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    output uwire id_4
    , id_10,
    output wor id_5,
    output uwire id_6,
    output wire id_7,
    output uwire id_8
);
  wire id_11;
  tri1 id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_11,
      id_10,
      id_10,
      id_11,
      id_11,
      id_10
  );
  always_latch @(id_1 or id_12);
  assign id_5 = id_12;
endmodule
