strict digraph "" {
	node [label="\N"];
	"685:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa020e34b50>",
		fillcolor=lightcyan,
		label="685:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"685:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34bd0>",
		fillcolor=cadetblue,
		label="685:BS
tx_data_st = rd_buf1[07:00];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"685:CA" -> "685:BS"	 [cond="[]",
		lineno=None];
	"683:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa020e34650>",
		fillcolor=lightcyan,
		label="683:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"683:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e346d0>",
		fillcolor=cadetblue,
		label="683:BS
tx_data_st = rd_buf0[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e346d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"683:CA" -> "683:BS"	 [cond="[]",
		lineno=None];
	"681:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa020e34110>",
		fillcolor=lightcyan,
		label="681:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"681:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34190>",
		fillcolor=cadetblue,
		label="681:BS
tx_data_st = rd_buf0[07:00];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34190>]",
		style=filled,
		typ=BlockingSubstitution];
	"681:CA" -> "681:BS"	 [cond="[]",
		lineno=None];
	"688:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa020e3e350>",
		fillcolor=lightcyan,
		label="688:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"688:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e3e3d0>",
		fillcolor=cadetblue,
		label="688:BS
tx_data_st = rd_buf1[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e3e3d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"688:CA" -> "688:BS"	 [cond="[]",
		lineno=None];
	"679:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fa020e2fd50>",
		clk_sens=False,
		fillcolor=gold,
		label="679:AL",
		sens="['adrb_next', 'rd_buf0', 'rd_buf1']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['adrb_next', 'rd_buf1', 'rd_buf0']"];
	"680:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fa020e2ff50>",
		fillcolor=linen,
		label="680:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"679:AL" -> "680:CS"	 [cond="[]",
		lineno=None];
	"686:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34e50>",
		fillcolor=cadetblue,
		label="686:BS
tx_data_st = rd_buf1[15:08];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_679:AL"	 [def_var="['tx_data_st']",
		label="Leaf_679:AL"];
	"686:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"688:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"682:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34450>",
		fillcolor=cadetblue,
		label="682:BS
tx_data_st = rd_buf0[15:08];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34450>]",
		style=filled,
		typ=BlockingSubstitution];
	"682:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"687:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e3e110>",
		fillcolor=cadetblue,
		label="687:BS
tx_data_st = rd_buf1[23:16];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e3e110>]",
		style=filled,
		typ=BlockingSubstitution];
	"687:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"684:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34950>",
		fillcolor=cadetblue,
		label="684:BS
tx_data_st = rd_buf0[31:24];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fa020e34950>]",
		style=filled,
		typ=BlockingSubstitution];
	"684:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"681:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"687:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa020e3e090>",
		fillcolor=lightcyan,
		label="687:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"687:CA" -> "687:BS"	 [cond="[]",
		lineno=None];
	"686:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa020e34dd0>",
		fillcolor=lightcyan,
		label="686:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"686:CA" -> "686:BS"	 [cond="[]",
		lineno=None];
	"682:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa020e343d0>",
		fillcolor=lightcyan,
		label="682:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"682:CA" -> "682:BS"	 [cond="[]",
		lineno=None];
	"684:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7fa020e348d0>",
		fillcolor=lightcyan,
		label="684:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"684:CA" -> "684:BS"	 [cond="[]",
		lineno=None];
	"680:CS" -> "685:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"680:CS" -> "683:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"680:CS" -> "681:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"680:CS" -> "688:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"680:CS" -> "687:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"680:CS" -> "686:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"680:CS" -> "682:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"680:CS" -> "684:CA"	 [cond="['adrb_next']",
		label="adrb_next[2:0]",
		lineno=680];
	"683:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
	"685:BS" -> "Leaf_679:AL"	 [cond="[]",
		lineno=None];
}
