#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029af190f310 .scope module, "TB" "TB" 2 557;
 .timescale 0 0;
v0000029af19ba9c0_0 .net "PC_inc", 0 0, v0000029af19ba420_0;  1 drivers
v0000029af19bb960_0 .net "State", 7 0, v0000029af19bb780_0;  1 drivers
v0000029af1a63910_0 .net "addr", 3 0, v0000029af19bad80_0;  1 drivers
v0000029af1a63870_0 .net "alu_en", 0 0, v0000029af19ba560_0;  1 drivers
v0000029af1a63cd0_0 .net "alu_mode", 2 0, v0000029af19ba600_0;  1 drivers
v0000029af1a64d10_0 .net "alu_out", 7 0, L_0000029af194f9b0;  1 drivers
v0000029af1a63d70_0 .net "alu_output_st", 0 0, v0000029af19ba740_0;  1 drivers
v0000029af1a639b0_0 .var "clk", 0 0;
v0000029af1a637d0_0 .net "flag_carry", 0 0, v0000029af19bae20_0;  1 drivers
v0000029af1a648b0_0 .net "flag_zero", 0 0, v0000029af19baa60_0;  1 drivers
v0000029af1a64770_0 .net "four_bit_bus", 3 0, v0000029af19bb820_0;  1 drivers
v0000029af1a64450_0 .net "imm", 0 0, v0000029af19bb000_0;  1 drivers
v0000029af1a64810_0 .net "immLD", 0 0, v0000029af19ba6a0_0;  1 drivers
v0000029af1a649f0_0 .net "instruction", 7 0, L_0000029af194fe10;  1 drivers
v0000029af1a652b0_0 .net "mov_inst", 0 0, v0000029af19ba880_0;  1 drivers
v0000029af1a64a90_0 .net "rb_e", 0 0, v0000029af19bba00_0;  1 drivers
v0000029af1a63a50_0 .net "rb_out", 7 0, L_0000029af1a64c70;  1 drivers
v0000029af1a63c30_0 .net "rb_rw", 0 0, v0000029af19baf60_0;  1 drivers
v0000029af1a64db0_0 .net "rb_sel", 1 0, v0000029af19ba240_0;  1 drivers
v0000029af1a65210_0 .net "read_write_memory", 0 0, v0000029af19bb3c0_0;  1 drivers
v0000029af1a65170_0 .net "temp", 7 0, L_0000029af1a64ef0;  1 drivers
v0000029af1a64b30_0 .net "temp_e", 0 0, v0000029af19ba1a0_0;  1 drivers
v0000029af1a63ff0_0 .net "temp_rw", 0 0, v0000029af19bbd20_0;  1 drivers
S_0000029af190f4a0 .scope module, "UUT_0" "registers" 2 589, 2 4 0, S_0000029af190f310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "temp";
    .port_info 1 /OUTPUT 8 "rb_out";
    .port_info 2 /INPUT 1 "temp_rw";
    .port_info 3 /INPUT 1 "temp_e";
    .port_info 4 /INPUT 2 "rb_sel";
    .port_info 5 /INPUT 1 "rb_e";
    .port_info 6 /INPUT 1 "rb_rw";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 8 "data_in";
    .port_info 9 /INPUT 1 "imm";
    .port_info 10 /INPUT 1 "immLD";
    .port_info 11 /INPUT 4 "four_bit_bus";
    .port_info 12 /INPUT 1 "alu_output_st";
    .port_info 13 /INPUT 1 "mov_inst";
    .port_info 14 /INPUT 1 "read_write_memory";
L_0000029af194f6a0 .functor NOT 1, v0000029af19bbd20_0, C4<0>, C4<0>, C4<0>;
L_0000029af1950040 .functor NOT 1, v0000029af19bbd20_0, C4<0>, C4<0>, C4<0>;
v0000029af198d3d0_0 .net *"_ivl_0", 0 0, L_0000029af194f6a0;  1 drivers
L_0000029af1a65818 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029af198ecd0_0 .net/2u *"_ivl_10", 7 0, L_0000029af1a65818;  1 drivers
v0000029af198d470_0 .net *"_ivl_2", 7 0, L_0000029af1a63af0;  1 drivers
L_0000029af1a657d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029af198e550_0 .net/2u *"_ivl_4", 7 0, L_0000029af1a657d0;  1 drivers
v0000029af198d330_0 .net *"_ivl_8", 0 0, L_0000029af1950040;  1 drivers
v0000029af198dfb0_0 .net "alu_output_st", 0 0, v0000029af19ba740_0;  alias, 1 drivers
v0000029af198e0f0_0 .net "clk", 0 0, v0000029af1a639b0_0;  1 drivers
v0000029af198e190_0 .net "data_in", 7 0, L_0000029af194f9b0;  alias, 1 drivers
v0000029af198e730_0 .var "din", 7 0;
v0000029af198e7d0_0 .net "dout", 7 0, L_0000029af194fda0;  1 drivers
v0000029af198e870_0 .net "four_bit_bus", 3 0, v0000029af19bb820_0;  alias, 1 drivers
v0000029af198e910_0 .net "imm", 0 0, v0000029af19bb000_0;  alias, 1 drivers
v0000029af198ec30_0 .net "immLD", 0 0, v0000029af19ba6a0_0;  alias, 1 drivers
v0000029af198e9b0_0 .net "mov_imm_val", 7 0, L_0000029af1a63b90;  1 drivers
v0000029af198ea50_0 .net "mov_inst", 0 0, v0000029af19ba880_0;  alias, 1 drivers
v0000029af198eaf0_0 .net "mov_temp", 1 0, L_0000029af1a64590;  1 drivers
v0000029af198eb90_0 .net "rb_e", 0 0, v0000029af19bba00_0;  alias, 1 drivers
v0000029af1977b30_0 .net "rb_out", 7 0, L_0000029af1a64c70;  alias, 1 drivers
v0000029af1977950_0 .net "rb_rw", 0 0, v0000029af19baf60_0;  alias, 1 drivers
v0000029af1977e50_0 .net "rb_sel", 1 0, v0000029af19ba240_0;  alias, 1 drivers
v0000029af19779f0_0 .net "read_write_memory", 0 0, v0000029af19bb3c0_0;  alias, 1 drivers
v0000029af1978170 .array "register_array", 0 3, 7 0;
v0000029af19bb6e0_0 .net "sign_extended_imm_value", 7 0, L_0000029af1a644f0;  1 drivers
v0000029af19bb640_0 .net "sign_extended_imm_value_LDST", 7 0, L_0000029af1a63730;  1 drivers
v0000029af19bace0_0 .net "temp", 7 0, L_0000029af1a64ef0;  alias, 1 drivers
v0000029af19bb0a0_0 .net "temp_e", 0 0, v0000029af19ba1a0_0;  alias, 1 drivers
v0000029af19bbaa0_0 .var "temp_rb_out", 7 0;
v0000029af19bbb40_0 .var "temp_reg", 7 0;
v0000029af19ba920_0 .net "temp_rw", 0 0, v0000029af19bbd20_0;  alias, 1 drivers
L_0000029af1a63af0 .functor MUXZ 8, v0000029af19bbaa0_0, L_0000029af1a644f0, v0000029af19bb000_0, C4<>;
L_0000029af1a64c70 .functor MUXZ 8, L_0000029af1a657d0, L_0000029af1a63af0, L_0000029af194f6a0, C4<>;
L_0000029af1a64ef0 .functor MUXZ 8, L_0000029af1a65818, v0000029af19bbb40_0, L_0000029af1950040, C4<>;
L_0000029af1a64590 .part v0000029af19bb820_0, 0, 2;
S_0000029af190f630 .scope module, "SGN_0" "sign_extn" 2 66, 2 78 0, S_0000029af190f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "inp";
    .port_info 1 /OUTPUT 8 "out";
v0000029af198dbf0_0 .net *"_ivl_1", 0 0, L_0000029af1a65350;  1 drivers
L_0000029af1a65740 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0000029af198f130_0 .net/2u *"_ivl_2", 5 0, L_0000029af1a65740;  1 drivers
v0000029af198d6f0_0 .net *"_ivl_4", 7 0, L_0000029af1a64e50;  1 drivers
L_0000029af1a65788 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029af198dd30_0 .net/2u *"_ivl_6", 5 0, L_0000029af1a65788;  1 drivers
v0000029af198ed70_0 .net *"_ivl_8", 7 0, L_0000029af1a63eb0;  1 drivers
v0000029af198d650_0 .net "inp", 1 0, v0000029af19ba240_0;  alias, 1 drivers
v0000029af198de70_0 .net "out", 7 0, L_0000029af1a644f0;  alias, 1 drivers
L_0000029af1a65350 .part v0000029af19ba240_0, 1, 1;
L_0000029af1a64e50 .concat [ 2 6 0 0], v0000029af19ba240_0, L_0000029af1a65740;
L_0000029af1a63eb0 .concat [ 2 6 0 0], v0000029af19ba240_0, L_0000029af1a65788;
L_0000029af1a644f0 .functor MUXZ 8, L_0000029af1a63eb0, L_0000029af1a64e50, L_0000029af1a65350, C4<>;
S_0000029af1918600 .scope module, "SGN_1" "sign_extn_LDST" 2 73, 2 86 0, S_0000029af190f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "inp";
    .port_info 1 /OUTPUT 8 "out";
v0000029af198e2d0_0 .net *"_ivl_1", 0 0, L_0000029af1a63e10;  1 drivers
v0000029af198d8d0_0 .net *"_ivl_10", 9 0, L_0000029af1a63f50;  1 drivers
L_0000029af1a65860 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v0000029af198ddd0_0 .net/2u *"_ivl_2", 5 0, L_0000029af1a65860;  1 drivers
v0000029af198e370_0 .net *"_ivl_4", 9 0, L_0000029af1a641d0;  1 drivers
L_0000029af1a658a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029af198e690_0 .net/2u *"_ivl_6", 5 0, L_0000029af1a658a8;  1 drivers
v0000029af198da10_0 .net *"_ivl_8", 9 0, L_0000029af1a64630;  1 drivers
v0000029af198ee10_0 .net "inp", 3 0, v0000029af19bb820_0;  alias, 1 drivers
v0000029af198d790_0 .net "out", 7 0, L_0000029af1a63730;  alias, 1 drivers
L_0000029af1a63e10 .part v0000029af19bb820_0, 1, 1;
L_0000029af1a641d0 .concat [ 4 6 0 0], v0000029af19bb820_0, L_0000029af1a65860;
L_0000029af1a64630 .concat [ 4 6 0 0], v0000029af19bb820_0, L_0000029af1a658a8;
L_0000029af1a63f50 .functor MUXZ 10, L_0000029af1a64630, L_0000029af1a641d0, L_0000029af1a63e10, C4<>;
L_0000029af1a63730 .part L_0000029af1a63f50, 0, 8;
S_0000029af1918790 .scope module, "SGN_2" "sign_extn" 2 74, 2 78 0, S_0000029af190f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "inp";
    .port_info 1 /OUTPUT 8 "out";
v0000029af198d510_0 .net *"_ivl_1", 0 0, L_0000029af1a653f0;  1 drivers
L_0000029af1a658f0 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0000029af198d830_0 .net/2u *"_ivl_2", 5 0, L_0000029af1a658f0;  1 drivers
v0000029af198d970_0 .net *"_ivl_4", 7 0, L_0000029af1a64f90;  1 drivers
L_0000029af1a65938 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000029af198ef50_0 .net/2u *"_ivl_6", 5 0, L_0000029af1a65938;  1 drivers
v0000029af198eff0_0 .net *"_ivl_8", 7 0, L_0000029af1a65030;  1 drivers
v0000029af198db50_0 .net "inp", 1 0, L_0000029af1a64590;  alias, 1 drivers
v0000029af198d5b0_0 .net "out", 7 0, L_0000029af1a63b90;  alias, 1 drivers
L_0000029af1a653f0 .part L_0000029af1a64590, 1, 1;
L_0000029af1a64f90 .concat [ 2 6 0 0], L_0000029af1a64590, L_0000029af1a658f0;
L_0000029af1a65030 .concat [ 2 6 0 0], L_0000029af1a64590, L_0000029af1a65938;
L_0000029af1a63b90 .functor MUXZ 8, L_0000029af1a65030, L_0000029af1a64f90, L_0000029af1a653f0, C4<>;
S_0000029af1918920 .scope module, "external_ram" "external_ram" 2 34, 2 141 0, S_0000029af190f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "din";
    .port_info 3 /OUTPUT 8 "dout";
    .port_info 4 /INPUT 1 "we";
L_0000029af194fda0 .functor BUFZ 8, L_0000029af1a64950, C4<00000000>, C4<00000000>, C4<00000000>;
v0000029af198e4b0_0 .net *"_ivl_0", 7 0, L_0000029af1a64950;  1 drivers
v0000029af198f090_0 .net *"_ivl_2", 9 0, L_0000029af1a64bd0;  1 drivers
L_0000029af1a656f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029af198dc90_0 .net *"_ivl_5", 1 0, L_0000029af1a656f8;  1 drivers
v0000029af198e050_0 .net "addr", 7 0, L_0000029af1a63730;  alias, 1 drivers
v0000029af198dab0_0 .net "clk", 0 0, v0000029af1a639b0_0;  alias, 1 drivers
v0000029af198e5f0_0 .net "din", 7 0, v0000029af198e730_0;  1 drivers
v0000029af198e410_0 .net "dout", 7 0, L_0000029af194fda0;  alias, 1 drivers
v0000029af198f1d0 .array "memory", 0 255, 7 0;
v0000029af198df10_0 .net "we", 0 0, v0000029af19bb3c0_0;  alias, 1 drivers
E_0000029af198c1c0 .event posedge, v0000029af198dab0_0;
L_0000029af1a64950 .array/port v0000029af198f1d0, L_0000029af1a64bd0;
L_0000029af1a64bd0 .concat [ 8 2 0 0], L_0000029af1a63730, L_0000029af1a656f8;
S_0000029af1913ea0 .scope module, "UUT_1" "alu" 2 590, 2 208 0, S_0000029af190f310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 3 "mode";
    .port_info 3 /INPUT 8 "in_a";
    .port_info 4 /INPUT 8 "in_b";
    .port_info 5 /OUTPUT 8 "out";
    .port_info 6 /OUTPUT 1 "flag_zero";
    .port_info 7 /OUTPUT 1 "flag_carry";
P_0000029af198b640 .param/l "N" 0 2 218, +C4<00000000000000000000000000001000>;
L_0000029af194f9b0 .functor BUFZ 8, v0000029af19ba4c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000029af19ba4c0_0 .var "buf_out", 7 0;
v0000029af19bbe60_0 .net "clk", 0 0, v0000029af1a639b0_0;  alias, 1 drivers
v0000029af19bb320_0 .net "enable", 0 0, v0000029af19ba560_0;  alias, 1 drivers
v0000029af19bae20_0 .var "flag_carry", 0 0;
v0000029af19baa60_0 .var "flag_zero", 0 0;
v0000029af19bbbe0_0 .net "in_a", 7 0, L_0000029af1a64ef0;  alias, 1 drivers
v0000029af19bab00_0 .net "in_b", 7 0, L_0000029af1a64c70;  alias, 1 drivers
v0000029af19ba380_0 .net "mode", 2 0, v0000029af19ba600_0;  alias, 1 drivers
v0000029af19baec0_0 .net "out", 7 0, L_0000029af194f9b0;  alias, 1 drivers
v0000029af19bbc80_0 .var "temp_reg", 7 0;
S_0000029af1914030 .scope module, "UUT_2" "CU" 2 591, 2 262 0, S_0000029af190f310;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "instruction";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "rb_e";
    .port_info 3 /OUTPUT 1 "rb_rw";
    .port_info 4 /OUTPUT 2 "rb_select";
    .port_info 5 /OUTPUT 1 "temp_e";
    .port_info 6 /OUTPUT 1 "temp_rw";
    .port_info 7 /OUTPUT 1 "alu_e";
    .port_info 8 /OUTPUT 3 "alu_mode";
    .port_info 9 /OUTPUT 1 "imm_instr";
    .port_info 10 /OUTPUT 8 "State";
    .port_info 11 /OUTPUT 1 "immLD";
    .port_info 12 /OUTPUT 4 "four_bit_bus";
    .port_info 13 /OUTPUT 1 "alu_output_st";
    .port_info 14 /OUTPUT 1 "mov_inst";
    .port_info 15 /OUTPUT 1 "PC_inc";
    .port_info 16 /OUTPUT 1 "read_write_memory";
P_0000029af1a610a0 .param/l "s0" 0 2 281, +C4<00000000000000000000000000000000>;
P_0000029af1a610d8 .param/l "s1" 0 2 281, +C4<00000000000000000000000000000001>;
P_0000029af1a61110 .param/l "s10" 0 2 281, +C4<00000000000000000000000000001010>;
P_0000029af1a61148 .param/l "s11" 0 2 281, +C4<00000000000000000000000000001011>;
P_0000029af1a61180 .param/l "s12" 0 2 281, +C4<00000000000000000000000000001100>;
P_0000029af1a611b8 .param/l "s13" 0 2 281, +C4<00000000000000000000000000001101>;
P_0000029af1a611f0 .param/l "s14" 0 2 281, +C4<00000000000000000000000000001110>;
P_0000029af1a61228 .param/l "s15" 0 2 281, +C4<00000000000000000000000000001111>;
P_0000029af1a61260 .param/l "s16" 0 2 282, +C4<00000000000000000000000000010000>;
P_0000029af1a61298 .param/l "s17" 0 2 282, +C4<00000000000000000000000000010001>;
P_0000029af1a612d0 .param/l "s18" 0 2 282, +C4<00000000000000000000000000010010>;
P_0000029af1a61308 .param/l "s19" 0 2 282, +C4<00000000000000000000000000010011>;
P_0000029af1a61340 .param/l "s2" 0 2 281, +C4<00000000000000000000000000000010>;
P_0000029af1a61378 .param/l "s20" 0 2 282, +C4<00000000000000000000000000010100>;
P_0000029af1a613b0 .param/l "s21" 0 2 282, +C4<00000000000000000000000000010101>;
P_0000029af1a613e8 .param/l "s22" 0 2 282, +C4<00000000000000000000000000010110>;
P_0000029af1a61420 .param/l "s23" 0 2 282, +C4<00000000000000000000000000010111>;
P_0000029af1a61458 .param/l "s24" 0 2 282, +C4<00000000000000000000000000011000>;
P_0000029af1a61490 .param/l "s25" 0 2 282, +C4<00000000000000000000000000011001>;
P_0000029af1a614c8 .param/l "s26" 0 2 282, +C4<00000000000000000000000000011010>;
P_0000029af1a61500 .param/l "s27" 0 2 282, +C4<00000000000000000000000000011011>;
P_0000029af1a61538 .param/l "s3" 0 2 281, +C4<00000000000000000000000000000011>;
P_0000029af1a61570 .param/l "s4" 0 2 281, +C4<00000000000000000000000000000100>;
P_0000029af1a615a8 .param/l "s5" 0 2 281, +C4<00000000000000000000000000000101>;
P_0000029af1a615e0 .param/l "s6" 0 2 281, +C4<00000000000000000000000000000110>;
P_0000029af1a61618 .param/l "s7" 0 2 281, +C4<00000000000000000000000000000111>;
P_0000029af1a61650 .param/l "s8" 0 2 281, +C4<00000000000000000000000000001000>;
P_0000029af1a61688 .param/l "s9" 0 2 281, +C4<00000000000000000000000000001001>;
v0000029af19ba420_0 .var "PC_inc", 0 0;
v0000029af19bb780_0 .var "State", 7 0;
v0000029af19ba560_0 .var "alu_e", 0 0;
v0000029af19ba600_0 .var "alu_mode", 2 0;
v0000029af19ba740_0 .var "alu_output_st", 0 0;
v0000029af19ba7e0_0 .net "clk", 0 0, v0000029af1a639b0_0;  alias, 1 drivers
v0000029af19bb820_0 .var "four_bit_bus", 3 0;
v0000029af19ba6a0_0 .var "immLD", 0 0;
v0000029af19bb000_0 .var "imm_instr", 0 0;
v0000029af19ba060_0 .net "instruction", 7 0, L_0000029af194fe10;  alias, 1 drivers
v0000029af19ba880_0 .var "mov_inst", 0 0;
v0000029af19bb5a0_0 .var "nextstate", 7 0;
v0000029af19bba00_0 .var "rb_e", 0 0;
v0000029af19baf60_0 .var "rb_rw", 0 0;
v0000029af19ba240_0 .var "rb_select", 1 0;
v0000029af19bb3c0_0 .var "read_write_memory", 0 0;
v0000029af19ba1a0_0 .var "temp_e", 0 0;
v0000029af19bbd20_0 .var "temp_rw", 0 0;
E_0000029af198bb00 .event anyedge, v0000029af19bb780_0;
S_0000029af191ab60 .scope module, "UUT_3" "PC" 2 592, 2 94 0, S_0000029af190f310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "PC_out";
    .port_info 1 /INPUT 1 "PC_clk";
    .port_info 2 /INPUT 1 "PC_inc";
v0000029af19bb500_0 .net "PC_clk", 0 0, v0000029af1a639b0_0;  alias, 1 drivers
v0000029af19bb140_0 .net "PC_inc", 0 0, v0000029af19ba420_0;  alias, 1 drivers
L_0000029af1a65980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000029af19baba0_0 .net "PC_next", 0 0, L_0000029af1a65980;  1 drivers
v0000029af19bad80_0 .var "PC_out", 3 0;
S_0000029af191acf0 .scope module, "UUT_4" "ram" 2 593, 2 178 0, S_0000029af190f310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "din";
    .port_info 3 /OUTPUT 8 "dout";
    .port_info 4 /INPUT 1 "we";
L_0000029af194fe10 .functor BUFZ 8, L_0000029af1a64090, C4<00000000>, C4<00000000>, C4<00000000>;
v0000029af19bb460_0 .net *"_ivl_0", 7 0, L_0000029af1a64090;  1 drivers
v0000029af19bbdc0_0 .net *"_ivl_2", 5 0, L_0000029af1a646d0;  1 drivers
L_0000029af1a659c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000029af19ba2e0_0 .net *"_ivl_5", 1 0, L_0000029af1a659c8;  1 drivers
v0000029af19bb8c0_0 .net "addr", 3 0, v0000029af19bad80_0;  alias, 1 drivers
v0000029af19bb1e0_0 .net "clk", 0 0, v0000029af1a639b0_0;  alias, 1 drivers
L_0000029af1a65a10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000029af19bac40_0 .net "din", 7 0, L_0000029af1a65a10;  1 drivers
v0000029af19bbf00_0 .net "dout", 7 0, L_0000029af194fe10;  alias, 1 drivers
v0000029af19bb280 .array "memory", 0 15, 7 0;
L_0000029af1a65a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000029af19ba100_0 .net "we", 0 0, L_0000029af1a65a58;  1 drivers
L_0000029af1a64090 .array/port v0000029af19bb280, L_0000029af1a646d0;
L_0000029af1a646d0 .concat [ 4 2 0 0], v0000029af19bad80_0, L_0000029af1a659c8;
    .scope S_0000029af1918920;
T_0 ;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029af198f1d0, 0, 4;
    %pushi/vec4 38, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029af198f1d0, 0, 4;
    %pushi/vec4 65, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029af198f1d0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000029af1918920;
T_1 ;
    %wait E_0000029af198c1c0;
    %load/vec4 v0000029af198df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000029af198e5f0_0;
    %load/vec4 v0000029af198e050_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0000029af198f1d0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029af190f4a0;
T_2 ;
    %load/vec4 v0000029af198ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029af1978170, 4;
    %store/vec4 v0000029af198e730_0, 0, 8;
T_2.0 ;
    %end;
    .thread T_2;
    .scope S_0000029af190f4a0;
T_3 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029af1978170, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029af1978170, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029af1978170, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029af1978170, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000029af190f4a0;
T_4 ;
    %wait E_0000029af198c1c0;
    %load/vec4 v0000029af198eb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000029af1977950_0;
    %inv;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000029af1977e50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000029af1978170, 4;
    %store/vec4 v0000029af19bbaa0_0, 0, 8;
    %load/vec4 v0000029af19ba920_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %load/vec4 v0000029af19bbaa0_0;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %load/vec4 v0000029af19bbb40_0;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %store/vec4 v0000029af19bbb40_0, 0, 8;
    %load/vec4 v0000029af198ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000029af1978170, 4;
    %store/vec4 v0000029af198e730_0, 0, 8;
T_4.8 ;
    %vpi_call 2 52 "$display", "READ   - Address=%d, temp: %d, rb: %d", v0000029af1977e50_0, v0000029af19bbb40_0, v0000029af19bbaa0_0 {0 0 0};
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000029af198dfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0000029af198e190_0;
    %load/vec4 v0000029af1977e50_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0000029af1978170, 4, 0;
T_4.10 ;
    %load/vec4 v0000029af198ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0000029af198e7d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029af1978170, 4, 0;
T_4.12 ;
    %load/vec4 v0000029af198ea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0000029af198e910_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %load/vec4 v0000029af198e9b0_0;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0000029af198e870_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000029af1978170, 4;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %load/vec4 v0000029af1977e50_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0000029af1978170, 4, 0;
T_4.14 ;
    %load/vec4 v0000029af1977e50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000029af1978170, 4;
    %vpi_call 2 59 "$display", "WRITE   - Address=%d, Register_contents: %d", v0000029af1977e50_0, S<0,vec4,u8> {1 0 0};
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029af1913ea0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bae20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19baa60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bbc80_0, 0, 8;
    %vpi_call 2 235 "$monitor", "alu mode = %b", v0000029af19ba380_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000029af1913ea0;
T_6 ;
    %wait E_0000029af198c1c0;
    %load/vec4 v0000029af19bb320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000029af19ba380_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000029af19ba4c0_0, 0, 8;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v0000029af19bbbe0_0;
    %pad/u 9;
    %load/vec4 v0000029af19bab00_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000029af19ba4c0_0, 0, 8;
    %store/vec4 v0000029af19bae20_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v0000029af19bbbe0_0;
    %pad/u 9;
    %load/vec4 v0000029af19bab00_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000029af19bbc80_0, 0, 8;
    %store/vec4 v0000029af19bae20_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0000029af19bbbe0_0;
    %pad/u 9;
    %load/vec4 v0000029af19bab00_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000029af19ba4c0_0, 0, 8;
    %store/vec4 v0000029af19bae20_0, 0, 1;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0000029af19bbbe0_0;
    %load/vec4 v0000029af19bab00_0;
    %and;
    %store/vec4 v0000029af19ba4c0_0, 0, 8;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v0000029af19bbbe0_0;
    %load/vec4 v0000029af19bab00_0;
    %or;
    %store/vec4 v0000029af19ba4c0_0, 0, 8;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0000029af19bbbe0_0;
    %load/vec4 v0000029af19bab00_0;
    %xor;
    %store/vec4 v0000029af19ba4c0_0, 0, 8;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %load/vec4 v0000029af19ba4c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000029af19bbc80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %pad/s 1;
    %store/vec4 v0000029af19baa60_0, 0, 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000029af1914030;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0000029af1914030;
T_8 ;
    %wait E_0000029af198c1c0;
    %load/vec4 v0000029af19bb5a0_0;
    %assign/vec4 v0000029af19bb780_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000029af1914030;
T_9 ;
    %wait E_0000029af198bb00;
    %load/vec4 v0000029af19bb780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %jmp T_9.27;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba1a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bbd20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba560_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029af19ba600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba6a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029af19bb820_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bb000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba880_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bb3c0_0, 0, 1;
    %jmp T_9.27;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba420_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba420_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.3 ;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 6, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.28, 4;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 4, 4;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.30, 4;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_9.32, 4;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.33;
T_9.32 ;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
T_9.33 ;
    %jmp T_9.31;
T_9.30 ;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 4, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.34, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_9.36, 4;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.37;
T_9.36 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
T_9.37 ;
T_9.35 ;
T_9.31 ;
    %jmp T_9.29;
T_9.28 ;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 6, 4;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.39;
T_9.38 ;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 6, 4;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_9.40, 4;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.41;
T_9.40 ;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.42, 4;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.43;
T_9.42 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
T_9.43 ;
T_9.41 ;
T_9.39 ;
T_9.29 ;
    %jmp T_9.27;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bbd20_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bbd20_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba560_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0000029af19ba600_0, 0, 3;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bbd20_0, 0, 1;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bbd20_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bb000_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba560_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 3, 4, 4;
    %store/vec4 v0000029af19ba600_0, 0, 3;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bb000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bb3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba6a0_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000029af19bb820_0, 0, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bb000_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000029af19bb820_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bb000_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000029af19bb820_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bbd20_0, 0, 1;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bbd20_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba560_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 5, 4;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba600_0, 0, 3;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bbd20_0, 0, 1;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bbd20_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bb000_0, 0, 1;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba560_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 5, 4;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba600_0, 0, 3;
    %pushi/vec4 23, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19ba1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19bb000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.24 ;
    %pushi/vec4 24, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bba00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af19baf60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029af19ba240_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bb3c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19ba6a0_0, 0, 1;
    %load/vec4 v0000029af19ba060_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000029af19bb820_0, 0, 4;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029af19bb3c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029af19bb5a0_0, 0, 8;
    %jmp T_9.27;
T_9.27 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000029af191ab60;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000029af19bad80_0, 0, 4;
    %end;
    .thread T_10;
    .scope S_0000029af191ab60;
T_11 ;
    %wait E_0000029af198c1c0;
    %load/vec4 v0000029af19bb140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000029af19bad80_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000029af19bad80_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000029af191acf0;
T_12 ;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029af19bb280, 0, 4;
    %pushi/vec4 193, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029af19bb280, 0, 4;
    %pushi/vec4 19, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029af19bb280, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029af19bb280, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029af19bb280, 0, 4;
    %end;
    .thread T_12;
    .scope S_0000029af191acf0;
T_13 ;
    %wait E_0000029af198c1c0;
    %load/vec4 v0000029af19ba100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000029af19bac40_0;
    %load/vec4 v0000029af19bb8c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000029af19bb280, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000029af190f310;
T_14 ;
    %vpi_call 2 579 "$monitor", "alu_out = %d", v0000029af1a64d10_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000029af190f310;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029af1a639b0_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 584 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000029af190f310;
T_16 ;
    %delay 5, 0;
    %load/vec4 v0000029af1a639b0_0;
    %inv;
    %store/vec4 v0000029af1a639b0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0000029af190f310;
T_17 ;
    %vpi_call 2 599 "$monitor", $time, " State=%d, rb_e = %d, rb_rw = %d ,temp_e = %d, temp_rw =%d, alu_e = %d, imm_instr=%d ,alu_mode= %d, rb_sel = %d alu_out = %d PC_inc = %b instruction = %b addr = %b", v0000029af19bb960_0, v0000029af1a64a90_0, v0000029af1a63c30_0, v0000029af1a64b30_0, v0000029af1a63ff0_0, v0000029af1a63870_0, v0000029af1a64450_0, v0000029af1a63cd0_0, v0000029af1a64db0_0, v0000029af1a64d10_0, v0000029af19ba9c0_0, v0000029af1a649f0_0, v0000029af1a63910_0 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu_plus_register__cu_tb.v";
