# Verilog_helper 

A set of tools/examples related to Digital Circuitry Design, will update continuously

------

### example_modules

-- zero_polishing   
	a module to expand data into a wanted bit width  
-- watch_dog_lite  
	a small watch dog module

### period_cal 

​	a little calculator to derive the periods needed for a certain frequency clock to past specific length of time  



<img width="308" alt="3cdb435ceae2f63e062905d9926d5b4" src="https://user-images.githubusercontent.com/121721312/210162491-7dfd2d1a-37ce-4293-aa31-599e89e17647.png">



### Register_manager

​	a little Register manager

<img width="370" alt="9c80a275a95c54a6589204fe1b6ea0c" src="https://user-images.githubusercontent.com/121721312/213378760-11c75708-6665-43a3-86e4-903b7e0e6743.png">
