INFO: Parsing pipelined_8bit_adder_yosys_out.blif...
INFO: Parsing pipelined_8bit_adder_ace_out.blif...
Found 1 clock: clk in .inputs clk ren wen raddr_0_ raddr_1_ raddr_2_ raddr_3_ raddr_4_ raddr_5_ waddr_0_ waddr_1_ waddr_2_ waddr_3_ waddr_4_ waddr_5_ a_0_ a_1_ a_2_ a_3_ a_4_ a_5_ a_6_ b_0_ b_1_ b_2_ b_3_ b_4_ b_5_ b_6_
INFO: 0 buffer to be removed:
INFO: Parsing pipelined_8bit_adder_ace_out.blif the second time...
