$date
	Mon Jul 08 13:27:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Moore_Model_Fig_5_20 $end
$var wire 1 ! t_y_out $end
$var reg 1 " t_clock $end
$var reg 1 # t_reset $end
$var reg 1 $ t_x_in $end
$scope module M0 $end
$var wire 1 " clock $end
$var wire 1 # reset $end
$var wire 1 $ x_in $end
$var wire 1 ! y_out $end
$var parameter 2 % S0 $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var parameter 2 ( S3 $end
$var reg 2 ) state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 )
x$
0#
0"
0!
$end
#2
1#
#5
1"
#10
0"
1$
#15
b1 )
1"
#20
0"
#25
b10 )
1"
#30
0"
0$
#35
1"
#40
0"
1$
#45
1!
b11 )
1"
#50
0"
0$
#52
1$
#54
0$
#55
1"
#60
0"
#65
1"
#70
0"
1$
#75
0!
b0 )
1"
#80
0"
#85
b1 )
1"
#87
b0 )
0#
#89
1#
#90
0"
#95
b1 )
1"
#100
0"
0$
#105
1"
#110
0"
#115
1"
#120
0"
1$
#125
b10 )
1"
#130
0"
#135
1!
b11 )
1"
#140
0"
#145
0!
b0 )
1"
#150
0"
#155
b1 )
1"
#160
0"
0$
#165
1"
#170
0"
1$
#175
b10 )
1"
#180
0"
#185
1!
b11 )
1"
#190
0"
#195
0!
b0 )
1"
#200
0"
