Analysis & Synthesis report for GoldMinerGame
Thu Dec 25 01:37:27 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |level_fsm|SMlevel
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |level_fsm
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 25 01:37:27 2025       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; GoldMinerGame                               ;
; Top-level Entity Name           ; level_fsm                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 40                                          ;
; Total pins                      ; 80                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; level_fsm          ; GoldMinerGame      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; 16                 ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                             ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                    ; Library ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; RTL/GameAndObjectsLogics/level_fsm.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv ;         ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 62        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 91        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 31        ;
;     -- 5 input functions                    ; 6         ;
;     -- 4 input functions                    ; 11        ;
;     -- <=3 input functions                  ; 43        ;
;                                             ;           ;
; Dedicated logic registers                   ; 40        ;
;                                             ;           ;
; I/O pins                                    ; 80        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 40        ;
; Total fan-out                               ; 620       ;
; Average fan-out                             ; 2.13      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |level_fsm                 ; 91 (91)             ; 40 (40)                   ; 0                 ; 0          ; 80   ; 0            ; |level_fsm          ; level_fsm   ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |level_fsm|SMlevel                                                                              ;
+--------------------+--------------------+--------------------+---------------+--------------+-------------------+
; Name               ; SMlevel.going_back ; SMlevel.going_down ; SMlevel.swing ; SMlevel.idle ; SMlevel.level_end ;
+--------------------+--------------------+--------------------+---------------+--------------+-------------------+
; SMlevel.idle       ; 0                  ; 0                  ; 0             ; 0            ; 0                 ;
; SMlevel.swing      ; 0                  ; 0                  ; 1             ; 1            ; 0                 ;
; SMlevel.going_down ; 0                  ; 1                  ; 0             ; 1            ; 0                 ;
; SMlevel.going_back ; 1                  ; 0                  ; 0             ; 1            ; 0                 ;
; SMlevel.level_end  ; 0                  ; 0                  ; 0             ; 1            ; 1                 ;
+--------------------+--------------------+--------------------+---------------+--------------+-------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; move_speed~reg0                       ; Stuck at GND due to stuck port data_in ;
; score[0]~reg0                         ; Stuck at GND due to stuck port data_in ;
; SMlevel~9                             ; Lost fanout                            ;
; SMlevel~10                            ; Lost fanout                            ;
; Total Number of Removed Registers = 4 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 40    ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; collided_loot_type[0]                  ; 2       ;
; collided_loot_type[1]                  ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |level_fsm|score[15]~reg0  ;
; 13:1               ; 5 bits    ; 40 LEs        ; 30 LEs               ; 10 LEs                 ; No         ; |level_fsm|Selector2       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |level_fsm ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; def_move_speed ; 0100  ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 40                          ;
;     CLR               ; 7                           ;
;     CLR SCLR          ; 31                          ;
;     ENA CLR           ; 2                           ;
; arriav_lcell_comb     ; 92                          ;
;     arith             ; 31                          ;
;         1 data inputs ; 29                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 61                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 6                           ;
;         6 data inputs ; 31                          ;
; boundary_port         ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Dec 25 01:37:08 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GoldMinerGame -c GoldMinerGame
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Warning (20031): Parallel compilation is enabled for 16 processors, but there are only 14 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top_gold_miner_game.bdf
    Info (12023): Found entity 1: TOP_GOLD_MINER_GAME
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/level_fsm.sv
    Info (12023): Found entity 1: level_fsm File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/timer/digit_object_mux.sv
    Info (12023): Found entity 1: digit_object_mux File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/digit_object_mux.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bitmaps/smileybitmap.sv
    Info (12023): Found entity 1: smileyBitMap File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/smileyBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bitmaps/numbersbitmap.sv
    Info (12023): Found entity 1: NumbersBitMap File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/NumbersBitMap.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/bitmaps/hartsmatrixbitmap.sv
    Info (12023): Found entity 1: HartsMatrixBitMap File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/Bitmaps/HartsMatrixBitMap.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/smiley_move.sv
    Info (12023): Found entity 1: smiley_move File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/smiley_move.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/smiley_block_t.bdf
    Info (12023): Found entity 1: Smiley_Block_T
Info (12021): Found 1 design units, including 1 entities, in source file rtl/gameandobjectslogics/game_controller.sv
    Info (12023): Found entity 1: game_controller File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/game_controller.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/timer/timer_block.bdf
    Info (12023): Found entity 1: Timer_Block
Info (12021): Found 1 design units, including 1 entities, in source file rtl/timer/check_timer_end.sv
    Info (12023): Found entity 1: check_timer_end File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Timer/check_timer_end.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/utils/one_sec_counter.sv
    Info (12023): Found entity 1: one_sec_counter File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Utils/one_sec_counter.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/utils/down_counter.sv
    Info (12023): Found entity 1: down_counter File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Utils/down_counter.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/line_object.sv
    Info (12023): Found entity 1: line_object File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/line_object.sv Line: 1
Warning (12019): Can't analyze file -- file RTL/VGA/smileyBitMap.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv
    Info (12023): Found entity 1: square_object File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/square_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_draw.sv
    Info (12023): Found entity 1: back_ground_draw File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/back_ground_draw.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/square_hart_object.sv
    Info (12023): Found entity 1: square_Hart_object File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/square_Hart_object.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/hart_display.bdf
    Info (12023): Found entity 1: HART_DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux.sv
    Info (12023): Found entity 1: objects_mux File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/objects_mux.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/VGA_Controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/valx.v
    Info (12023): Found entity 1: valX File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/valX.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/top_kbd.bdf
    Info (12023): Found entity 1: TOP_KBD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/keypad_decoder.sv
    Info (12023): Found entity 1: keyPad_decoder File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/keyPad_decoder.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/simple_up_counter.sv
    Info (12023): Found entity 1: simple_up_counter File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/simple_up_counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file rtl/keyboardx/random.sv
    Info (12023): Found entity 1: random File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/KEYBOARDX/random.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file kbdintf.qxp
    Info (12023): Found entity 1: KBDINTF File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/KBDINTF.qxp Line: -1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv
    Info (12023): Found entity 1: SEG7 File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/Seg7/SEG7.SV Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/mili_sec_counter.sv
    Info (12023): Found entity 1: Mili_sec_counter File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/Mili_sec_counter.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/melody_player_1.sv
    Info (12023): Found entity 1: melody_player_1 File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/melody_player_1.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/jukebox1.sv
    Info (12023): Found entity 1: JukeBox1 File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/JukeBox1.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/sintable.sv
    Info (12023): Found entity 1: sintable File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/SinTable.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/addr_counter.sv
    Info (12023): Found entity 1: addr_counter File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/addr_counter.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/prescaler.sv
    Info (12023): Found entity 1: prescaler File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/prescaler.sv Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/tonedecoder.sv
    Info (12023): Found entity 1: ToneDecoder File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/ToneDecoder.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio.bdf
    Info (12023): Found entity 1: AUDIO
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/i2c.sv
    Info (12023): Found entity 1: i2c File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/i2c.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/dualserial2parallel.sv
    Info (12023): Found entity 1: DualSerial2parallel File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/DualSerial2parallel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/clock_500.sv
    Info (12023): Found entity 1: CLOCK_500 File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/clock_500.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file rtl/audio/audio_codec_controller/audio_codec_controller.sv
    Info (12023): Found entity 1: audio_codec_controller File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5.v
    Info (12023): Found entity 1: CLK_31P5 File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/CLK_31P5.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk_31p5/clk_31p5_0002.v
    Info (12023): Found entity 1: CLK_31P5_0002 File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/CLK_31P5/CLK_31P5_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/vga/myconstant.sv
    Info (12023): Found entity 1: MyConstant File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/VGA/MyConstant.sv Line: 6
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(61): created implicit net for "CLOCK_500_ena" File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 61
Warning (10236): Verilog HDL Implicit Net warning at audio_codec_controller.sv(63): created implicit net for "CLOCK_SDAT_ena" File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/AUDIO/audio_codec_controller/audio_codec_controller.sv Line: 63
Info (12127): Elaborating entity "level_fsm" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at level_fsm.sv(38): truncated value with size 4 to match size of target (2) File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 38
Warning (10230): Verilog HDL assignment warning at level_fsm.sv(39): truncated value with size 4 to match size of target (2) File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 39
Warning (10230): Verilog HDL assignment warning at level_fsm.sv(54): truncated value with size 4 to match size of target (1) File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 54
Warning (10230): Verilog HDL assignment warning at level_fsm.sv(62): truncated value with size 4 to match size of target (1) File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 62
Warning (10230): Verilog HDL assignment warning at level_fsm.sv(79): truncated value with size 4 to match size of target (1) File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 79
Warning (10230): Verilog HDL assignment warning at level_fsm.sv(87): truncated value with size 4 to match size of target (1) File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 87
Warning (10230): Verilog HDL assignment warning at level_fsm.sv(99): truncated value with size 4 to match size of target (1) File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 99
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "loot_data" into its bus
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "move_speed" is stuck at GND File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 19
    Warning (13410): Pin "score[0]" is stuck at GND File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 61
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 16 assignments for entity "CLK_31P5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 20.1 -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity CLK_31P5 -sip CLK_31P5.sip -library lib_CLK_31P5 was ignored
Warning (20013): Ignored 317 assignments for entity "CLK_31P5_0002" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "startOfFrame" File: C:/Users/nirko/Documents/Degree/Electrical_Eng_Lab_1/Gold_Miner_FPGA/game/RTL/GameAndObjectsLogics/level_fsm.sv Line: 4
Info (21057): Implemented 173 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 93 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4924 megabytes
    Info: Processing ended: Thu Dec 25 01:37:27 2025
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:45


