// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _softmax_latency_ap_fixed_ap_fixed_softmax_config10_s_HH_
#define _softmax_latency_ap_fixed_ap_fixed_softmax_config10_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_17ns_18s_26_1_1.h"
#include "softmax_latency_ap_fixed_ap_fixed_softmax_config10_s_exp_dEe.h"
#include "softmax_latency_ap_fixed_ap_fixed_softmax_config10_s_inveeOg.h"

namespace ap_rtl {

struct softmax_latency_ap_fixed_ap_fixed_softmax_config10_s : public sc_module {
    // Port declarations 37
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > data_0_V;
    sc_in< sc_lv<16> > data_1_V;
    sc_in< sc_lv<16> > data_2_V;
    sc_in< sc_lv<16> > data_3_V;
    sc_in< sc_lv<16> > data_4_V;
    sc_in< sc_lv<16> > data_5_V;
    sc_in< sc_lv<16> > data_6_V;
    sc_in< sc_lv<16> > data_7_V;
    sc_in< sc_lv<16> > data_8_V;
    sc_in< sc_lv<16> > data_9_V;
    sc_out< sc_lv<16> > res_0_V;
    sc_out< sc_logic > res_0_V_ap_vld;
    sc_out< sc_lv<16> > res_1_V;
    sc_out< sc_logic > res_1_V_ap_vld;
    sc_out< sc_lv<16> > res_2_V;
    sc_out< sc_logic > res_2_V_ap_vld;
    sc_out< sc_lv<16> > res_3_V;
    sc_out< sc_logic > res_3_V_ap_vld;
    sc_out< sc_lv<16> > res_4_V;
    sc_out< sc_logic > res_4_V_ap_vld;
    sc_out< sc_lv<16> > res_5_V;
    sc_out< sc_logic > res_5_V_ap_vld;
    sc_out< sc_lv<16> > res_6_V;
    sc_out< sc_logic > res_6_V_ap_vld;
    sc_out< sc_lv<16> > res_7_V;
    sc_out< sc_logic > res_7_V_ap_vld;
    sc_out< sc_lv<16> > res_8_V;
    sc_out< sc_logic > res_8_V_ap_vld;
    sc_out< sc_lv<16> > res_9_V;
    sc_out< sc_logic > res_9_V_ap_vld;


    // Module declarations
    softmax_latency_ap_fixed_ap_fixed_softmax_config10_s(sc_module_name name);
    SC_HAS_PROCESS(softmax_latency_ap_fixed_ap_fixed_softmax_config10_s);

    ~softmax_latency_ap_fixed_ap_fixed_softmax_config10_s();

    sc_trace_file* mVcdFile;

    softmax_latency_ap_fixed_ap_fixed_softmax_config10_s_exp_dEe* exp_table1_U;
    softmax_latency_ap_fixed_ap_fixed_softmax_config10_s_inveeOg* invert_table2_U;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U861;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U862;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U863;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U864;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U865;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U866;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U867;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U868;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U869;
    myproject_mul_mul_17ns_18s_26_1_1<1,1,17,18,26>* myproject_mul_mul_17ns_18s_26_1_1_U870;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > exp_table1_address0;
    sc_signal< sc_logic > exp_table1_ce0;
    sc_signal< sc_lv<17> > exp_table1_q0;
    sc_signal< sc_lv<10> > exp_table1_address1;
    sc_signal< sc_logic > exp_table1_ce1;
    sc_signal< sc_lv<17> > exp_table1_q1;
    sc_signal< sc_lv<10> > exp_table1_address2;
    sc_signal< sc_logic > exp_table1_ce2;
    sc_signal< sc_lv<17> > exp_table1_q2;
    sc_signal< sc_lv<10> > exp_table1_address3;
    sc_signal< sc_logic > exp_table1_ce3;
    sc_signal< sc_lv<17> > exp_table1_q3;
    sc_signal< sc_lv<10> > exp_table1_address4;
    sc_signal< sc_logic > exp_table1_ce4;
    sc_signal< sc_lv<17> > exp_table1_q4;
    sc_signal< sc_lv<10> > exp_table1_address5;
    sc_signal< sc_logic > exp_table1_ce5;
    sc_signal< sc_lv<17> > exp_table1_q5;
    sc_signal< sc_lv<10> > exp_table1_address6;
    sc_signal< sc_logic > exp_table1_ce6;
    sc_signal< sc_lv<17> > exp_table1_q6;
    sc_signal< sc_lv<10> > exp_table1_address7;
    sc_signal< sc_logic > exp_table1_ce7;
    sc_signal< sc_lv<17> > exp_table1_q7;
    sc_signal< sc_lv<10> > exp_table1_address8;
    sc_signal< sc_logic > exp_table1_ce8;
    sc_signal< sc_lv<17> > exp_table1_q8;
    sc_signal< sc_lv<10> > exp_table1_address9;
    sc_signal< sc_logic > exp_table1_ce9;
    sc_signal< sc_lv<17> > exp_table1_q9;
    sc_signal< sc_lv<10> > invert_table2_address0;
    sc_signal< sc_logic > invert_table2_ce0;
    sc_signal< sc_lv<18> > invert_table2_q0;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1105;
    sc_signal< sc_lv<17> > exp_res_0_V_reg_1105_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1110;
    sc_signal< sc_lv<17> > exp_res_1_V_reg_1110_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1115;
    sc_signal< sc_lv<17> > exp_res_2_V_reg_1115_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1120;
    sc_signal< sc_lv<17> > exp_res_3_V_reg_1120_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1125;
    sc_signal< sc_lv<17> > exp_res_4_V_reg_1125_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_5_V_reg_1130;
    sc_signal< sc_lv<17> > exp_res_5_V_reg_1130_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_6_V_reg_1135;
    sc_signal< sc_lv<17> > exp_res_6_V_reg_1135_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_7_V_reg_1140;
    sc_signal< sc_lv<17> > exp_res_7_V_reg_1140_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_8_V_reg_1145;
    sc_signal< sc_lv<17> > exp_res_8_V_reg_1145_pp0_iter2_reg;
    sc_signal< sc_lv<17> > exp_res_9_V_reg_1151;
    sc_signal< sc_lv<17> > exp_res_9_V_reg_1151_pp0_iter2_reg;
    sc_signal< sc_lv<18> > p_Val2_44_fu_728_p3;
    sc_signal< sc_lv<18> > p_Val2_44_reg_1157;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln251_fu_370_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln251_1_fu_385_p1;
    sc_signal< sc_lv<64> > zext_ln251_2_fu_400_p1;
    sc_signal< sc_lv<64> > zext_ln251_3_fu_415_p1;
    sc_signal< sc_lv<64> > zext_ln251_4_fu_430_p1;
    sc_signal< sc_lv<64> > zext_ln251_5_fu_445_p1;
    sc_signal< sc_lv<64> > zext_ln251_6_fu_460_p1;
    sc_signal< sc_lv<64> > zext_ln251_7_fu_475_p1;
    sc_signal< sc_lv<64> > zext_ln251_8_fu_490_p1;
    sc_signal< sc_lv<64> > zext_ln251_9_fu_505_p1;
    sc_signal< sc_lv<64> > zext_ln259_fu_846_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<10> > y_V_fu_360_p4;
    sc_signal< sc_lv<10> > y_V_1_fu_375_p4;
    sc_signal< sc_lv<10> > y_V_2_fu_390_p4;
    sc_signal< sc_lv<10> > y_V_3_fu_405_p4;
    sc_signal< sc_lv<10> > y_V_4_fu_420_p4;
    sc_signal< sc_lv<10> > y_V_5_fu_435_p4;
    sc_signal< sc_lv<10> > y_V_6_fu_450_p4;
    sc_signal< sc_lv<10> > y_V_7_fu_465_p4;
    sc_signal< sc_lv<10> > y_V_8_fu_480_p4;
    sc_signal< sc_lv<10> > y_V_9_fu_495_p4;
    sc_signal< sc_lv<18> > zext_ln44_2_fu_510_p1;
    sc_signal< sc_lv<18> > zext_ln44_3_fu_514_p1;
    sc_signal< sc_lv<18> > p_Val2_22_fu_518_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_530_p3;
    sc_signal< sc_lv<17> > add_ln746_fu_524_p2;
    sc_signal< sc_lv<17> > p_Val2_26_fu_538_p3;
    sc_signal< sc_lv<18> > zext_ln44_4_fu_550_p1;
    sc_signal< sc_lv<18> > zext_ln44_5_fu_554_p1;
    sc_signal< sc_lv<18> > p_Val2_25_fu_558_p2;
    sc_signal< sc_lv<1> > p_Result_21_fu_570_p3;
    sc_signal< sc_lv<17> > add_ln746_1_fu_564_p2;
    sc_signal< sc_lv<17> > p_Val2_27_fu_578_p3;
    sc_signal< sc_lv<18> > zext_ln785_1_fu_586_p1;
    sc_signal< sc_lv<18> > zext_ln785_fu_546_p1;
    sc_signal< sc_lv<18> > p_Val2_28_fu_590_p2;
    sc_signal< sc_lv<1> > p_Result_22_fu_596_p3;
    sc_signal< sc_lv<18> > zext_ln44_6_fu_612_p1;
    sc_signal< sc_lv<18> > zext_ln44_7_fu_616_p1;
    sc_signal< sc_lv<18> > p_Val2_31_fu_620_p2;
    sc_signal< sc_lv<1> > p_Result_23_fu_632_p3;
    sc_signal< sc_lv<17> > add_ln746_2_fu_626_p2;
    sc_signal< sc_lv<17> > p_Val2_35_fu_640_p3;
    sc_signal< sc_lv<18> > zext_ln44_8_fu_652_p1;
    sc_signal< sc_lv<18> > zext_ln44_9_fu_656_p1;
    sc_signal< sc_lv<18> > p_Val2_34_fu_660_p2;
    sc_signal< sc_lv<1> > p_Result_24_fu_672_p3;
    sc_signal< sc_lv<17> > add_ln746_3_fu_666_p2;
    sc_signal< sc_lv<17> > p_Val2_36_fu_680_p3;
    sc_signal< sc_lv<18> > zext_ln785_3_fu_688_p1;
    sc_signal< sc_lv<18> > zext_ln785_2_fu_648_p1;
    sc_signal< sc_lv<18> > p_Val2_37_fu_692_p2;
    sc_signal< sc_lv<1> > p_Result_25_fu_698_p3;
    sc_signal< sc_lv<18> > p_Val2_39_fu_706_p3;
    sc_signal< sc_lv<18> > p_Val2_38_fu_604_p3;
    sc_signal< sc_lv<18> > p_Val2_40_fu_714_p2;
    sc_signal< sc_lv<1> > p_Result_26_fu_720_p3;
    sc_signal< sc_lv<18> > zext_ln44_1_fu_739_p1;
    sc_signal< sc_lv<18> > zext_ln44_fu_736_p1;
    sc_signal< sc_lv<18> > ret_V_fu_742_p2;
    sc_signal< sc_lv<19> > lhs_V_fu_748_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_751_p1;
    sc_signal< sc_lv<19> > ret_V_1_fu_755_p2;
    sc_signal< sc_lv<18> > p_Val2_46_fu_769_p2;
    sc_signal< sc_lv<1> > p_Result_28_fu_774_p3;
    sc_signal< sc_lv<1> > p_Result_27_fu_761_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_782_p2;
    sc_signal< sc_lv<1> > xor_ln340_1_fu_800_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_794_p2;
    sc_signal< sc_lv<10> > tmp_fu_812_p4;
    sc_signal< sc_lv<1> > underflow_fu_788_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_806_p2;
    sc_signal< sc_lv<10> > select_ln340_fu_822_p3;
    sc_signal< sc_lv<10> > select_ln388_fu_830_p3;
    sc_signal< sc_lv<10> > y_V_10_fu_838_p3;
    sc_signal< sc_lv<26> > mul_ln1118_fu_985_p2;
    sc_signal< sc_lv<26> > mul_ln1118_1_fu_992_p2;
    sc_signal< sc_lv<26> > mul_ln1118_2_fu_999_p2;
    sc_signal< sc_lv<26> > mul_ln1118_3_fu_1006_p2;
    sc_signal< sc_lv<26> > mul_ln1118_4_fu_1013_p2;
    sc_signal< sc_lv<26> > mul_ln1118_5_fu_1020_p2;
    sc_signal< sc_lv<26> > mul_ln1118_6_fu_1027_p2;
    sc_signal< sc_lv<26> > mul_ln1118_7_fu_1034_p2;
    sc_signal< sc_lv<26> > mul_ln1118_8_fu_1041_p2;
    sc_signal< sc_lv<26> > mul_ln1118_9_fu_1048_p2;
    sc_signal< sc_lv<17> > mul_ln1118_fu_985_p0;
    sc_signal< sc_lv<18> > mul_ln1118_fu_985_p1;
    sc_signal< sc_lv<26> > sext_ln1116_fu_851_p1;
    sc_signal< sc_lv<17> > mul_ln1118_1_fu_992_p0;
    sc_signal< sc_lv<18> > mul_ln1118_1_fu_992_p1;
    sc_signal< sc_lv<17> > mul_ln1118_2_fu_999_p0;
    sc_signal< sc_lv<18> > mul_ln1118_2_fu_999_p1;
    sc_signal< sc_lv<17> > mul_ln1118_3_fu_1006_p0;
    sc_signal< sc_lv<18> > mul_ln1118_3_fu_1006_p1;
    sc_signal< sc_lv<17> > mul_ln1118_4_fu_1013_p0;
    sc_signal< sc_lv<18> > mul_ln1118_4_fu_1013_p1;
    sc_signal< sc_lv<17> > mul_ln1118_5_fu_1020_p0;
    sc_signal< sc_lv<18> > mul_ln1118_5_fu_1020_p1;
    sc_signal< sc_lv<17> > mul_ln1118_6_fu_1027_p0;
    sc_signal< sc_lv<18> > mul_ln1118_6_fu_1027_p1;
    sc_signal< sc_lv<17> > mul_ln1118_7_fu_1034_p0;
    sc_signal< sc_lv<18> > mul_ln1118_7_fu_1034_p1;
    sc_signal< sc_lv<17> > mul_ln1118_8_fu_1041_p0;
    sc_signal< sc_lv<18> > mul_ln1118_8_fu_1041_p1;
    sc_signal< sc_lv<17> > mul_ln1118_9_fu_1048_p0;
    sc_signal< sc_lv<18> > mul_ln1118_9_fu_1048_p1;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<26> > mul_ln1118_1_fu_992_p00;
    sc_signal< sc_lv<26> > mul_ln1118_2_fu_999_p00;
    sc_signal< sc_lv<26> > mul_ln1118_3_fu_1006_p00;
    sc_signal< sc_lv<26> > mul_ln1118_4_fu_1013_p00;
    sc_signal< sc_lv<26> > mul_ln1118_5_fu_1020_p00;
    sc_signal< sc_lv<26> > mul_ln1118_6_fu_1027_p00;
    sc_signal< sc_lv<26> > mul_ln1118_7_fu_1034_p00;
    sc_signal< sc_lv<26> > mul_ln1118_8_fu_1041_p00;
    sc_signal< sc_lv<26> > mul_ln1118_9_fu_1048_p00;
    sc_signal< sc_lv<26> > mul_ln1118_fu_985_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<17> ap_const_lv17_1FFFF;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<10> ap_const_lv10_1FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_19;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln746_1_fu_564_p2();
    void thread_add_ln746_2_fu_626_p2();
    void thread_add_ln746_3_fu_666_p2();
    void thread_add_ln746_fu_524_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_exp_table1_address0();
    void thread_exp_table1_address1();
    void thread_exp_table1_address2();
    void thread_exp_table1_address3();
    void thread_exp_table1_address4();
    void thread_exp_table1_address5();
    void thread_exp_table1_address6();
    void thread_exp_table1_address7();
    void thread_exp_table1_address8();
    void thread_exp_table1_address9();
    void thread_exp_table1_ce0();
    void thread_exp_table1_ce1();
    void thread_exp_table1_ce2();
    void thread_exp_table1_ce3();
    void thread_exp_table1_ce4();
    void thread_exp_table1_ce5();
    void thread_exp_table1_ce6();
    void thread_exp_table1_ce7();
    void thread_exp_table1_ce8();
    void thread_exp_table1_ce9();
    void thread_invert_table2_address0();
    void thread_invert_table2_ce0();
    void thread_lhs_V_fu_748_p1();
    void thread_mul_ln1118_1_fu_992_p0();
    void thread_mul_ln1118_1_fu_992_p00();
    void thread_mul_ln1118_1_fu_992_p1();
    void thread_mul_ln1118_2_fu_999_p0();
    void thread_mul_ln1118_2_fu_999_p00();
    void thread_mul_ln1118_2_fu_999_p1();
    void thread_mul_ln1118_3_fu_1006_p0();
    void thread_mul_ln1118_3_fu_1006_p00();
    void thread_mul_ln1118_3_fu_1006_p1();
    void thread_mul_ln1118_4_fu_1013_p0();
    void thread_mul_ln1118_4_fu_1013_p00();
    void thread_mul_ln1118_4_fu_1013_p1();
    void thread_mul_ln1118_5_fu_1020_p0();
    void thread_mul_ln1118_5_fu_1020_p00();
    void thread_mul_ln1118_5_fu_1020_p1();
    void thread_mul_ln1118_6_fu_1027_p0();
    void thread_mul_ln1118_6_fu_1027_p00();
    void thread_mul_ln1118_6_fu_1027_p1();
    void thread_mul_ln1118_7_fu_1034_p0();
    void thread_mul_ln1118_7_fu_1034_p00();
    void thread_mul_ln1118_7_fu_1034_p1();
    void thread_mul_ln1118_8_fu_1041_p0();
    void thread_mul_ln1118_8_fu_1041_p00();
    void thread_mul_ln1118_8_fu_1041_p1();
    void thread_mul_ln1118_9_fu_1048_p0();
    void thread_mul_ln1118_9_fu_1048_p00();
    void thread_mul_ln1118_9_fu_1048_p1();
    void thread_mul_ln1118_fu_985_p0();
    void thread_mul_ln1118_fu_985_p00();
    void thread_mul_ln1118_fu_985_p1();
    void thread_or_ln340_fu_806_p2();
    void thread_p_Result_21_fu_570_p3();
    void thread_p_Result_22_fu_596_p3();
    void thread_p_Result_23_fu_632_p3();
    void thread_p_Result_24_fu_672_p3();
    void thread_p_Result_25_fu_698_p3();
    void thread_p_Result_26_fu_720_p3();
    void thread_p_Result_27_fu_761_p3();
    void thread_p_Result_28_fu_774_p3();
    void thread_p_Result_s_fu_530_p3();
    void thread_p_Val2_22_fu_518_p2();
    void thread_p_Val2_25_fu_558_p2();
    void thread_p_Val2_26_fu_538_p3();
    void thread_p_Val2_27_fu_578_p3();
    void thread_p_Val2_28_fu_590_p2();
    void thread_p_Val2_31_fu_620_p2();
    void thread_p_Val2_34_fu_660_p2();
    void thread_p_Val2_35_fu_640_p3();
    void thread_p_Val2_36_fu_680_p3();
    void thread_p_Val2_37_fu_692_p2();
    void thread_p_Val2_38_fu_604_p3();
    void thread_p_Val2_39_fu_706_p3();
    void thread_p_Val2_40_fu_714_p2();
    void thread_p_Val2_44_fu_728_p3();
    void thread_p_Val2_46_fu_769_p2();
    void thread_res_0_V();
    void thread_res_0_V_ap_vld();
    void thread_res_1_V();
    void thread_res_1_V_ap_vld();
    void thread_res_2_V();
    void thread_res_2_V_ap_vld();
    void thread_res_3_V();
    void thread_res_3_V_ap_vld();
    void thread_res_4_V();
    void thread_res_4_V_ap_vld();
    void thread_res_5_V();
    void thread_res_5_V_ap_vld();
    void thread_res_6_V();
    void thread_res_6_V_ap_vld();
    void thread_res_7_V();
    void thread_res_7_V_ap_vld();
    void thread_res_8_V();
    void thread_res_8_V_ap_vld();
    void thread_res_9_V();
    void thread_res_9_V_ap_vld();
    void thread_ret_V_1_fu_755_p2();
    void thread_ret_V_fu_742_p2();
    void thread_rhs_V_fu_751_p1();
    void thread_select_ln340_fu_822_p3();
    void thread_select_ln388_fu_830_p3();
    void thread_sext_ln1116_fu_851_p1();
    void thread_tmp_fu_812_p4();
    void thread_underflow_fu_788_p2();
    void thread_xor_ln340_1_fu_800_p2();
    void thread_xor_ln340_fu_794_p2();
    void thread_xor_ln786_fu_782_p2();
    void thread_y_V_10_fu_838_p3();
    void thread_y_V_1_fu_375_p4();
    void thread_y_V_2_fu_390_p4();
    void thread_y_V_3_fu_405_p4();
    void thread_y_V_4_fu_420_p4();
    void thread_y_V_5_fu_435_p4();
    void thread_y_V_6_fu_450_p4();
    void thread_y_V_7_fu_465_p4();
    void thread_y_V_8_fu_480_p4();
    void thread_y_V_9_fu_495_p4();
    void thread_y_V_fu_360_p4();
    void thread_zext_ln251_1_fu_385_p1();
    void thread_zext_ln251_2_fu_400_p1();
    void thread_zext_ln251_3_fu_415_p1();
    void thread_zext_ln251_4_fu_430_p1();
    void thread_zext_ln251_5_fu_445_p1();
    void thread_zext_ln251_6_fu_460_p1();
    void thread_zext_ln251_7_fu_475_p1();
    void thread_zext_ln251_8_fu_490_p1();
    void thread_zext_ln251_9_fu_505_p1();
    void thread_zext_ln251_fu_370_p1();
    void thread_zext_ln259_fu_846_p1();
    void thread_zext_ln44_1_fu_739_p1();
    void thread_zext_ln44_2_fu_510_p1();
    void thread_zext_ln44_3_fu_514_p1();
    void thread_zext_ln44_4_fu_550_p1();
    void thread_zext_ln44_5_fu_554_p1();
    void thread_zext_ln44_6_fu_612_p1();
    void thread_zext_ln44_7_fu_616_p1();
    void thread_zext_ln44_8_fu_652_p1();
    void thread_zext_ln44_9_fu_656_p1();
    void thread_zext_ln44_fu_736_p1();
    void thread_zext_ln785_1_fu_586_p1();
    void thread_zext_ln785_2_fu_648_p1();
    void thread_zext_ln785_3_fu_688_p1();
    void thread_zext_ln785_fu_546_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
