module clk_wiz_0(
    clk_in1,  
    clk_out1, 
    reset,    
    locked    
);
  input clk_in1;  
  output clk_out1; 
  input reset;     
  output locked;   
endmodule