// Seed: 1742235653
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output tri id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input supply1 id_11,
    input tri id_12,
    output wand id_13,
    output wand id_14,
    output supply0 id_15
);
  wire id_17;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_2 = 32'd84,
    parameter id_4 = 32'd76,
    parameter id_7 = 32'd42
) (
    input tri1 id_0,
    input supply0 _id_1,
    output supply1 _id_2,
    input wor id_3,
    input wor _id_4,
    output supply0 id_5
);
  assign id_5 = id_1 == -1;
  logic [-1 : id_1] _id_7;
  wor id_8;
  logic [1  -  id_2 : id_4] id_9;
  ;
  wire ["" : "" ==  id_7] id_10;
  wire id_11;
  assign id_8 = id_9;
  assign id_8 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_0,
      id_0,
      id_5,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_11 = 0;
endmodule
