{
  "design": {
    "design_info": {
      "boundary_crc": "0xEF0F8C9B83BC556D",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../Test.gen/sources_1/bd/pipeline",
      "name": "pipeline",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "rv_pl_0": "",
      "clk_wiz": ""
    },
    "ports": {
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "pipeline_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "rv_pl_0": {
        "vlnv": "xilinx.com:module_ref:rv_pl:1.0",
        "xci_name": "pipeline_rv_pl_0_0",
        "xci_path": "ip\\pipeline_rv_pl_0_0\\pipeline_rv_pl_0_0.xci",
        "inst_hier_path": "rv_pl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rv_pl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "inst_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "inst_rdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_wdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data_rdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_we": {
            "direction": "O"
          },
          "done": {
            "direction": "O"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "pipeline_clk_wiz_0",
        "xci_path": "ip\\pipeline_clk_wiz_0\\pipeline_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz"
      }
    },
    "nets": {
      "clk_100MHz_1": {
        "ports": [
          "clk_100MHz",
          "clk_wiz/clk_in1"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "rv_pl_0/clk"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "clk_wiz/reset"
        ]
      }
    }
  }
}