{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  1 12:45:28 2011 " "Info: Processing started: Wed Jun  1 12:45:28 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } } { "/usr/quartus/linux64/Assignment Editor.qase" "" { Assignment "/usr/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register rs232in:inst\|R_baud\[1\] register rs232in:inst\|R_baud\[12\] 336.36 MHz 2.973 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 336.36 MHz between source register \"rs232in:inst\|R_baud\[1\]\" and destination register \"rs232in:inst\|R_baud\[12\]\" (period= 2.973 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.759 ns + Longest register register " "Info: + Longest register to register delay is 2.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232in:inst\|R_baud\[1\] 1 REG LCFF_X61_Y34_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 3; REG Node = 'rs232in:inst\|R_baud\[1\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { rs232in:inst|R_baud[1] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.393 ns) 0.895 ns rs232in:inst\|Add0~3 2 COMB LCCOMB_X62_Y34_N6 2 " "Info: 2: + IC(0.502 ns) + CELL(0.393 ns) = 0.895 ns; Loc. = LCCOMB_X62_Y34_N6; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~3'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.895 ns" { rs232in:inst|R_baud[1] rs232in:inst|Add0~3 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.966 ns rs232in:inst\|Add0~5 3 COMB LCCOMB_X62_Y34_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.966 ns; Loc. = LCCOMB_X62_Y34_N8; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~5'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { rs232in:inst|Add0~3 rs232in:inst|Add0~5 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.037 ns rs232in:inst\|Add0~7 4 COMB LCCOMB_X62_Y34_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.037 ns; Loc. = LCCOMB_X62_Y34_N10; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~7'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { rs232in:inst|Add0~5 rs232in:inst|Add0~7 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.108 ns rs232in:inst\|Add0~9 5 COMB LCCOMB_X62_Y34_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.108 ns; Loc. = LCCOMB_X62_Y34_N12; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~9'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { rs232in:inst|Add0~7 rs232in:inst|Add0~9 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.267 ns rs232in:inst\|Add0~11 6 COMB LCCOMB_X62_Y34_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.267 ns; Loc. = LCCOMB_X62_Y34_N14; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~11'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.159 ns" { rs232in:inst|Add0~9 rs232in:inst|Add0~11 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.338 ns rs232in:inst\|Add0~13 7 COMB LCCOMB_X62_Y34_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.338 ns; Loc. = LCCOMB_X62_Y34_N16; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~13'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { rs232in:inst|Add0~11 rs232in:inst|Add0~13 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.409 ns rs232in:inst\|Add0~15 8 COMB LCCOMB_X62_Y34_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.409 ns; Loc. = LCCOMB_X62_Y34_N18; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~15'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { rs232in:inst|Add0~13 rs232in:inst|Add0~15 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.480 ns rs232in:inst\|Add0~17 9 COMB LCCOMB_X62_Y34_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.480 ns; Loc. = LCCOMB_X62_Y34_N20; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~17'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { rs232in:inst|Add0~15 rs232in:inst|Add0~17 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.551 ns rs232in:inst\|Add0~19 10 COMB LCCOMB_X62_Y34_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.551 ns; Loc. = LCCOMB_X62_Y34_N22; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~19'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { rs232in:inst|Add0~17 rs232in:inst|Add0~19 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.622 ns rs232in:inst\|Add0~21 11 COMB LCCOMB_X62_Y34_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.622 ns; Loc. = LCCOMB_X62_Y34_N24; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~21'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { rs232in:inst|Add0~19 rs232in:inst|Add0~21 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.693 ns rs232in:inst\|Add0~23 12 COMB LCCOMB_X62_Y34_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.693 ns; Loc. = LCCOMB_X62_Y34_N26; Fanout = 2; COMB Node = 'rs232in:inst\|Add0~23'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.071 ns" { rs232in:inst|Add0~21 rs232in:inst|Add0~23 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.103 ns rs232in:inst\|Add0~24 13 COMB LCCOMB_X62_Y34_N28 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 2.103 ns; Loc. = LCCOMB_X62_Y34_N28; Fanout = 1; COMB Node = 'rs232in:inst\|Add0~24'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.410 ns" { rs232in:inst|Add0~23 rs232in:inst|Add0~24 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.149 ns) 2.675 ns rs232in:inst\|R_baud~12 14 COMB LCCOMB_X61_Y34_N12 1 " "Info: 14: + IC(0.423 ns) + CELL(0.149 ns) = 2.675 ns; Loc. = LCCOMB_X61_Y34_N12; Fanout = 1; COMB Node = 'rs232in:inst\|R_baud~12'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.572 ns" { rs232in:inst|Add0~24 rs232in:inst|R_baud~12 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.759 ns rs232in:inst\|R_baud\[12\] 15 REG LCFF_X61_Y34_N13 3 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 2.759 ns; Loc. = LCFF_X61_Y34_N13; Fanout = 3; REG Node = 'rs232in:inst\|R_baud\[12\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { rs232in:inst|R_baud~12 rs232in:inst|R_baud[12] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.834 ns ( 66.47 % ) " "Info: Total cell delay = 1.834 ns ( 66.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 33.53 % ) " "Info: Total interconnect delay = 0.925 ns ( 33.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.759 ns" { rs232in:inst|R_baud[1] rs232in:inst|Add0~3 rs232in:inst|Add0~5 rs232in:inst|Add0~7 rs232in:inst|Add0~9 rs232in:inst|Add0~11 rs232in:inst|Add0~13 rs232in:inst|Add0~15 rs232in:inst|Add0~17 rs232in:inst|Add0~19 rs232in:inst|Add0~21 rs232in:inst|Add0~23 rs232in:inst|Add0~24 rs232in:inst|R_baud~12 rs232in:inst|R_baud[12] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.759 ns" { rs232in:inst|R_baud[1] {} rs232in:inst|Add0~3 {} rs232in:inst|Add0~5 {} rs232in:inst|Add0~7 {} rs232in:inst|Add0~9 {} rs232in:inst|Add0~11 {} rs232in:inst|Add0~13 {} rs232in:inst|Add0~15 {} rs232in:inst|Add0~17 {} rs232in:inst|Add0~19 {} rs232in:inst|Add0~21 {} rs232in:inst|Add0~23 {} rs232in:inst|Add0~24 {} rs232in:inst|R_baud~12 {} rs232in:inst|R_baud[12] {} } { 0.000ns 0.502ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.423ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.799 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 142 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.537 ns) 2.799 ns rs232in:inst\|R_baud\[12\] 3 REG LCFF_X61_Y34_N13 3 " "Info: 3: + IC(1.191 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X61_Y34_N13; Fanout = 3; REG Node = 'rs232in:inst\|R_baud\[12\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.728 ns" { CLK~clkctrl rs232in:inst|R_baud[12] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.45 % ) " "Info: Total cell delay = 1.496 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.303 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.799 ns" { CLK CLK~clkctrl rs232in:inst|R_baud[12] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.799 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_baud[12] {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.799 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 142 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.537 ns) 2.799 ns rs232in:inst\|R_baud\[1\] 3 REG LCFF_X61_Y34_N27 3 " "Info: 3: + IC(1.191 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 3; REG Node = 'rs232in:inst\|R_baud\[1\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.728 ns" { CLK~clkctrl rs232in:inst|R_baud[1] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.45 % ) " "Info: Total cell delay = 1.496 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.303 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.799 ns" { CLK CLK~clkctrl rs232in:inst|R_baud[1] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.799 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_baud[1] {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.799 ns" { CLK CLK~clkctrl rs232in:inst|R_baud[12] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.799 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_baud[12] {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.799 ns" { CLK CLK~clkctrl rs232in:inst|R_baud[1] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.799 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_baud[1] {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.759 ns" { rs232in:inst|R_baud[1] rs232in:inst|Add0~3 rs232in:inst|Add0~5 rs232in:inst|Add0~7 rs232in:inst|Add0~9 rs232in:inst|Add0~11 rs232in:inst|Add0~13 rs232in:inst|Add0~15 rs232in:inst|Add0~17 rs232in:inst|Add0~19 rs232in:inst|Add0~21 rs232in:inst|Add0~23 rs232in:inst|Add0~24 rs232in:inst|R_baud~12 rs232in:inst|R_baud[12] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.759 ns" { rs232in:inst|R_baud[1] {} rs232in:inst|Add0~3 {} rs232in:inst|Add0~5 {} rs232in:inst|Add0~7 {} rs232in:inst|Add0~9 {} rs232in:inst|Add0~11 {} rs232in:inst|Add0~13 {} rs232in:inst|Add0~15 {} rs232in:inst|Add0~17 {} rs232in:inst|Add0~19 {} rs232in:inst|Add0~21 {} rs232in:inst|Add0~23 {} rs232in:inst|Add0~24 {} rs232in:inst|R_baud~12 {} rs232in:inst|R_baud[12] {} } { 0.000ns 0.502ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.423ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.799 ns" { CLK CLK~clkctrl rs232in:inst|R_baud[12] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.799 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_baud[12] {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.799 ns" { CLK CLK~clkctrl rs232in:inst|R_baud[1] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.799 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_baud[1] {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs232in:inst\|state.WAIT_1P5B RX CLK 5.484 ns register " "Info: tsu for register \"rs232in:inst\|state.WAIT_1P5B\" (data pin = \"RX\", clock pin = \"CLK\") is 5.484 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.319 ns + Longest pin register " "Info: + Longest pin to register delay is 8.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RX 1 PIN PIN_D21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 368 -336 -168 384 "RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.002 ns) + CELL(0.275 ns) 7.117 ns rs232in:inst\|Selector1~0 2 COMB LCCOMB_X63_Y34_N6 1 " "Info: 2: + IC(6.002 ns) + CELL(0.275 ns) = 7.117 ns; Loc. = LCCOMB_X63_Y34_N6; Fanout = 1; COMB Node = 'rs232in:inst\|Selector1~0'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.277 ns" { RX rs232in:inst|Selector1~0 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.438 ns) 8.235 ns rs232in:inst\|Selector1~1 3 COMB LCCOMB_X61_Y34_N24 1 " "Info: 3: + IC(0.680 ns) + CELL(0.438 ns) = 8.235 ns; Loc. = LCCOMB_X61_Y34_N24; Fanout = 1; COMB Node = 'rs232in:inst\|Selector1~1'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.118 ns" { rs232in:inst|Selector1~0 rs232in:inst|Selector1~1 } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.319 ns rs232in:inst\|state.WAIT_1P5B 4 REG LCFF_X61_Y34_N25 7 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.319 ns; Loc. = LCFF_X61_Y34_N25; Fanout = 7; REG Node = 'rs232in:inst\|state.WAIT_1P5B'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { rs232in:inst|Selector1~1 rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.637 ns ( 19.68 % ) " "Info: Total cell delay = 1.637 ns ( 19.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.682 ns ( 80.32 % ) " "Info: Total interconnect delay = 6.682 ns ( 80.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.319 ns" { RX rs232in:inst|Selector1~0 rs232in:inst|Selector1~1 rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "8.319 ns" { RX {} RX~combout {} rs232in:inst|Selector1~0 {} rs232in:inst|Selector1~1 {} rs232in:inst|state.WAIT_1P5B {} } { 0.000ns 0.000ns 6.002ns 0.680ns 0.000ns } { 0.000ns 0.840ns 0.275ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 52 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.799 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 142 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.191 ns) + CELL(0.537 ns) 2.799 ns rs232in:inst\|state.WAIT_1P5B 3 REG LCFF_X61_Y34_N25 7 " "Info: 3: + IC(1.191 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X61_Y34_N25; Fanout = 7; REG Node = 'rs232in:inst\|state.WAIT_1P5B'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.728 ns" { CLK~clkctrl rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.45 % ) " "Info: Total cell delay = 1.496 ns ( 53.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.303 ns ( 46.55 % ) " "Info: Total interconnect delay = 1.303 ns ( 46.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.799 ns" { CLK CLK~clkctrl rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.799 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.WAIT_1P5B {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "8.319 ns" { RX rs232in:inst|Selector1~0 rs232in:inst|Selector1~1 rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "8.319 ns" { RX {} RX~combout {} rs232in:inst|Selector1~0 {} rs232in:inst|Selector1~1 {} rs232in:inst|state.WAIT_1P5B {} } { 0.000ns 0.000ns 6.002ns 0.680ns 0.000ns } { 0.000ns 0.840ns 0.275ns 0.438ns 0.084ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.799 ns" { CLK CLK~clkctrl rs232in:inst|state.WAIT_1P5B } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.799 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|state.WAIT_1P5B {} } { 0.000ns 0.000ns 0.112ns 1.191ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK D\[6\] busToRS232:inst2\|R_32\[30\] 10.383 ns register " "Info: tco from clock \"CLK\" to destination pin \"D\[6\]\" through register \"busToRS232:inst2\|R_32\[30\]\" is 10.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.807 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 142 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.199 ns) + CELL(0.537 ns) 2.807 ns busToRS232:inst2\|R_32\[30\] 3 REG LCFF_X61_Y33_N13 2 " "Info: 3: + IC(1.199 ns) + CELL(0.537 ns) = 2.807 ns; Loc. = LCFF_X61_Y33_N13; Fanout = 2; REG Node = 'busToRS232:inst2\|R_32\[30\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.736 ns" { CLK~clkctrl busToRS232:inst2|R_32[30] } "NODE_NAME" } } { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/busToRS232.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.30 % ) " "Info: Total cell delay = 1.496 ns ( 53.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.311 ns ( 46.70 % ) " "Info: Total interconnect delay = 1.311 ns ( 46.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.807 ns" { CLK CLK~clkctrl busToRS232:inst2|R_32[30] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.807 ns" { CLK {} CLK~combout {} CLK~clkctrl {} busToRS232:inst2|R_32[30] {} } { 0.000ns 0.000ns 0.112ns 1.199ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/busToRS232.vhd" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.326 ns + Longest register pin " "Info: + Longest register to pin delay is 7.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns busToRS232:inst2\|R_32\[30\] 1 REG LCFF_X61_Y33_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y33_N13; Fanout = 2; REG Node = 'busToRS232:inst2\|R_32\[30\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { busToRS232:inst2|R_32[30] } "NODE_NAME" } } { "busToRS232.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/busToRS232.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.714 ns) + CELL(2.612 ns) 7.326 ns D\[6\] 2 PIN PIN_AA24 0 " "Info: 2: + IC(4.714 ns) + CELL(2.612 ns) = 7.326 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'D\[6\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.326 ns" { busToRS232:inst2|R_32[30] D[6] } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 440 640 816 456 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 35.65 % ) " "Info: Total cell delay = 2.612 ns ( 35.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.714 ns ( 64.35 % ) " "Info: Total interconnect delay = 4.714 ns ( 64.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.326 ns" { busToRS232:inst2|R_32[30] D[6] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.326 ns" { busToRS232:inst2|R_32[30] {} D[6] {} } { 0.000ns 4.714ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.807 ns" { CLK CLK~clkctrl busToRS232:inst2|R_32[30] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.807 ns" { CLK {} CLK~combout {} CLK~clkctrl {} busToRS232:inst2|R_32[30] {} } { 0.000ns 0.000ns 0.112ns 1.199ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.326 ns" { busToRS232:inst2|R_32[30] D[6] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.326 ns" { busToRS232:inst2|R_32[30] {} D[6] {} } { 0.000ns 4.714ns } { 0.000ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs232in:inst\|R_sh\[7\] RX CLK -4.229 ns register " "Info: th for register \"rs232in:inst\|R_sh\[7\]\" (data pin = \"RX\", clock pin = \"CLK\") is -4.229 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.797 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns CLK 1 CLK PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.112 ns) + CELL(0.000 ns) 1.071 ns CLK~clkctrl 2 COMB CLKCTRL_G14 142 " "Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.112 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 216 -352 -184 232 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.537 ns) 2.797 ns rs232in:inst\|R_sh\[7\] 3 REG LCFF_X60_Y34_N31 2 " "Info: 3: + IC(1.189 ns) + CELL(0.537 ns) = 2.797 ns; Loc. = LCFF_X60_Y34_N31; Fanout = 2; REG Node = 'rs232in:inst\|R_sh\[7\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "1.726 ns" { CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 53.49 % ) " "Info: Total cell delay = 1.496 ns ( 53.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 46.51 % ) " "Info: Total interconnect delay = 1.301 ns ( 46.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.797 ns" { CLK CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.797 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 0.112ns 1.189ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.292 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns RX 1 PIN PIN_D21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "" { RX } "NODE_NAME" } } { "Schema.bdf" "" { Schematic "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/Schema.bdf" { { 368 -336 -168 384 "RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.219 ns) + CELL(0.149 ns) 7.208 ns rs232in:inst\|R_sh\[7\]~feeder 2 COMB LCCOMB_X60_Y34_N30 1 " "Info: 2: + IC(6.219 ns) + CELL(0.149 ns) = 7.208 ns; Loc. = LCCOMB_X60_Y34_N30; Fanout = 1; COMB Node = 'rs232in:inst\|R_sh\[7\]~feeder'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "6.368 ns" { RX rs232in:inst|R_sh[7]~feeder } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.292 ns rs232in:inst\|R_sh\[7\] 3 REG LCFF_X60_Y34_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.292 ns; Loc. = LCFF_X60_Y34_N31; Fanout = 2; REG Node = 'rs232in:inst\|R_sh\[7\]'" {  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "0.084 ns" { rs232in:inst|R_sh[7]~feeder rs232in:inst|R_sh[7] } "NODE_NAME" } } { "rs232in.vhd" "" { Text "/disk/svr216/sdc1/nfi/gaetan.renaudeau/vhdl-projet/src/rs232in.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.073 ns ( 14.71 % ) " "Info: Total cell delay = 1.073 ns ( 14.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.219 ns ( 85.29 % ) " "Info: Total interconnect delay = 6.219 ns ( 85.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.292 ns" { RX rs232in:inst|R_sh[7]~feeder rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.292 ns" { RX {} RX~combout {} rs232in:inst|R_sh[7]~feeder {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 6.219ns 0.000ns } { 0.000ns 0.840ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "2.797 ns" { CLK CLK~clkctrl rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "2.797 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 0.112ns 1.189ns } { 0.000ns 0.959ns 0.000ns 0.537ns } "" } } { "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/usr/quartus/linux64/TimingClosureFloorplan.fld" "" "7.292 ns" { RX rs232in:inst|R_sh[7]~feeder rs232in:inst|R_sh[7] } "NODE_NAME" } } { "/usr/quartus/linux64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/quartus/linux64/Technology_Viewer.qrui" "7.292 ns" { RX {} RX~combout {} rs232in:inst|R_sh[7]~feeder {} rs232in:inst|R_sh[7] {} } { 0.000ns 0.000ns 6.219ns 0.000ns } { 0.000ns 0.840ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Info: Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  1 12:45:28 2011 " "Info: Processing ended: Wed Jun  1 12:45:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
