Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_039.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3451537 heartbeat IPC: 2.89726 cumulative IPC: 2.89726 (Simulation time: 0 hr 3 min 18 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6896098 heartbeat IPC: 2.90313 cumulative IPC: 2.90019 (Simulation time: 0 hr 6 min 58 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10342478 heartbeat IPC: 2.9016 cumulative IPC: 2.90066 (Simulation time: 0 hr 10 min 39 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13784264 heartbeat IPC: 2.90547 cumulative IPC: 2.90186 (Simulation time: 0 hr 13 min 57 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17225438 heartbeat IPC: 2.90598 cumulative IPC: 2.90268 (Simulation time: 0 hr 17 min 6 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17225438 (Simulation time: 0 hr 17 min 6 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23022300 heartbeat IPC: 1.72507 cumulative IPC: 1.72507 (Simulation time: 0 hr 20 min 10 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 28817023 heartbeat IPC: 1.72571 cumulative IPC: 1.72539 (Simulation time: 0 hr 23 min 10 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 34608158 heartbeat IPC: 1.72678 cumulative IPC: 1.72585 (Simulation time: 0 hr 26 min 4 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 40397829 heartbeat IPC: 1.72721 cumulative IPC: 1.72619 (Simulation time: 0 hr 28 min 5 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 46191996 heartbeat IPC: 1.72587 cumulative IPC: 1.72613 (Simulation time: 0 hr 29 min 20 sec) 
Finished CPU 0 instructions: 50000001 cycles: 28966558 cumulative IPC: 1.72613 (Simulation time: 0 hr 29 min 20 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.72613 instructions: 50000001 cycles: 28966558
L1D TOTAL     ACCESS:   19899457  HIT:   19404724  MISS:     494733
L1D LOAD      ACCESS:    6498758  HIT:    6277148  MISS:     221610
L1D RFO       ACCESS:    7090174  HIT:    7023238  MISS:      66936
L1D PREFETCH  ACCESS:    6310525  HIT:    6104338  MISS:     206187
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6514956  ISSUED:    6381967  USEFUL:      50025  USELESS:     156166
L1D AVERAGE MISS LATENCY: 15.0948 cycles
L1I TOTAL     ACCESS:   19566650  HIT:   14362822  MISS:    5203828
L1I LOAD      ACCESS:    9353528  HIT:    9284239  MISS:      69289
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   10213122  HIT:    5078583  MISS:    5134539
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10886445  ISSUED:   10513019  USEFUL:    4198187  USELESS:     936365
L1I AVERAGE MISS LATENCY: 14.6318 cycles
L2C TOTAL     ACCESS:    8187577  HIT:    8187498  MISS:         79
L2C LOAD      ACCESS:     286181  HIT:     286175  MISS:          6
L2C RFO       ACCESS:      66752  HIT:      66752  MISS:          0
L2C PREFETCH  ACCESS:    7654566  HIT:    7654496  MISS:         70
L2C WRITEBACK ACCESS:     180078  HIT:     180075  MISS:          3
L2C PREFETCH  REQUESTED:    5451421  ISSUED:    5447944  USEFUL:          1  USELESS:          5
L2C AVERAGE MISS LATENCY: 40.1392 cycles
LLC TOTAL     ACCESS:     823369  HIT:     822905  MISS:        464
LLC LOAD      ACCESS:          6  HIT:          5  MISS:          1
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:     823357  HIT:     822894  MISS:        463
LLC WRITEBACK ACCESS:          6  HIT:          6  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          2  USELESS:          0
LLC AVERAGE MISS LATENCY: 174.241 cycles
Major fault: 0 Minor fault: 357
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         55  ROW_BUFFER_MISS:        409
 DBUS_CONGESTED:         41
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.9091% MPKI: 0.1547 Average ROB Occupancy at Mispredict: 302.896

Branch types
NOT_BRANCH: 41494970 82.9899%
BRANCH_DIRECT_JUMP: 491308 0.982616%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5595255 11.1905%
BRANCH_DIRECT_CALL: 1028408 2.05682%
BRANCH_INDIRECT_CALL: 180756 0.361512%
BRANCH_RETURN: 1209170 2.41834%
BRANCH_OTHER: 0 0%

