{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1583347997493 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1583347997493 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1583347997494 ""}
{ "Info" "" "" "2020.03.04.22:53:35 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2020.03.04.22:53:35 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1583348015566 ""}
{ "Info" "" "" "2020.03.04.22:53:35 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2020.03.04.22:53:35 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1583348015575 ""}
{ "Info" "soc_system_generation.rpt" "" "2020.03.04.22:53:53 Info: Saving generation log to /home/cuntflaps/repos/fossbot-hw/soc_system" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Saving generation log to /home/cuntflaps/repos/fossbot-hw/soc_system" 0 0 "Shell" 0 -1 1583348033592 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Starting: Create simulation model" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1583348033592 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEBA6U23I7" "" "2020.03.04.22:53:53 Info: qsys-generate /home/cuntflaps/repos/fossbot-hw/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/cuntflaps/repos/fossbot-hw/soc_system" {  } {  } 0 0 "2020.03.04.22:53:53 Info: qsys-generate /home/cuntflaps/repos/fossbot-hw/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/cuntflaps/repos/fossbot-hw/soc_system" 0 0 "Shell" 0 -1 1583348033595 ""}
{ "Info" "soc_system.qsys" "" "2020.03.04.22:53:53 Info: Loading fossbot-hw" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Loading fossbot-hw" 0 0 "Shell" 0 -1 1583348033620 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Reading input file" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Reading input file" 0 0 "Shell" 0 -1 1583348033642 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1583348033645 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1583348033645 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1583348033646 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1583348033646 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1583348033647 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1583348033647 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1583348033648 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1583348033648 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1583348033649 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1583348033649 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1583348033650 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1583348033650 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1583348033651 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1583348033654 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1583348033660 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1583348033661 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1583348033662 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1583348033662 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1583348033663 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1583348033663 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1583348033664 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1583348033664 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1583348033665 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1583348033665 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Building connections" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Building connections" 0 0 "Shell" 0 -1 1583348033666 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Parameterizing connections" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1583348033669 ""}
{ "Info" "" "" "2020.03.04.22:53:53 Info: Validating" {  } {  } 0 0 "2020.03.04.22:53:53 Info: Validating" 0 0 "Shell" 0 -1 1583348033670 ""}
{ "Info" "" "" "2020.03.04.22:53:59 Info: Done reading input file" {  } {  } 0 0 "2020.03.04.22:53:59 Info: Done reading input file" 0 0 "Shell" 0 -1 1583348039667 ""}
{ "Info" "" "" "2020.03.04.22:54:01 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.03.04.22:54:01 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1583348041529 ""}
{ "Info" "" "" "2020.03.04.22:54:01 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.03.04.22:54:01 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1583348041529 ""}
{ "Info" "" "" "2020.03.04.22:54:01 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.03.04.22:54:01 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1583348041529 ""}
{ "Info" "" "" "2020.03.04.22:54:01 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.03.04.22:54:01 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1583348041530 ""}
{ "Info" "" "" "2020.03.04.22:54:01 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.03.04.22:54:01 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1583348041535 ""}
{ "Info" "" "" "2020.03.04.22:54:01 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.03.04.22:54:01 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1583348041536 ""}
{ "Info" "" "" "2020.03.04.22:54:01 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.03.04.22:54:01 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1583348041536 ""}
{ "Info" "" "" "2020.03.04.22:54:03 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2020.03.04.22:54:03 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1583348043311 ""}
{ "Info" "" "" "2020.03.04.22:54:06 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2020.03.04.22:54:06 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1583348046244 ""}
{ "Info" "" "" "2020.03.04.22:54:07 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.03.04.22:54:07 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1583348047785 ""}
{ "Info" "" "" "2020.03.04.22:54:08 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2020.03.04.22:54:08 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1583348048101 ""}
{ "Info" "" "" "2020.03.04.22:54:08 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.03.04.22:54:08 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1583348048101 ""}
{ "Info" "" "" "2020.03.04.22:54:08 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.03.04.22:54:08 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1583348048102 ""}
{ "Info" "" "" "2020.03.04.22:54:08 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2020.03.04.22:54:08 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1583348048102 ""}
{ "Warning" "" "" "2020.03.04.22:54:08 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.03.04.22:54:08 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1583348048349 ""}
{ "Warning" "" "" "2020.03.04.22:54:08 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.03.04.22:54:08 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1583348048349 ""}
{ "Warning" "" "" "2020.03.04.22:54:08 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2020.03.04.22:54:08 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1583348048351 ""}
{ "Warning" "" "" "2020.03.04.22:54:08 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2020.03.04.22:54:08 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1583348048351 ""}
{ "Info" "" "" "2020.03.04.22:54:12 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2020.03.04.22:54:12 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1583348052179 ""}
{ "Info" "  ]" "" "2020.03.04.22:54:12 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'\n2020.03.04.22:54:12 Info: button_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8325_2225766493255978181.dir/0003_button_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8325_2225766493255978181.dir/0003_button_pio_gen" {  } {  } 0 0 "2020.03.04.22:54:12 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'\n2020.03.04.22:54:12 Info: button_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8325_2225766493255978181.dir/0003_button_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0003_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8325_2225766493255978181.dir/0003_button_pio_gen" 0 0 "Shell" 0 -1 1583348052218 ""}
{ "Info" "" "" "2020.03.04.22:54:12 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.03.04.22:54:12 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1583348052393 ""}
{ "Info" "" "" "2020.03.04.22:54:12 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.03.04.22:54:12 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1583348052396 ""}
{ "Info" "" "" "2020.03.04.22:54:12 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.03.04.22:54:12 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1583348052399 ""}
{ "Info" "  ]" "" "2020.03.04.22:54:12 Info: dipsw_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8325_2225766493255978181.dir/0004_dipsw_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8325_2225766493255978181.dir/0004_dipsw_pio_gen" {  } {  } 0 0 "2020.03.04.22:54:12 Info: dipsw_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8325_2225766493255978181.dir/0004_dipsw_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0004_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8325_2225766493255978181.dir/0004_dipsw_pio_gen" 0 0 "Shell" 0 -1 1583348052399 ""}
{ "Info" "" "" "2020.03.04.22:54:12 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'\n2020.03.04.22:54:12 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2020.03.04.22:54:12 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'\n2020.03.04.22:54:12 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1583348052600 ""}
{ "Info" "" "" "2020.03.04.22:54:12 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2020.03.04.22:54:12 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1583348052738 ""}
{ "Info" "" "" "2020.03.04.22:54:12 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.03.04.22:54:12 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1583348052740 ""}
{ "Info" "" "" "2020.03.04.22:54:13 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.03.04.22:54:13 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1583348053529 ""}
{ "Info" "" "" "2020.03.04.22:54:14 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.03.04.22:54:14 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1583348054082 ""}
{ "Info" "" "" "2020.03.04.22:54:15 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.03.04.22:54:15 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1583348055224 ""}
{ "Info" "" "" "2020.03.04.22:54:15 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.03.04.22:54:15 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1583348055228 ""}
{ "Info" "  ]" "" "2020.03.04.22:54:15 Info: jtag_uart:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8325_2225766493255978181.dir/0005_jtag_uart_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8325_2225766493255978181.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2020.03.04.22:54:15 Info: jtag_uart:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8325_2225766493255978181.dir/0005_jtag_uart_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8325_2225766493255978181.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1583348055228 ""}
{ "Info" "" "" "2020.03.04.22:54:15 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'\n2020.03.04.22:54:15 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.03.04.22:54:15 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'\n2020.03.04.22:54:15 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1583348055479 ""}
{ "Info" "" "" "2020.03.04.22:54:15 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.03.04.22:54:15 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1583348055483 ""}
{ "Info" "  ]" "" "2020.03.04.22:54:15 Info: led_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8325_2225766493255978181.dir/0006_led_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8325_2225766493255978181.dir/0006_led_pio_gen" {  } {  } 0 0 "2020.03.04.22:54:15 Info: led_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8325_2225766493255978181.dir/0006_led_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8325_2225766493255978181.dir/0006_led_pio_gen" 0 0 "Shell" 0 -1 1583348055483 ""}
{ "Info" "" "" "2020.03.04.22:54:15 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.03.04.22:54:15 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1583348055733 ""}
{ "Info" "" "" "2020.03.04.22:54:15 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2020.03.04.22:54:15 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1583348055735 ""}
{ "Info" "" "" "2020.03.04.22:54:15 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2020.03.04.22:54:15 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1583348055735 ""}
{ "Info" "" "" "2020.03.04.22:54:15 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.03.04.22:54:15 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1583348055738 ""}
{ "Info" "" "" "2020.03.04.22:54:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:54:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348056029 ""}
{ "Info" "" "" "2020.03.04.22:54:16 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.03.04.22:54:16 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1583348056174 ""}
{ "Info" "" "" "2020.03.04.22:54:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:54:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348056610 ""}
{ "Info" "" "" "2020.03.04.22:54:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:54:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348056648 ""}
{ "Info" "" "" "2020.03.04.22:54:16 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:54:16 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348056705 ""}
{ "Info" "" "" "2020.03.04.22:54:16 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:54:16 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348056754 ""}
{ "Info" "" "" "2020.03.04.22:54:16 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:54:16 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348056804 ""}
{ "Info" "" "" "2020.03.04.22:54:16 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:54:16 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348056890 ""}
{ "Info" "" "" "2020.03.04.22:54:17 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.03.04.22:54:17 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1583348057862 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1583348058189 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:54:18 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348058398 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1583348058539 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1583348058556 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1583348058561 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1583348058564 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1583348058572 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1583348058578 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1583348058594 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1583348058595 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1583348058597 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1583348058599 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1583348058600 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1583348058604 ""}
{ "Info" "" "" "2020.03.04.22:54:18 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.03.04.22:54:18 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1583348058607 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1583348096702 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096705 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096706 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096708 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1583348096829 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1583348096830 ""}
{ "Info" "altera_merlin_slave_translator.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096831 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1583348096832 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096833 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1583348096834 ""}
{ "Info" "altera_merlin_slave_agent.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096835 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096836 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1583348096845 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1583348096856 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1583348096865 ""}
{ "Info" "altera_merlin_burst_adapter.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096866 ""}
{ "Info" "altera_merlin_burst_adapter_uncmpr.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096867 ""}
{ "Info" "altera_merlin_burst_adapter_13_1.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096867 ""}
{ "Info" "altera_merlin_burst_adapter_new.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096868 ""}
{ "Info" "altera_incr_burst_converter.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096869 ""}
{ "Info" "altera_wrap_burst_converter.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096869 ""}
{ "Info" "altera_default_burst_converter.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096870 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096870 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096870 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096871 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1583348096881 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1583348096891 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096891 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1583348096895 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1583348096906 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096907 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1583348096939 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1583348096941 ""}
{ "Info" "altera_merlin_master_translator.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096941 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1583348096942 ""}
{ "Info" "altera_merlin_master_agent.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096943 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1583348096955 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1583348096964 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1583348096967 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096968 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096968 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1583348096972 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1583348096990 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:56 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348096990 ""}
{ "Info" "" "" "2020.03.04.22:54:56 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.03.04.22:54:56 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1583348096992 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1583348097005 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097005 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1583348097006 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097006 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules/altera_avalon_sc_fifo.v\n2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules/altera_avalon_sc_fifo.v\n2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097009 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1583348097041 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1583348097049 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1583348097052 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1583348097060 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097060 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1583348097065 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1583348097073 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097073 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1583348097075 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097075 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097076 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1583348097085 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1583348097093 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1583348097096 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1583348097104 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097105 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1583348097112 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097113 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1583348097137 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1583348097230 ""}
{ "Info" "verbosity_pkg.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097230 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules/avalon_utilities_pkg.sv\n2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules/avalon_utilities_pkg.sv\n2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097231 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097231 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097231 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097232 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1583348097232 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1583348097235 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.03.04.22:54:57 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1583348097237 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" {  } {  } 0 0 "2020.03.04.22:54:57 Info: soc_system: Done \"soc_system\" with 65 modules, 194 files" 0 0 "Shell" 0 -1 1583348097238 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.03.04.22:54:57 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1583348097281 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: Finished: Create simulation model" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1583348097281 ""}
{ "Info" "" "" "2020.03.04.22:54:57 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2020.03.04.22:54:57 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1583348097281 ""}
{ "Info" " --use-relative-paths=true" "" "2020.03.04.22:54:57 Info: sim-script-gen --spd=/home/cuntflaps/repos/fossbot-hw/soc_system/soc_system.spd --output-directory=/home/cuntflaps/repos/fossbot-hw/soc_system/simulation" {  } {  } 0 0 "2020.03.04.22:54:57 Info: sim-script-gen --spd=/home/cuntflaps/repos/fossbot-hw/soc_system/soc_system.spd --output-directory=/home/cuntflaps/repos/fossbot-hw/soc_system/simulation" 0 0 "Shell" 0 -1 1583348097282 ""}
{ "Info" " --use-relative-paths=true" "" "2020.03.04.22:54:57 Info: Doing: ip-make-simscript --spd=/home/cuntflaps/repos/fossbot-hw/soc_system/soc_system.spd --output-directory=/home/cuntflaps/repos/fossbot-hw/soc_system/simulation" {  } {  } 0 0 "2020.03.04.22:54:57 Info: Doing: ip-make-simscript --spd=/home/cuntflaps/repos/fossbot-hw/soc_system/soc_system.spd --output-directory=/home/cuntflaps/repos/fossbot-hw/soc_system/simulation" 0 0 "Shell" 0 -1 1583348097286 ""}
{ "Info" " directory:" "" "2020.03.04.22:54:58 Info: Generating the following file(s) for MODELSIM simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Generating the following file(s) for MODELSIM simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" 0 0 "Shell" 0 -1 1583348098031 ""}
{ "Info" "msim_setup.tcl" "" "2020.03.04.22:54:58 Info:     mentor" {  } {  } 0 0 "2020.03.04.22:54:58 Info:     mentor" 0 0 "Shell" 0 -1 1583348098032 ""}
{ "Info" " directory:" "" "2020.03.04.22:54:58 Info: Generating the following file(s) for VCS simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Generating the following file(s) for VCS simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" 0 0 "Shell" 0 -1 1583348098040 ""}
{ "Info" "vcs_setup.sh" "" "2020.03.04.22:54:58 Info:     synopsys/vcs" {  } {  } 0 0 "2020.03.04.22:54:58 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1583348098040 ""}
{ "Info" " directory:" "" "2020.03.04.22:54:58 Info: Generating the following file(s) for VCSMX simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Generating the following file(s) for VCSMX simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" 0 0 "Shell" 0 -1 1583348098055 ""}
{ "Info" "synopsys_sim.setup" "" "2020.03.04.22:54:58 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.03.04.22:54:58 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1583348098056 ""}
{ "Info" "vcsmx_setup.sh" "" "2020.03.04.22:54:58 Info:     synopsys/vcsmx" {  } {  } 0 0 "2020.03.04.22:54:58 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1583348098056 ""}
{ "Info" " directory:" "" "2020.03.04.22:54:58 Info: Generating the following file(s) for NCSIM simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Generating the following file(s) for NCSIM simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" 0 0 "Shell" 0 -1 1583348098088 ""}
{ "Info" "cds.lib" "" "2020.03.04.22:54:58 Info:     cadence" {  } {  } 0 0 "2020.03.04.22:54:58 Info:     cadence" 0 0 "Shell" 0 -1 1583348098088 ""}
{ "Info" "hdl.var" "" "2020.03.04.22:54:58 Info:     cadence" {  } {  } 0 0 "2020.03.04.22:54:58 Info:     cadence" 0 0 "Shell" 0 -1 1583348098092 ""}
{ "Info" "ncsim_setup.sh" "" "2020.03.04.22:54:58 Info:     cadence" {  } {  } 0 0 "2020.03.04.22:54:58 Info:     cadence" 0 0 "Shell" 0 -1 1583348098093 ""}
{ "Info" " directory" "" "2020.03.04.22:54:58 Info:     47 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2020.03.04.22:54:58 Info:     47 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1583348098093 ""}
{ "Info" " directory:" "" "2020.03.04.22:54:58 Info: Generating the following file(s) for RIVIERA simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Generating the following file(s) for RIVIERA simulator in /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" 0 0 "Shell" 0 -1 1583348098103 ""}
{ "Info" "rivierapro_setup.tcl" "" "2020.03.04.22:54:58 Info:     aldec" {  } {  } 0 0 "2020.03.04.22:54:58 Info:     aldec" 0 0 "Shell" 0 -1 1583348098103 ""}
{ "Info" "." "" "2020.03.04.22:54:58 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" {  } {  } 0 0 "2020.03.04.22:54:58 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/cuntflaps/repos/fossbot-hw/soc_system/simulation" 0 0 "Shell" 0 -1 1583348098103 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2020.03.04.22:54:58 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1583348098103 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2020.03.04.22:54:58 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1583348098103 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1583348098104 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEBA6U23I7" "" "2020.03.04.22:54:58 Info: qsys-generate /home/cuntflaps/repos/fossbot-hw/soc_system.qsys --block-symbol-file --output-directory=/home/cuntflaps/repos/fossbot-hw" {  } {  } 0 0 "2020.03.04.22:54:58 Info: qsys-generate /home/cuntflaps/repos/fossbot-hw/soc_system.qsys --block-symbol-file --output-directory=/home/cuntflaps/repos/fossbot-hw" 0 0 "Shell" 0 -1 1583348098104 ""}
{ "Info" "soc_system.qsys" "" "2020.03.04.22:54:58 Info: Loading fossbot-hw" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Loading fossbot-hw" 0 0 "Shell" 0 -1 1583348098106 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Reading input file" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Reading input file" 0 0 "Shell" 0 -1 1583348098117 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1583348098119 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1583348098119 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1583348098120 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1583348098120 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1583348098120 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1583348098120 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1583348098121 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1583348098121 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1583348098121 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1583348098122 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1583348098122 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1583348098122 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1583348098122 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1583348098125 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1583348098129 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1583348098129 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1583348098129 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1583348098129 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1583348098130 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1583348098130 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1583348098130 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1583348098130 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1583348098131 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1583348098131 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Building connections" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Building connections" 0 0 "Shell" 0 -1 1583348098131 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Parameterizing connections" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1583348098133 ""}
{ "Info" "" "" "2020.03.04.22:54:58 Info: Validating" {  } {  } 0 0 "2020.03.04.22:54:58 Info: Validating" 0 0 "Shell" 0 -1 1583348098134 ""}
{ "Info" "" "" "2020.03.04.22:55:03 Info: Done reading input file" {  } {  } 0 0 "2020.03.04.22:55:03 Info: Done reading input file" 0 0 "Shell" 0 -1 1583348103981 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.03.04.22:55:06 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1583348106333 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.03.04.22:55:06 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1583348106333 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.03.04.22:55:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1583348106333 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.03.04.22:55:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1583348106334 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.03.04.22:55:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1583348106335 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.03.04.22:55:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1583348106335 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.03.04.22:55:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1583348106335 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.03.04.22:55:06 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1583348106846 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1583348106846 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info:" {  } {  } 0 0 "2020.03.04.22:55:06 Info:" 0 0 "Shell" 0 -1 1583348106846 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1583348106846 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEBA6U23I7" "" "2020.03.04.22:55:06 Info: qsys-generate /home/cuntflaps/repos/fossbot-hw/soc_system.qsys --synthesis=VERILOG --output-directory=/home/cuntflaps/repos/fossbot-hw/soc_system" {  } {  } 0 0 "2020.03.04.22:55:06 Info: qsys-generate /home/cuntflaps/repos/fossbot-hw/soc_system.qsys --synthesis=VERILOG --output-directory=/home/cuntflaps/repos/fossbot-hw/soc_system" 0 0 "Shell" 0 -1 1583348106847 ""}
{ "Info" "soc_system.qsys" "" "2020.03.04.22:55:06 Info: Loading fossbot-hw" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Loading fossbot-hw" 0 0 "Shell" 0 -1 1583348106854 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Reading input file" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Reading input file" 0 0 "Shell" 0 -1 1583348106897 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding ILC \[interrupt_latency_counter 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding ILC \[interrupt_latency_counter 17.1\]" 0 0 "Shell" 0 -1 1583348106899 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module ILC" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module ILC" 0 0 "Shell" 0 -1 1583348106899 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding button_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding button_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1583348106900 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module button_pio" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module button_pio" 0 0 "Shell" 0 -1 1583348106900 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding clk_0 \[clock_source 17.1\]" 0 0 "Shell" 0 -1 1583348106900 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module clk_0" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1583348106900 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding dipsw_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1583348106901 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module dipsw_pio" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module dipsw_pio" 0 0 "Shell" 0 -1 1583348106901 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding f2sdram_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1583348106901 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module f2sdram_only_master" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module f2sdram_only_master" 0 0 "Shell" 0 -1 1583348106901 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding fpga_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1583348106902 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1583348106902 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding hps_0 \[altera_hps 17.1\]" 0 0 "Shell" 0 -1 1583348106902 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module hps_0" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1583348106905 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding hps_only_master \[altera_jtag_avalon_master 17.1\]" 0 0 "Shell" 0 -1 1583348106911 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1583348106911 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding jtag_uart \[altera_avalon_jtag_uart 17.1\]" 0 0 "Shell" 0 -1 1583348106912 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1583348106912 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding led_pio \[altera_avalon_pio 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding led_pio \[altera_avalon_pio 17.1\]" 0 0 "Shell" 0 -1 1583348106912 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module led_pio" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module led_pio" 0 0 "Shell" 0 -1 1583348106912 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding mm_bridge_0 \[altera_avalon_mm_bridge 17.1\]" 0 0 "Shell" 0 -1 1583348106913 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module mm_bridge_0" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module mm_bridge_0" 0 0 "Shell" 0 -1 1583348106913 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 17.1\]" 0 0 "Shell" 0 -1 1583348106913 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1583348106913 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Building connections" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Building connections" 0 0 "Shell" 0 -1 1583348106914 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Parameterizing connections" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1583348106917 ""}
{ "Info" "" "" "2020.03.04.22:55:06 Info: Validating" {  } {  } 0 0 "2020.03.04.22:55:06 Info: Validating" 0 0 "Shell" 0 -1 1583348106918 ""}
{ "Info" "" "" "2020.03.04.22:55:13 Info: Done reading input file" {  } {  } 0 0 "2020.03.04.22:55:13 Info: Done reading input file" 0 0 "Shell" 0 -1 1583348113280 ""}
{ "Info" "" "" "2020.03.04.22:55:15 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.03.04.22:55:15 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1583348115062 ""}
{ "Info" "" "" "2020.03.04.22:55:15 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2020.03.04.22:55:15 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1583348115062 ""}
{ "Info" "" "" "2020.03.04.22:55:15 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.03.04.22:55:15 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1583348115063 ""}
{ "Info" "" "" "2020.03.04.22:55:15 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.03.04.22:55:15 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1583348115063 ""}
{ "Info" "" "" "2020.03.04.22:55:15 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2020.03.04.22:55:15 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1583348115065 ""}
{ "Info" "" "" "2020.03.04.22:55:15 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2020.03.04.22:55:15 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1583348115065 ""}
{ "Info" "" "" "2020.03.04.22:55:15 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2020.03.04.22:55:15 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1583348115065 ""}
{ "Info" "" "" "2020.03.04.22:55:40 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2020.03.04.22:55:40 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1583348140904 ""}
{ "Info" "" "" "2020.03.04.22:55:43 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 0 "2020.03.04.22:55:43 Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." 0 0 "Shell" 0 -1 1583348143662 ""}
{ "Info" "" "" "2020.03.04.22:55:44 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2020.03.04.22:55:44 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1583348144628 ""}
{ "Info" "" "" "2020.03.04.22:55:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 0 "2020.03.04.22:55:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." 0 0 "Shell" 0 -1 1583348144823 ""}
{ "Info" "" "" "2020.03.04.22:55:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.03.04.22:55:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1583348144823 ""}
{ "Info" "" "" "2020.03.04.22:55:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 0 "2020.03.04.22:55:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." 0 0 "Shell" 0 -1 1583348144824 ""}
{ "Info" "" "" "2020.03.04.22:55:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 0 "2020.03.04.22:55:44 Info: Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." 0 0 "Shell" 0 -1 1583348144824 ""}
{ "Warning" "" "" "2020.03.04.22:55:45 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2020.03.04.22:55:45 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1583348145043 ""}
{ "Warning" "" "" "2020.03.04.22:55:45 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2020.03.04.22:55:45 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1583348145043 ""}
{ "Warning" "" "" "2020.03.04.22:55:45 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 0 "2020.03.04.22:55:45 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1583348145044 ""}
{ "Warning" "" "" "2020.03.04.22:55:45 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 0 "2020.03.04.22:55:45 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" 0 0 "Shell" 0 -1 1583348145044 ""}
{ "Info" "" "" "2020.03.04.22:55:47 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 0 "2020.03.04.22:55:47 Info: ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" 0 0 "Shell" 0 -1 1583348147798 ""}
{ "Info" "" "" "2020.03.04.22:55:47 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.03.04.22:55:47 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1583348147807 ""}
{ "Info" "soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.03.04.22:55:47 Info: button_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8325_2225766493255978181.dir/0059_button_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0059_button_pio_gen/" {  } {  } 0 0 "2020.03.04.22:55:47 Info: button_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8325_2225766493255978181.dir/0059_button_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0059_button_pio_gen/" 0 0 "Shell" 0 -1 1583348147808 ""}
{ "Info" "" "" "2020.03.04.22:55:47 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 0 "2020.03.04.22:55:47 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'" 0 0 "Shell" 0 -1 1583348147919 ""}
{ "Info" "" "" "2020.03.04.22:55:47 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 0 "2020.03.04.22:55:47 Info: button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" 0 0 "Shell" 0 -1 1583348147920 ""}
{ "Info" "" "" "2020.03.04.22:55:47 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.03.04.22:55:47 Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1583348147923 ""}
{ "Info" "soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.03.04.22:55:47 Info: dipsw_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8325_2225766493255978181.dir/0060_dipsw_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0060_dipsw_pio_gen/" {  } {  } 0 0 "2020.03.04.22:55:47 Info: dipsw_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt8325_2225766493255978181.dir/0060_dipsw_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0060_dipsw_pio_gen/" 0 0 "Shell" 0 -1 1583348147923 ""}
{ "Info" "" "" "2020.03.04.22:55:48 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 0 "2020.03.04.22:55:48 Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" 0 0 "Shell" 0 -1 1583348148045 ""}
{ "Info" "" "" "2020.03.04.22:55:48 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 0 "2020.03.04.22:55:48 Info: dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" 0 0 "Shell" 0 -1 1583348148046 ""}
{ "Info" "" "" "2020.03.04.22:55:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 0 "2020.03.04.22:55:48 Info: f2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" 0 0 "Shell" 0 -1 1583348148111 ""}
{ "Info" "" "" "2020.03.04.22:55:48 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2020.03.04.22:55:48 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1583348148112 ""}
{ "Info" "" "" "2020.03.04.22:55:48 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 0 "2020.03.04.22:55:48 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63" 0 0 "Shell" 0 -1 1583348148733 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2020.03.04.22:55:49 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1583348149196 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2020.03.04.22:55:49 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1583348149645 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.03.04.22:55:49 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1583348149649 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2020.03.04.22:55:49 Info: jtag_uart:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8325_2225766493255978181.dir/0061_jtag_uart_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0061_jtag_uart_gen/" {  } {  } 0 0 "2020.03.04.22:55:49 Info: jtag_uart:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8325_2225766493255978181.dir/0061_jtag_uart_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0061_jtag_uart_gen/" 0 0 "Shell" 0 -1 1583348149649 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2020.03.04.22:55:49 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1583348149816 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2020.03.04.22:55:49 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1583348149817 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.03.04.22:55:49 Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1583348149819 ""}
{ "Info" "soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]" "" "2020.03.04.22:55:49 Info: led_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8325_2225766493255978181.dir/0062_led_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0062_led_pio_gen/" {  } {  } 0 0 "2020.03.04.22:55:49 Info: led_pio:   Generation command is \[exec /opt/altera/17.1/quartus/linux64/perl/bin/perl -I /opt/altera/17.1/quartus/linux64/perl/lib -I /opt/altera/17.1/quartus/sopc_builder/bin/europa -I /opt/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/17.1/quartus/sopc_builder/bin -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt8325_2225766493255978181.dir/0062_led_pio_gen/ --quartus_dir=/opt/altera/17.1/quartus --verilog --config=/tmp/alt8325_2225766493255978181.dir/0062_led_pio_gen/" 0 0 "Shell" 0 -1 1583348149819 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 0 "2020.03.04.22:55:49 Info: led_pio: Done RTL generation for module 'soc_system_led_pio'" 0 0 "Shell" 0 -1 1583348149909 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 0 "2020.03.04.22:55:49 Info: led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" 0 0 "Shell" 0 -1 1583348149910 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 0 "2020.03.04.22:55:49 Info: mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" 0 0 "Shell" 0 -1 1583348149910 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2020.03.04.22:55:49 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1583348149912 ""}
{ "Info" "" "" "2020.03.04.22:55:49 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:55:49 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348149993 ""}
{ "Info" "" "" "2020.03.04.22:55:50 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2020.03.04.22:55:50 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1583348150107 ""}
{ "Info" "" "" "2020.03.04.22:55:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:55:50 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348150540 ""}
{ "Info" "" "" "2020.03.04.22:55:50 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:55:50 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348150576 ""}
{ "Info" "" "" "2020.03.04.22:55:50 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:55:50 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348150606 ""}
{ "Info" "" "" "2020.03.04.22:55:50 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:55:50 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348150634 ""}
{ "Info" "" "" "2020.03.04.22:55:50 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:55:50 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348150664 ""}
{ "Info" "" "" "2020.03.04.22:55:50 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:55:50 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348150695 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1583348151014 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1583348151131 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2020.03.04.22:55:51 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1583348151257 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" 0 0 "Shell" 0 -1 1583348151337 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1583348151341 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1583348151344 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" 0 0 "Shell" 0 -1 1583348151347 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1583348151348 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1583348151350 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1583348151355 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1583348151356 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: b2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1583348151356 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: p2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1583348151357 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1583348151363 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: b2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1583348151367 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: p2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1583348151370 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1583348151485 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1583348151552 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" 0 0 "Shell" 0 -1 1583348151553 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" 0 0 "Shell" 0 -1 1583348151554 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" 0 0 "Shell" 0 -1 1583348151555 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1583348151574 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1583348151581 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" 0 0 "Shell" 0 -1 1583348151583 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151584 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151584 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151584 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1583348151587 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1583348151604 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1583348151608 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1583348151618 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151618 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1583348151638 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" 0 0 "Shell" 0 -1 1583348151639 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" 0 0 "Shell" 0 -1 1583348151640 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1583348151646 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1583348151651 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" 0 0 "Shell" 0 -1 1583348151652 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151652 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151652 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1583348151655 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1583348151669 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151669 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1583348151673 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1583348151687 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151688 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1583348151689 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151690 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151690 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151690 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1583348151696 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1583348151701 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1583348151703 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1583348151712 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151712 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1583348151715 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1583348151723 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151723 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_2\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1583348151724 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151724 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151725 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1583348151732 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1583348151738 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1583348151742 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1583348151749 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151749 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1583348151756 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" {  } {  } 0 0 "2020.03.04.22:55:51 Info: Reusing file /home/cuntflaps/repos/fossbot-hw/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1583348151757 ""}
{ "Info" "" "" "2020.03.04.22:55:51 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2020.03.04.22:55:51 Info: avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1583348151784 ""}
{ "Info" "" "" "2020.03.04.22:56:18 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2020.03.04.22:56:18 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1583348178109 ""}
{ "Info" "" "" "2020.03.04.22:56:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.03.04.22:56:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1583348178118 ""}
{ "Info" "" "" "2020.03.04.22:56:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2020.03.04.22:56:18 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1583348178120 ""}
{ "Info" "" "" "2020.03.04.22:56:18 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" {  } {  } 0 0 "2020.03.04.22:56:18 Info: soc_system: Done \"soc_system\" with 65 modules, 133 files" 0 0 "Shell" 0 -1 1583348178121 ""}
{ "Info" "" "" "2020.03.04.22:56:19 Info: qsys-generate succeeded." {  } {  } 0 0 "2020.03.04.22:56:19 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1583348179101 ""}
{ "Info" "" "" "2020.03.04.22:56:19 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2020.03.04.22:56:19 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1583348179102 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1583348186030 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1583348186030 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1583348186932 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1583348186932 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/altera/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /opt/altera/17.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1583348193939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583348193940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  4 21:56:33 2020 " "Processing ended: Wed Mar  4 21:56:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583348193940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:28 " "Elapsed time: 00:03:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583348193940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:58 " "Total CPU time (on all processors): 00:06:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583348193940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1583348193940 ""}
