Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Tue Apr  9 16:48:30 2024
| Host              : weslie running 64-bit major release  (build 9200)
| Command           : report_bus_skew -warn_on_violation -file exdes_wrapper_bus_skew_routed.rpt -pb exdes_wrapper_bus_skew_routed.pb -rpx exdes_wrapper_bus_skew_routed.rpx
| Design            : exdes_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   384       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.408      2.925
2   386       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.659      2.674
3   388       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              3.333       0.511      2.822
4   392       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              3.367       0.481      2.886
5   394       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              3.367       0.541      2.826
6   396       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.367       1.005      2.362
7   398       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              3.367       0.774      2.593
8   400       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.367       0.370      2.997
9   402       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              3.367       0.480      2.887
10  404       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.367       1.070      2.297
11  406       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.367       0.435      2.932
12  408       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.512      2.855
13  414       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.439      2.928
14  418       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]]
                                                                              Slow              3.367       0.356      3.011
15  420       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.490      2.843
16  422       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.763      2.570
17  424       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.414      2.919
18  426       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.379      2.954
19  428       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.378      2.955
20  430       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.474      2.859
21  432       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.320      3.013
22  434       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.451      2.882
23  436       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.982      2.351
24  438       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.409      2.924
25  440       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.584      2.749
26  442       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.421      2.912
27  444       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.444      2.889
28  446       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.311      3.022
29  448       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.260      3.073
30  450       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.436      2.897
31  452       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.382      2.951
32  454       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.493      2.840
33  456       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.759      2.574
34  458       [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              3.333       0.691      2.642
35  460       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.666       0.215      6.451
36  462       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow              6.734       0.384      6.350
37  464       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow              6.734       0.346      6.388
38  466       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow              6.734       0.371      6.363
39  468       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             20.000       0.287     19.713
40  470       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow              6.734       0.238      6.496
41  472       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             20.000      -0.095     20.095
42  474       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow              6.734       0.778      5.956
43  476       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]]
                                                                              Slow              6.734       0.338      6.396
44  478       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.198      6.536
45  480       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.296      6.438
46  482       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.258      6.476
47  484       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.297      6.437
48  486       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.264      6.470
49  488       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.191      6.543
50  490       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.284      6.450
51  492       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.734       0.263      6.471
52  494       [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow              6.666       0.268      6.398
53  496       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000       0.040     19.960
54  499       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Fast             20.000      -0.204     20.204
55  501       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.076     20.076
56  503       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Fast             20.000      -0.202     20.202
57  505       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Fast             20.000      -0.198     20.198
58  507       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.188     20.188
59  509       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.137     20.137
60  511       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000      -0.137     20.137
61  513       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             20.000       0.070     19.930
62  515       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[20]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[22]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[23]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]]
                                                                              Slow             20.000      -0.024     20.024
63  517       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.118     20.118
64  519       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.088     20.088
65  521       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.088     20.088
66  523       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.076     20.076
67  525       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.104     20.104
68  527       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.167     20.167
69  529       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.015     20.015
70  531       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.165     20.165
71  533       [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]]
                                              [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]]
                                                                              Slow             20.000      -0.084     20.084
72  724       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              3.333       0.522      2.811
73  726       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              3.333       0.521      2.812
74  729       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              3.333       0.559      2.774
75  731       [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]]
                                              [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]]
                                                                              Slow              3.333       0.476      2.857


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_pl_1              exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.408      2.925


Slack (MET) :             2.925ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    2.502ns
  Reference Relative Delay:   2.134ns
  Relative CRPR:             -0.041ns
  Actual Bus Skew:            0.408ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.512     3.968    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X54Y226        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y226        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.044 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.235     4.279    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X54Y226        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.585     1.753    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y226        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     1.753    
    SLICE_X54Y226        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.778    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           4.279    
                         clock arrival                          1.778    
  -------------------------------------------------------------------
                         relative delay                         2.502    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.327     4.082    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X58Y226        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y226        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.142 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.068     4.210    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X58Y227        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.806     2.014    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X58Y227        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.014    
    SLICE_X58Y227        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.076    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.210    
                         clock arrival                          2.076    
  -------------------------------------------------------------------
                         relative delay                         2.134    



Id: 2
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.659      2.674


Slack (MET) :             2.674ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -1.520ns
  Reference Relative Delay:  -2.138ns
  Relative CRPR:             -0.041ns
  Actual Bus Skew:            0.659ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.786     1.994    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X57Y221        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y221        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.072 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.524     2.596    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X57Y224        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.335     4.091    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y224        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     4.091    
    SLICE_X57Y224        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.116    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.596    
                         clock arrival                          4.116    
  -------------------------------------------------------------------
                         relative delay                        -1.520    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.579     1.747    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X54Y225        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y225        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.805 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.070     1.875    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X55Y225        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.495     3.951    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y225        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.951    
    SLICE_X55Y225        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.013    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.875    
                         clock arrival                          4.013    
  -------------------------------------------------------------------
                         relative delay                        -2.138    



Id: 3
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]} \
          {exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]}]] 3.333
Requirement: 3.333ns
Endpoints: 11

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.511      2.822


Slack (MET) :             2.822ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -1.678ns
  Reference Relative Delay:  -2.148ns
  Relative CRPR:             -0.041ns
  Actual Bus Skew:            0.511ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.785     1.993    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X59Y223        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y223        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.073 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.364     2.437    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X60Y225        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.334     4.090    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X60Y225        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.090    
    SLICE_X60Y225        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.115    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                           2.437    
                         clock arrival                          4.115    
  -------------------------------------------------------------------
                         relative delay                        -1.678    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.587     1.755    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X56Y225        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y225        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.813 r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.088     1.901    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X57Y225        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.530     3.986    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X57Y225        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     3.986    
    SLICE_X57Y225        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.048    exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.901    
                         clock arrival                          4.048    
  -------------------------------------------------------------------
                         relative delay                        -2.148    



Id: 4
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 3.367
Requirement: 3.367ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.481      2.886


Slack (MET) :             2.886ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    0.632ns
  Reference Relative Delay:  -0.173ns
  Relative CRPR:              0.324ns
  Actual Bus Skew:            0.481ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.893     2.101    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X63Y227        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y227        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.177 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.324     2.501    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X63Y227        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.631     1.844    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X63Y227        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.844    
    SLICE_X63Y227        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.869    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.501    
                         clock arrival                          1.869    
  -------------------------------------------------------------------
                         relative delay                         0.632    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.679     1.847    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X62Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y229        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.905 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.068     1.973    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X62Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.841     2.084    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X62Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.084    
    SLICE_X62Y228        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.146    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.973    
                         clock arrival                          2.146    
  -------------------------------------------------------------------
                         relative delay                        -0.173    



Id: 5
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 3.367
Requirement: 3.367ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_pl_0              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.541      2.826


Slack (MET) :             2.826ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    0.679ns
  Reference Relative Delay:  -0.186ns
  Relative CRPR:              0.324ns
  Actual Bus Skew:            0.541ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.843     2.086    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X65Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y230        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.165 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.393     2.558    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X64Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.686     1.854    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X64Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.854    
    SLICE_X64Y230        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.879    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.558    
                         clock arrival                          1.879    
  -------------------------------------------------------------------
                         relative delay                         0.679    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.633     1.846    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X62Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y230        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.905 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.072     1.977    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X62Y232        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.893     2.101    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X62Y232        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.101    
    SLICE_X62Y232        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.163    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.977    
                         clock arrival                          2.163    
  -------------------------------------------------------------------
                         relative delay                        -0.186    



Id: 6
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 3.367
Requirement: 3.367ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         1.005      2.362


Slack (MET) :             2.362ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.206ns
  Reference Relative Delay:  -0.124ns
  Relative CRPR:              0.324ns
  Actual Bus Skew:            1.005ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.896     2.104    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X64Y235        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.184 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.898     3.082    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X64Y235        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.638     1.851    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X64Y235        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.851    
    SLICE_X64Y235        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.876    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.082    
                         clock arrival                          1.876    
  -------------------------------------------------------------------
                         relative delay                         1.206    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.688     1.856    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X63Y237        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y237        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.914 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.107     2.021    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X63Y237        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.840     2.083    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X63Y237        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.083    
    SLICE_X63Y237        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.145    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           2.021    
                         clock arrival                          2.145    
  -------------------------------------------------------------------
                         relative delay                        -0.124    



Id: 7
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 3.367
Requirement: 3.367ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_pl_0              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.774      2.593


Slack (MET) :             2.593ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    1.017ns
  Reference Relative Delay:  -0.153ns
  Relative CRPR:              0.396ns
  Actual Bus Skew:            0.774ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.841     2.084    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X63Y235        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y235        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.161 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.733     2.894    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X62Y235        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.684     1.852    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X62Y235        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.852    
    SLICE_X62Y235        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.877    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.894    
                         clock arrival                          1.877    
  -------------------------------------------------------------------
                         relative delay                         1.017    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.635     1.848    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X63Y235        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y235        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.909 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.104     2.013    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X63Y235        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.896     2.104    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X63Y235        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.104    
    SLICE_X63Y235        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.166    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.013    
                         clock arrival                          2.166    
  -------------------------------------------------------------------
                         relative delay                        -0.153    



Id: 8
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 3.367
Requirement: 3.367ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_exdes_clk_wiz_0
                      net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.370      2.997


Slack (MET) :             2.997ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    2.564ns
  Reference Relative Delay:   2.322ns
  Relative CRPR:             -0.128ns
  Actual Bus Skew:            0.370ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.791     3.934    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X74Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y230        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.010 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.302     4.312    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[7]
    SLICE_X74Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.510     1.723    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X74Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000     1.723    
    SLICE_X74Y230        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.748    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           4.312    
                         clock arrival                          1.748    
  -------------------------------------------------------------------
                         relative delay                         2.564    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.575     4.216    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X74Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y228        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.275 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.070     4.345    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X75Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.718     1.961    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X75Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.961    
    SLICE_X75Y228        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.023    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.345    
                         clock arrival                          2.023    
  -------------------------------------------------------------------
                         relative delay                         2.322    



Id: 9
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 3.367
Requirement: 3.367ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.480      2.887


Slack (MET) :             2.887ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.854ns
  Reference Relative Delay:  -2.160ns
  Relative CRPR:             -0.174ns
  Actual Bus Skew:            0.480ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.729     1.972    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X74Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y228        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.050 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.351     2.401    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[6]
    SLICE_X77Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.589     4.230    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X77Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     4.230    
    SLICE_X77Y228        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.255    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                           2.401    
                         clock arrival                          4.255    
  -------------------------------------------------------------------
                         relative delay                        -1.854    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.505     1.718    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X77Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y229        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.779 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.069     1.848    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X76Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.803     3.946    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X76Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.946    
    SLICE_X76Y229        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.008    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.848    
                         clock arrival                          4.008    
  -------------------------------------------------------------------
                         relative delay                        -2.160    



Id: 10
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 3.367
Requirement: 3.367ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_exdes_clk_wiz_0
                      net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         1.070      2.297


Slack (MET) :             2.297ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    3.400ns
  Reference Relative Delay:   2.438ns
  Relative CRPR:             -0.108ns
  Actual Bus Skew:            1.070ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.762     3.905    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X68Y216        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.985 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.170     5.155    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X68Y217        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.517     1.730    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X68Y217        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.730    
    SLICE_X68Y217        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.755    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           5.155    
                         clock arrival                          1.755    
  -------------------------------------------------------------------
                         relative delay                         3.400    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.561     4.202    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X68Y216        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y216        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.262 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.185     4.447    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X68Y216        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.704     1.947    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X68Y216        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.947    
    SLICE_X68Y216        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.009    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.447    
                         clock arrival                          2.009    
  -------------------------------------------------------------------
                         relative delay                         2.438    



Id: 11
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 3.367
Requirement: 3.367ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.435      2.932


Slack (MET) :             2.932ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:   -1.920ns
  Reference Relative Delay:  -2.133ns
  Relative CRPR:             -0.223ns
  Actual Bus Skew:            0.435ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.723     1.966    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X68Y217        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y217        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.045 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.265     2.310    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X68Y217        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.564     4.205    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X68Y217        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     4.205    
    SLICE_X68Y217        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.230    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.310    
                         clock arrival                          4.230    
  -------------------------------------------------------------------
                         relative delay                        -1.920    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.499     1.712    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X71Y216        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.771 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.070     1.841    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/async_path[2]
    SLICE_X72Y216        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.769     3.912    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X72Y216        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     3.912    
    SLICE_X72Y216        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.974    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.841    
                         clock arrival                          3.974    
  -------------------------------------------------------------------
                         relative delay                        -2.133    



Id: 12
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.512      2.855


Slack (MET) :             2.855ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    2.526ns
  Reference Relative Delay:   2.052ns
  Relative CRPR:             -0.038ns
  Actual Bus Skew:            0.512ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.547     4.003    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X56Y268        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y268        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.083 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.386     4.469    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[1]
    SLICE_X59Y267        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.706     1.919    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X59Y267        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.919    
    SLICE_X59Y267        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.944    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.469    
                         clock arrival                          1.944    
  -------------------------------------------------------------------
                         relative delay                         2.526    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.367     4.123    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X58Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y264        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.182 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.094     4.276    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X58Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.919     2.162    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X58Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     2.162    
    SLICE_X58Y264        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.224    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.276    
                         clock arrival                          2.224    
  -------------------------------------------------------------------
                         relative delay                         2.052    



Id: 13
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.439      2.928


Slack (MET) :             2.928ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    2.511ns
  Reference Relative Delay:   2.058ns
  Relative CRPR:              0.015ns
  Actual Bus Skew:            0.439ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.553     4.009    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X54Y265        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y265        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.085 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.381     4.466    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[4]
    SLICE_X54Y265        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.717     1.930    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X54Y265        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     1.930    
    SLICE_X54Y265        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.955    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.466    
                         clock arrival                          1.955    
  -------------------------------------------------------------------
                         relative delay                         2.511    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.375     4.131    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X54Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y264        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.189 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.120     4.309    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X53Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.947     2.190    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X53Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.190    
    SLICE_X53Y264        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.251    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.309    
                         clock arrival                          2.251    
  -------------------------------------------------------------------
                         relative delay                         2.058    



Id: 14
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]}]] 3.367
Requirement: 3.367ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.356      3.011


Slack (MET) :             3.011ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.367ns
  Endpoint Relative Delay:    2.404ns
  Reference Relative Delay:   2.036ns
  Relative CRPR:              0.012ns
  Actual Bus Skew:            0.356ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.545     4.001    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X58Y280        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y280        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.080 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.274     4.354    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[0]
    SLICE_X58Y280        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.712     1.925    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X58Y280        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.925    
    SLICE_X58Y280        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.950    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.354    
                         clock arrival                          1.950    
  -------------------------------------------------------------------
                         relative delay                         2.404    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.368     4.124    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_clk
    SLICE_X58Y281        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y281        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.185 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.097     4.282    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/async_path[3]
    SLICE_X59Y281        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.941     2.184    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_clk
    SLICE_X59Y281        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.184    
    SLICE_X59Y281        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.246    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           4.282    
                         clock arrival                          2.246    
  -------------------------------------------------------------------
                         relative delay                         2.036    



Id: 15
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.490      2.843


Slack (MET) :             2.843ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.741ns
  Reference Relative Delay:  -0.099ns
  Relative CRPR:              0.350ns
  Actual Bus Skew:            0.490ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.041     2.249    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X71Y188        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y188        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.327 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.330     2.657    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X71Y188        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.723     1.891    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X71Y188        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.891    
    SLICE_X71Y188        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.916    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.657    
                         clock arrival                          1.916    
  -------------------------------------------------------------------
                         relative delay                         0.741    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.801     1.969    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X73Y186        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y186        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.028 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.084     2.112    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X73Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.942     2.150    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X73Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.150    
    SLICE_X73Y185        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.211    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.112    
                         clock arrival                          2.211    
  -------------------------------------------------------------------
                         relative delay                        -0.099    



Id: 16
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.763      2.570


Slack (MET) :             2.570ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.050ns
  Reference Relative Delay:  -0.087ns
  Relative CRPR:              0.375ns
  Actual Bus Skew:            0.763ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.834     2.042    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X63Y146        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.121 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.699     2.820    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y146        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.577     1.745    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X64Y146        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.745    
    SLICE_X64Y146        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.770    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.820    
                         clock arrival                          1.770    
  -------------------------------------------------------------------
                         relative delay                         1.050    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.626     1.794    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X63Y149        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y149        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.852 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.085     1.937    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X63Y148        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.755     1.963    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X63Y148        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.963    
    SLICE_X63Y148        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.024    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.937    
                         clock arrival                          2.024    
  -------------------------------------------------------------------
                         relative delay                        -0.087    



Id: 17
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.414      2.919


Slack (MET) :             2.919ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.478ns
  Reference Relative Delay:  -0.258ns
  Relative CRPR:              0.323ns
  Actual Bus Skew:            0.414ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.758     1.966    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X63Y146        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y146        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.046 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.255     2.301    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y146        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.630     1.798    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y146        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.798    
    SLICE_X63Y146        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.823    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.301    
                         clock arrival                          1.823    
  -------------------------------------------------------------------
                         relative delay                         0.478    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.556     1.724    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X62Y146        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.783 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.068     1.851    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X62Y145        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.839     2.047    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y145        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.047    
    SLICE_X62Y145        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.109    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.851    
                         clock arrival                          2.109    
  -------------------------------------------------------------------
                         relative delay                        -0.258    



Id: 18
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.379      2.954


Slack (MET) :             2.954ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.703ns
  Reference Relative Delay:  -0.122ns
  Relative CRPR:              0.446ns
  Actual Bus Skew:            0.379ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.960     2.168    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X81Y155        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y155        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.244 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.324     2.568    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X81Y155        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.672     1.840    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X81Y155        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.840    
    SLICE_X81Y155        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.865    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.568    
                         clock arrival                          1.865    
  -------------------------------------------------------------------
                         relative delay                         0.703    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.752     1.920    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X81Y159        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y159        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.979 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.070     2.049    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X82Y159        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.901     2.109    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X82Y159        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.109    
    SLICE_X82Y159        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.171    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.049    
                         clock arrival                          2.171    
  -------------------------------------------------------------------
                         relative delay                        -0.122    



Id: 19
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.378      2.955


Slack (MET) :             2.955ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.499ns
  Reference Relative Delay:  -0.273ns
  Relative CRPR:              0.394ns
  Actual Bus Skew:            0.378ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.884     2.092    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X81Y158        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y158        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.170 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.273     2.443    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X81Y158        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.751     1.919    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y158        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.919    
    SLICE_X81Y158        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.944    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.443    
                         clock arrival                          1.944    
  -------------------------------------------------------------------
                         relative delay                         0.499    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.674     1.842    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X80Y161        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.903 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.073     1.976    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X81Y161        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.979     2.187    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X81Y161        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.187    
    SLICE_X81Y161        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.249    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.976    
                         clock arrival                          2.249    
  -------------------------------------------------------------------
                         relative delay                        -0.273    



Id: 20
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.474      2.859


Slack (MET) :             2.859ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.622ns
  Reference Relative Delay:  -0.256ns
  Relative CRPR:              0.404ns
  Actual Bus Skew:            0.474ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.750     1.958    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y141        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.034 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.409     2.443    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X52Y141        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.628     1.796    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y141        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.796    
    SLICE_X52Y141        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.821    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.443    
                         clock arrival                          1.821    
  -------------------------------------------------------------------
                         relative delay                         0.622    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.542     1.710    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X54Y141        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.768 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.089     1.857    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X53Y141        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.843     2.051    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y141        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     2.051    
    SLICE_X53Y141        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.113    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.857    
                         clock arrival                          2.113    
  -------------------------------------------------------------------
                         relative delay                        -0.256    



Id: 21
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.320      3.013


Slack (MET) :             3.013ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.684ns
  Reference Relative Delay:  -0.059ns
  Relative CRPR:              0.423ns
  Actual Bus Skew:            0.320ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.860     2.068    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y144        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y144        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.146 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.273     2.419    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y141        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.542     1.710    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y141        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.710    
    SLICE_X54Y141        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.735    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.419    
                         clock arrival                          1.735    
  -------------------------------------------------------------------
                         relative delay                         0.684    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.628     1.796    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X54Y141        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y141        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.854 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.103     1.957    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X55Y140        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.746     1.954    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y140        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.954    
    SLICE_X55Y140        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.016    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.957    
                         clock arrival                          2.016    
  -------------------------------------------------------------------
                         relative delay                        -0.059    



Id: 22
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.451      2.882


Slack (MET) :             2.882ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.712ns
  Reference Relative Delay:  -0.082ns
  Relative CRPR:              0.343ns
  Actual Bus Skew:            0.451ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.938     2.146    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X68Y172        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.225 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.335     2.560    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X68Y172        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.655     1.823    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y172        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.823    
    SLICE_X68Y172        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.848    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.560    
                         clock arrival                          1.848    
  -------------------------------------------------------------------
                         relative delay                         0.712    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.721     1.889    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X66Y173        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y173        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.948 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     2.044    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X66Y173        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.856     2.064    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X66Y173        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.064    
    SLICE_X66Y173        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.126    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.044    
                         clock arrival                          2.126    
  -------------------------------------------------------------------
                         relative delay                        -0.082    



Id: 23
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.982      2.351


Slack (MET) :             2.351ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    1.139ns
  Reference Relative Delay:  -0.186ns
  Relative CRPR:              0.343ns
  Actual Bus Skew:            0.982ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.871     2.079    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X68Y173        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y173        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.160 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.898     3.058    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X68Y173        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.726     1.894    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X68Y173        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.894    
    SLICE_X68Y173        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.919    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           3.058    
                         clock arrival                          1.919    
  -------------------------------------------------------------------
                         relative delay                         1.139    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.668     1.836    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X69Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y175        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.894 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.137     2.031    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X69Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.947     2.155    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X69Y175        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.155    
    SLICE_X69Y175        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.217    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.031    
                         clock arrival                          2.217    
  -------------------------------------------------------------------
                         relative delay                        -0.186    



Id: 24
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.409      2.924


Slack (MET) :             2.924ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.671ns
  Reference Relative Delay:  -0.215ns
  Relative CRPR:              0.476ns
  Actual Bus Skew:            0.409ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.938     2.146    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X71Y188        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y188        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.225 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.444     2.669    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X72Y190        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.805     1.973    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X72Y190        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.973    
    SLICE_X72Y190        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.998    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.669    
                         clock arrival                          1.998    
  -------------------------------------------------------------------
                         relative delay                         0.671    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.723     1.891    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X71Y188        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y188        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.949 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.146     2.095    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X71Y188        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.041     2.249    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y188        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.249    
    SLICE_X71Y188        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.310    exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.095    
                         clock arrival                          2.310    
  -------------------------------------------------------------------
                         relative delay                        -0.215    



Id: 25
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.584      2.749


Slack (MET) :             2.749ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.831ns
  Reference Relative Delay:  -0.088ns
  Relative CRPR:              0.335ns
  Actual Bus Skew:            0.584ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.986     2.194    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X66Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.275 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.447     2.722    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X66Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.698     1.866    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X66Y185        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.866    
    SLICE_X66Y185        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.891    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.722    
                         clock arrival                          1.891    
  -------------------------------------------------------------------
                         relative delay                         0.831    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.693     1.861    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X65Y183        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y183        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.920 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.098     2.018    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X65Y183        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.836     2.044    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y183        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.044    
    SLICE_X65Y183        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.106    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.018    
                         clock arrival                          2.106    
  -------------------------------------------------------------------
                         relative delay                        -0.088    



Id: 26
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.421      2.912


Slack (MET) :             2.912ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.698ns
  Reference Relative Delay:  -0.046ns
  Relative CRPR:              0.323ns
  Actual Bus Skew:            0.421ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.826     2.034    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X57Y144        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y144        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.114 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.331     2.445    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X57Y143        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.554     1.722    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y143        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     1.722    
    SLICE_X57Y143        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.747    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           2.445    
                         clock arrival                          1.747    
  -------------------------------------------------------------------
                         relative delay                         0.698    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.614     1.782    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X55Y148        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.841 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     1.937    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y148        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.713     1.921    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X55Y148        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.921    
    SLICE_X55Y148        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.983    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.937    
                         clock arrival                          1.983    
  -------------------------------------------------------------------
                         relative delay                        -0.046    



Id: 27
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.444      2.889


Slack (MET) :             2.889ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.568ns
  Reference Relative Delay:  -0.268ns
  Relative CRPR:              0.392ns
  Actual Bus Skew:            0.444ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.723     1.931    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y145        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.010 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.380     2.390    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X53Y145        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.629     1.797    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X53Y145        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.797    
    SLICE_X53Y145        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     1.822    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.390    
                         clock arrival                          1.822    
  -------------------------------------------------------------------
                         relative delay                         0.568    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.527     1.695    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X55Y145        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.754 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.084     1.838    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y145        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.837     2.045    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y145        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.045    
    SLICE_X54Y145        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.106    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.838    
                         clock arrival                          2.106    
  -------------------------------------------------------------------
                         relative delay                        -0.268    



Id: 28
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.311      3.022


Slack (MET) :             3.022ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.663ns
  Reference Relative Delay:  -0.073ns
  Relative CRPR:              0.425ns
  Actual Bus Skew:            0.311ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.852     2.060    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X64Y162        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y162        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.138 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.296     2.434    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X65Y159        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.578     1.746    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y159        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.746    
    SLICE_X65Y159        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     1.771    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.434    
                         clock arrival                          1.771    
  -------------------------------------------------------------------
                         relative delay                         0.663    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.633     1.801    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X65Y160        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.860 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     1.956    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X65Y160        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.759     1.967    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y160        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.967    
    SLICE_X65Y160        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.029    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.956    
                         clock arrival                          2.029    
  -------------------------------------------------------------------
                         relative delay                        -0.073    



Id: 29
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.260      3.073


Slack (MET) :             3.073ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.475ns
  Reference Relative Delay:  -0.220ns
  Relative CRPR:              0.436ns
  Actual Bus Skew:            0.260ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.777     1.985    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X64Y162        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y162        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.063 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.247     2.310    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X64Y163        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.642     1.810    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y163        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.810    
    SLICE_X64Y163        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     1.835    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.310    
                         clock arrival                          1.835    
  -------------------------------------------------------------------
                         relative delay                         0.475    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.572     1.740    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X65Y162        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y162        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.799 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     1.895    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X65Y162        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.845     2.053    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y162        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.053    
    SLICE_X65Y162        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.115    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.895    
                         clock arrival                          2.115    
  -------------------------------------------------------------------
                         relative delay                        -0.220    



Id: 30
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.436      2.897


Slack (MET) :             2.897ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.512ns
  Reference Relative Delay:  -0.247ns
  Relative CRPR:              0.323ns
  Actual Bus Skew:            0.436ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.725     1.933    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y156        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.012 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.311     2.323    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X56Y156        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.618     1.786    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X56Y156        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.786    
    SLICE_X56Y156        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     1.811    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           2.323    
                         clock arrival                          1.811    
  -------------------------------------------------------------------
                         relative delay                         0.512    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.534     1.702    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X58Y156        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y156        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.761 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.096     1.857    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X58Y156        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.834     2.042    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y156        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     2.042    
    SLICE_X58Y156        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.104    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           1.857    
                         clock arrival                          2.104    
  -------------------------------------------------------------------
                         relative delay                        -0.247    



Id: 31
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.382      2.951


Slack (MET) :             2.951ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.729ns
  Reference Relative Delay:  -0.024ns
  Relative CRPR:              0.371ns
  Actual Bus Skew:            0.382ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.820     2.028    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y156        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y156        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.105 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.347     2.452    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X56Y156        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.530     1.698    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y156        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.698    
    SLICE_X56Y156        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     1.723    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.452    
                         clock arrival                          1.723    
  -------------------------------------------------------------------
                         relative delay                         0.729    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.618     1.786    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y157        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y157        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.844 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.136     1.980    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X55Y158        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.734     1.942    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y158        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.942    
    SLICE_X55Y158        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.004    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.980    
                         clock arrival                          2.004    
  -------------------------------------------------------------------
                         relative delay                        -0.024    



Id: 32
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.493      2.840


Slack (MET) :             2.840ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.696ns
  Reference Relative Delay:  -0.124ns
  Relative CRPR:              0.327ns
  Actual Bus Skew:            0.493ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.933     2.141    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X66Y172        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y172        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.222 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.318     2.540    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X66Y172        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.651     1.819    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X66Y172        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.819    
    SLICE_X66Y172        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.844    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.540    
                         clock arrival                          1.844    
  -------------------------------------------------------------------
                         relative delay                         0.696    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.639     1.807    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X65Y172        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y172        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.866 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.069     1.935    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X65Y171        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.789     1.997    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y171        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     1.997    
    SLICE_X65Y171        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.059    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           1.935    
                         clock arrival                          2.059    
  -------------------------------------------------------------------
                         relative delay                        -0.124    



Id: 33
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.759      2.574


Slack (MET) :             2.574ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.913ns
  Reference Relative Delay:  -0.232ns
  Relative CRPR:              0.386ns
  Actual Bus Skew:            0.759ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.794     2.002    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X64Y171        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y171        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.081 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.664     2.745    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X62Y171        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.639     1.807    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X62Y171        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                         clock pessimism              0.000     1.807    
    SLICE_X62Y171        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.832    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         data arrival                           2.745    
                         clock arrival                          1.832    
  -------------------------------------------------------------------
                         relative delay                         0.913    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.580     1.748    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X65Y171        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y171        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.807 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.071     1.878    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X65Y172        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.840     2.048    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X65Y172        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     2.048    
    SLICE_X65Y172        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.110    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           1.878    
                         clock arrival                          2.110    
  -------------------------------------------------------------------
                         relative delay                        -0.232    



Id: 34
set_bus_skew -from [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              clk_pl_0              exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                            exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.691      2.642


Slack (MET) :             2.642ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Endpoint Destination:   exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Destination:  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    0.910ns
  Reference Relative Delay:  -0.217ns
  Relative CRPR:              0.436ns
  Actual Bus Skew:            0.691ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.824     2.032    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X65Y187        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y187        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.111 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.689     2.800    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X65Y187        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.697     1.865    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y187        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     1.865    
    SLICE_X65Y187        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.890    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           2.800    
                         clock arrival                          1.890    
  -------------------------------------------------------------------
                         relative delay                         0.910    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.626     1.794    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X65Y183        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y183        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.853 r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.099     1.952    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X65Y182        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.899     2.107    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y182        FDRE                                         r  exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     2.107    
    SLICE_X65Y182        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.169    exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           1.952    
                         clock arrival                          2.169    
  -------------------------------------------------------------------
                         relative delay                        -0.217    



Id: 35
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.666
Requirement: 6.666ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.215      6.451


Slack (MET) :             6.451ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.666ns
  Endpoint Relative Delay:    0.682ns
  Reference Relative Delay:  -0.012ns
  Relative CRPR:              0.479ns
  Actual Bus Skew:            0.215ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.897     2.105    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X55Y231        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.184 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.272     2.456    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X55Y231        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.581     1.749    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X55Y231        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.749    
    SLICE_X55Y231        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     1.774    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.456    
                         clock arrival                          1.774    
  -------------------------------------------------------------------
                         relative delay                         0.682    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.681     1.849    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X55Y231        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y231        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.910 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.129     2.039    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X55Y231        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.781     1.989    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X55Y231        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.989    
    SLICE_X55Y231        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.051    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.039    
                         clock arrival                          2.051    
  -------------------------------------------------------------------
                         relative delay                        -0.012    



Id: 36
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.384      6.350


Slack (MET) :             6.350ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.609ns
  Reference Relative Delay:  -2.047ns
  Relative CRPR:              0.054ns
  Actual Bus Skew:            0.384ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.937     2.145    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X54Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y249        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.223 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.343     2.566    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[6]
    SLICE_X53Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.395     4.150    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X53Y250        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]/C
                         clock pessimism              0.000     4.150    
    SLICE_X53Y250        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.175    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]
  -------------------------------------------------------------------
                         data arrival                           2.566    
                         clock arrival                          4.175    
  -------------------------------------------------------------------
                         relative delay                        -1.609    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.716     1.884    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X54Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y249        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.942 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.108     2.050    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[4]
    SLICE_X54Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.579     4.035    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X54Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     4.035    
    SLICE_X54Y249        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.097    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.050    
                         clock arrival                          4.097    
  -------------------------------------------------------------------
                         relative delay                        -2.047    



Id: 37
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                                                                                                            Slow         0.346      6.388


Slack (MET) :             6.388ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.583ns
  Reference Relative Delay:  -2.058ns
  Relative CRPR:              0.129ns
  Actual Bus Skew:            0.346ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.926     2.134    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X55Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y249        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.214 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.374     2.588    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X55Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.391     4.146    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X55Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.000     4.146    
    SLICE_X55Y249        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.171    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.588    
                         clock arrival                          4.171    
  -------------------------------------------------------------------
                         relative delay                        -1.583    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.709     1.877    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X55Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y249        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.936 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.103     2.039    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[5]
    SLICE_X55Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.579     4.035    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X55Y249        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]/C
                         clock pessimism              0.000     4.035    
    SLICE_X55Y249        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.097    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         data arrival                           2.039    
                         clock arrival                          4.097    
  -------------------------------------------------------------------
                         relative delay                        -2.058    



Id: 38
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
                                                                                                            Slow         0.371      6.363


Slack (MET) :             6.363ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.580ns
  Reference Relative Delay:  -2.003ns
  Relative CRPR:              0.052ns
  Actual Bus Skew:            0.371ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.930     2.138    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X57Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y252        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.216 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.364     2.580    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X57Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.380     4.136    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X57Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     4.136    
    SLICE_X57Y252        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     4.161    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.580    
                         clock arrival                          4.161    
  -------------------------------------------------------------------
                         relative delay                        -1.580    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.711     1.879    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X57Y252        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y252        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.940 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.149     2.089    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[7]
    SLICE_X56Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.574     4.030    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X56Y253        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/C
                         clock pessimism              0.000     4.030    
    SLICE_X56Y253        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.092    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         data arrival                           2.089    
                         clock arrival                          4.092    
  -------------------------------------------------------------------
                         relative delay                        -2.003    



Id: 39
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 20.000
Requirement: 20.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_pl_0              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.287     19.713


Slack (MET) :             19.713ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    2.453ns
  Reference Relative Delay:   2.121ns
  Relative CRPR:              0.046ns
  Actual Bus Skew:            0.287ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.562     4.018    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X52Y258        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y258        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.097 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.262     4.359    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X51Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.713     1.881    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X51Y256        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.000     1.881    
    SLICE_X51Y256        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     1.906    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           4.359    
                         clock arrival                          1.906    
  -------------------------------------------------------------------
                         relative delay                         2.453    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.383     4.139    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X52Y258        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y258        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.198 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.107     4.305    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X52Y258        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.916     2.124    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X52Y258        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.124    
    SLICE_X52Y258        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.184    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           4.305    
                         clock arrival                          2.184    
  -------------------------------------------------------------------
                         relative delay                         2.121    



Id: 40
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.238      6.496


Slack (MET) :             6.496ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.545ns
  Reference Relative Delay:  -0.169ns
  Relative CRPR:              0.476ns
  Actual Bus Skew:            0.238ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.922     2.130    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X62Y240        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y240        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.209 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.270     2.479    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X62Y240        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.696     1.909    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X62Y240        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.909    
    SLICE_X62Y240        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     1.934    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.479    
                         clock arrival                          1.934    
  -------------------------------------------------------------------
                         relative delay                         0.545    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.708     1.876    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X62Y240        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y240        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.934 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.105     2.039    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X62Y240        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.905     2.148    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X62Y240        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.148    
    SLICE_X62Y240        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.208    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_PP_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.039    
                         clock arrival                          2.208    
  -------------------------------------------------------------------
                         relative delay                        -0.169    



Id: 41
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 20.000
Requirement: 20.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow        -0.095     20.095


Slack (MET) :             20.095ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.750ns
  Reference Relative Delay:  -1.802ns
  Relative CRPR:              0.147ns
  Actual Bus Skew:           -0.095ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.015     2.223    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X75Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y230        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.304 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.296     2.600    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X75Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.580     4.221    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.104     4.325    
    SLICE_X75Y229        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     4.350    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.600    
                         clock arrival                          4.350    
  -------------------------------------------------------------------
                         relative delay                        -1.750    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.795     1.963    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X75Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y230        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.021 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.068     2.089    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X75Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.790     3.933    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X75Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.104     3.829    
    SLICE_X75Y229        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.891    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.089    
                         clock arrival                          3.891    
  -------------------------------------------------------------------
                         relative delay                        -1.802    



Id: 42
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.778      5.956


Slack (MET) :             5.956ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    1.326ns
  Reference Relative Delay:   0.086ns
  Relative CRPR:              0.462ns
  Actual Bus Skew:            0.778ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.980     2.188    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X66Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.267 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.817     3.084    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X66Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.520     1.733    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X66Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.733    
    SLICE_X66Y229        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     1.758    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           3.084    
                         clock arrival                          1.758    
  -------------------------------------------------------------------
                         relative delay                         1.326    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.764     1.932    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X66Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y229        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.992 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.112     2.104    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X66Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.713     1.956    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X66Y229        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.956    
    SLICE_X66Y229        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.018    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.104    
                         clock arrival                          2.018    
  -------------------------------------------------------------------
                         relative delay                         0.086    



Id: 43
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]] 6.734
Requirement: 6.734ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                                                            Slow         0.338      6.396


Slack (MET) :             6.396ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.744ns
  Reference Relative Delay:  -0.018ns
  Relative CRPR:              0.423ns
  Actual Bus Skew:            0.338ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.892     2.100    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X61Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y228        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.180 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.437     2.617    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X63Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.636     1.849    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X63Y228        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.849    
    SLICE_X63Y228        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.874    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.617    
                         clock arrival                          1.874    
  -------------------------------------------------------------------
                         relative delay                         0.744    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.673     1.841    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X61Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y230        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     1.899 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.226     2.125    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[4]
    SLICE_X63Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.840     2.083    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X63Y230        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.000     2.083    
    SLICE_X63Y230        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.143    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.125    
                         clock arrival                          2.143    
  -------------------------------------------------------------------
                         relative delay                        -0.018    



Id: 44
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.198      6.536


Slack (MET) :             6.536ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.728ns
  Reference Relative Delay:  -2.043ns
  Relative CRPR:              0.117ns
  Actual Bus Skew:            0.198ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.924     2.132    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y254        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.209 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.231     2.440    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.387     4.143    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.143    
    SLICE_X53Y254        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.168    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.440    
                         clock arrival                          4.168    
  -------------------------------------------------------------------
                         relative delay                        -1.728    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.710     1.878    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y254        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.939 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.104     2.043    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.568     4.024    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.024    
    SLICE_X53Y254        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.086    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.043    
                         clock arrival                          4.086    
  -------------------------------------------------------------------
                         relative delay                        -2.043    



Id: 45
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.296      6.438


Slack (MET) :             6.438ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.668ns
  Reference Relative Delay:  -0.106ns
  Relative CRPR:              0.478ns
  Actual Bus Skew:            0.296ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.932     2.140    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X64Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y245        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.219 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.373     2.592    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X64Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.686     1.899    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X64Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.899    
    SLICE_X64Y245        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.924    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.592    
                         clock arrival                          1.924    
  -------------------------------------------------------------------
                         relative delay                         0.668    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.717     1.885    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X64Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y245        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.943 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.151     2.094    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X64Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.897     2.140    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X64Y245        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.140    
    SLICE_X64Y245        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     2.200    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/LCLK_CFG_CD_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.094    
                         clock arrival                          2.200    
  -------------------------------------------------------------------
                         relative delay                        -0.106    



Id: 46
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.258      6.476


Slack (MET) :             6.476ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.601ns
  Reference Relative Delay:  -0.158ns
  Relative CRPR:              0.501ns
  Actual Bus Skew:            0.258ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.944     2.152    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X51Y259        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.233 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.340     2.573    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X51Y261        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.734     1.947    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X51Y261        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.947    
    SLICE_X51Y261        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.972    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.573    
                         clock arrival                          1.972    
  -------------------------------------------------------------------
                         relative delay                         0.601    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.717     1.885    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X51Y259        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y259        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.944 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.159     2.103    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X51Y261        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.956     2.199    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X51Y261        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.199    
    SLICE_X51Y261        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.261    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.103    
                         clock arrival                          2.261    
  -------------------------------------------------------------------
                         relative delay                        -0.158    



Id: 47
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              net_vid_phy_controller_txoutclk
                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.297      6.437


Slack (MET) :             6.437ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.615ns
  Reference Relative Delay:  -0.147ns
  Relative CRPR:              0.465ns
  Actual Bus Skew:            0.297ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.944     2.152    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X64Y243        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y243        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.230 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.314     2.544    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X64Y243        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.692     1.905    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X64Y243        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     1.905    
    SLICE_X64Y243        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     1.930    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.544    
                         clock arrival                          1.930    
  -------------------------------------------------------------------
                         relative delay                         0.615    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.723     1.891    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X64Y243        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y243        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     1.951 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.112     2.063    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X64Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.907     2.150    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X64Y244        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     2.150    
    SLICE_X64Y244        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.210    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.063    
                         clock arrival                          2.210    
  -------------------------------------------------------------------
                         relative delay                        -0.147    



Id: 48
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.264      6.470


Slack (MET) :             6.470ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.629ns
  Reference Relative Delay:  -2.009ns
  Relative CRPR:              0.116ns
  Actual Bus Skew:            0.264ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.949     2.192    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X51Y266        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y266        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.271 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.264     2.535    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X51Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.383     4.139    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X51Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.139    
    SLICE_X51Y264        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.164    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.535    
                         clock arrival                          4.164    
  -------------------------------------------------------------------
                         relative delay                        -1.629    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.728     1.941    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X51Y266        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y266        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.000 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.075     2.075    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X51Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.565     4.021    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X51Y264        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.021    
    SLICE_X51Y264        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.083    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.075    
                         clock arrival                          4.083    
  -------------------------------------------------------------------
                         relative delay                        -2.009    



Id: 49
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.191      6.543


Slack (MET) :             6.543ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.671ns
  Reference Relative Delay:  -1.995ns
  Relative CRPR:              0.133ns
  Actual Bus Skew:            0.191ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.943     2.186    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X55Y279        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y279        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.265 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.234     2.499    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X54Y280        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.390     4.146    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X54Y280        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.146    
    SLICE_X54Y280        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     4.171    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.499    
                         clock arrival                          4.171    
  -------------------------------------------------------------------
                         relative delay                        -1.671    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.722     1.935    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X55Y279        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y279        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.993 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.117     2.110    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X54Y280        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.589     4.045    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X54Y280        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.045    
    SLICE_X54Y280        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.105    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH1_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.110    
                         clock arrival                          4.105    
  -------------------------------------------------------------------
                         relative delay                        -1.995    



Id: 50
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
net_vid_phy_controller_txoutclk
                      clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.284      6.450


Slack (MET) :             6.450ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by net_vid_phy_controller_txoutclk)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.594ns
  Reference Relative Delay:  -1.985ns
  Relative CRPR:              0.107ns
  Actual Bus Skew:            0.284ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.113     0.113    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.924     2.167    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X52Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y269        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.246 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.312     2.558    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X52Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.371     4.127    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X52Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.127    
    SLICE_X52Y269        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.152    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.558    
                         clock arrival                          4.152    
  -------------------------------------------------------------------
                         relative delay                        -1.594    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock net_vid_phy_controller_txoutclk rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y16  GTHE4_CHANNEL                0.000     0.000 r  exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[4].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.099     0.099    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/txoutclk_out[0]
    BUFG_GT_X0Y106       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=4831, routed)        1.712     1.925    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X52Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y269        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.985 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.101     2.086    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X52Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.553     4.009    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X52Y269        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.009    
    SLICE_X52Y269        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.071    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/VID_WO_ARB.VID_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.086    
                         clock arrival                          4.071    
  -------------------------------------------------------------------
                         relative delay                        -1.985    



Id: 51
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.734
Requirement: 6.734ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clkout2               exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.263      6.471


Slack (MET) :             6.471ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -1.648ns
  Reference Relative Delay:  -2.028ns
  Relative CRPR:              0.117ns
  Actual Bus Skew:            0.263ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.924     2.132    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y254        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.210 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.310     2.520    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.107     0.107 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.206    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.320 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.565     1.885    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.515 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.732    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.756 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.387     4.143    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     4.143    
    SLICE_X53Y254        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     4.168    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.520    
                         clock arrival                          4.168    
  -------------------------------------------------------------------
                         relative delay                        -1.648    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.710     1.878    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y254        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.936 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.120     2.056    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y4                                 0.000     0.000 r  TX_REFCLK_P_IN (IN)
                         net (fo=0)                   0.000     0.000    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y4    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.314     0.314 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.558 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.749     2.307    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X1Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.180 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.428    exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X1Y70         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.456 r  exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=3565, routed)        1.568     4.024    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X53Y254        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     4.024    
    SLICE_X53Y254        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     4.084    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.056    
                         clock arrival                          4.084    
  -------------------------------------------------------------------
                         relative delay                        -2.028    



Id: 52
set_bus_skew -from [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 6.666
Requirement: 6.666ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_pl_1              exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.268      6.398


Slack (MET) :             6.398ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Reference Source:       exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.666ns
  Endpoint Relative Delay:    0.663ns
  Reference Relative Delay:  -0.086ns
  Relative CRPR:              0.481ns
  Actual Bus Skew:            0.268ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.889     2.097    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X58Y232        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y232        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.176 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.275     2.451    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X57Y232        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.596     1.764    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X57Y232        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.000     1.764    
    SLICE_X57Y232        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     1.789    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.451    
                         clock arrival                          1.789    
  -------------------------------------------------------------------
                         relative delay                         0.663    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.677     1.845    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X58Y232        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y232        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.903 r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.081     1.984    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X57Y232        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.802     2.010    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X57Y232        FDRE                                         r  exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.000     2.010    
    SLICE_X57Y232        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.070    exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.984    
                         clock arrival                          2.070    
  -------------------------------------------------------------------
                         relative delay                        -0.086    



Id: 53
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow         0.040     19.960


Slack (MET) :             19.960ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.543ns
  Reference Relative Delay:  -1.709ns
  Relative CRPR:              0.126ns
  Actual Bus Skew:            0.040ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.029     2.237    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X81Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.313 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.477     2.790    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X81Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.563     4.204    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X81Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.104     4.308    
    SLICE_X81Y210        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     4.333    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.790    
                         clock arrival                          4.333    
  -------------------------------------------------------------------
                         relative delay                        -1.543    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.791     1.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X81Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y212        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.017 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.140     2.157    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X81Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.767     3.910    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X81Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.104     3.806    
    SLICE_X81Y212        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.866    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.157    
                         clock arrival                          3.866    
  -------------------------------------------------------------------
                         relative delay                        -1.709    



Id: 54
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Fast        -0.204     20.204


Slack (MET) :             20.204ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -0.988ns
  Reference Relative Delay:  -0.873ns
  Relative CRPR:              0.089ns
  Actual Bus Skew:           -0.204ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.251     1.423    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X81Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.052     1.475 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.140     1.615    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X81Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       0.989     1.128    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.358 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.504    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.521 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        0.980     2.501    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X81Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.078     2.579    
    SLICE_X81Y210        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     2.603    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.615    
                         clock arrival                          2.603    
  -------------------------------------------------------------------
                         relative delay                        -0.988    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.111     1.250    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X81Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y210        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.289 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.093     1.382    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X81Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.108     1.280    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.985 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.151    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.170 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.116     2.286    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X81Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.078     2.208    
    SLICE_X81Y210        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.255    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN8_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.382    
                         clock arrival                          2.255    
  -------------------------------------------------------------------
                         relative delay                        -0.873    



Id: 55
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.076     20.076


Slack (MET) :             20.076ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.606ns
  Reference Relative Delay:  -1.674ns
  Relative CRPR:              0.144ns
  Actual Bus Skew:           -0.076ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.004     2.212    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.291 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.439     2.730    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.566     4.207    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.104     4.311    
    SLICE_X88Y210        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.336    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.730    
                         clock arrival                          4.336    
  -------------------------------------------------------------------
                         relative delay                        -1.606    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.787     1.955    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y210        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.013 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.181     2.194    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.769     3.912    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.104     3.808    
    SLICE_X88Y210        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.868    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.194    
                         clock arrival                          3.868    
  -------------------------------------------------------------------
                         relative delay                        -1.674    



Id: 56
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Fast        -0.202     20.202


Slack (MET) :             20.202ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -0.995ns
  Reference Relative Delay:  -0.881ns
  Relative CRPR:              0.088ns
  Actual Bus Skew:           -0.202ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.242     1.414    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y210        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.052     1.466 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.143     1.609    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       0.989     1.128    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.358 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.504    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.521 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        0.981     2.502    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.078     2.580    
    SLICE_X88Y210        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.024     2.604    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.609    
                         clock arrival                          2.604    
  -------------------------------------------------------------------
                         relative delay                        -0.995    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.103     1.242    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y210        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.281 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.095     1.376    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.108     1.280    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.985 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.151    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.170 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.118     2.288    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X88Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.078     2.210    
    SLICE_X88Y210        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.257    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.376    
                         clock arrival                          2.257    
  -------------------------------------------------------------------
                         relative delay                        -0.881    



Id: 57
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Fast        -0.198     20.198


Slack (MET) :             20.198ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Fast Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -0.995ns
  Reference Relative Delay:  -0.885ns
  Relative CRPR:              0.089ns
  Actual Bus Skew:           -0.198ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.250     1.422    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y212        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.051     1.473 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.138     1.611    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       0.989     1.128    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.358 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.504    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.521 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        0.983     2.504    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.078     2.582    
    SLICE_X86Y212        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.024     2.606    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           1.611    
                         clock arrival                          2.606    
  -------------------------------------------------------------------
                         relative delay                        -0.995    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.111     1.250    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y212        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.289 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.084     1.373    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.108     1.280    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.985 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.151    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.170 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.119     2.289    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.078     2.211    
    SLICE_X86Y212        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.258    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           1.373    
                         clock arrival                          2.258    
  -------------------------------------------------------------------
                         relative delay                        -0.885    



Id: 58
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.188     20.188


Slack (MET) :             20.188ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.730ns
  Reference Relative Delay:  -1.699ns
  Relative CRPR:              0.157ns
  Actual Bus Skew:           -0.188ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.026     2.234    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y209        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.313 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.293     2.606    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.566     4.207    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.104     4.311    
    SLICE_X85Y209        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.336    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.606    
                         clock arrival                          4.336    
  -------------------------------------------------------------------
                         relative delay                        -1.730    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.797     1.965    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y209        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.023 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.148     2.171    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.771     3.914    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.104     3.810    
    SLICE_X85Y209        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.870    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.171    
                         clock arrival                          3.870    
  -------------------------------------------------------------------
                         relative delay                        -1.699    



Id: 59
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.137     20.137


Slack (MET) :             20.137ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.720ns
  Reference Relative Delay:  -1.740ns
  Relative CRPR:              0.157ns
  Actual Bus Skew:           -0.137ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.026     2.234    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y209        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.315 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.301     2.616    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.566     4.207    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.104     4.311    
    SLICE_X85Y209        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     4.336    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.616    
                         clock arrival                          4.336    
  -------------------------------------------------------------------
                         relative delay                        -1.720    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.797     1.965    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y209        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.024 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.108     2.132    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.771     3.914    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X85Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.104     3.810    
    SLICE_X85Y209        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.872    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.132    
                         clock arrival                          3.872    
  -------------------------------------------------------------------
                         relative delay                        -1.740    



Id: 60
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.137     20.137


Slack (MET) :             20.137ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.579ns
  Reference Relative Delay:  -1.587ns
  Relative CRPR:              0.145ns
  Actual Bus Skew:           -0.137ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.008     2.216    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X84Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y210        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.294 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.462     2.756    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X84Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.565     4.206    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X84Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.104     4.310    
    SLICE_X84Y210        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     4.335    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.756    
                         clock arrival                          4.335    
  -------------------------------------------------------------------
                         relative delay                        -1.579    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.790     1.958    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X84Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y210        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.016 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.264     2.280    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X84Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.768     3.911    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X84Y210        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.104     3.807    
    SLICE_X84Y210        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     3.867    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.280    
                         clock arrival                          3.867    
  -------------------------------------------------------------------
                         relative delay                        -1.587    



Id: 61
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 20.000
Requirement: 20.000ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.070     19.930


Slack (MET) :             19.930ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.534ns
  Reference Relative Delay:  -1.751ns
  Relative CRPR:              0.147ns
  Actual Bus Skew:            0.070ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.011     2.219    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X81Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y209        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.298 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.513     2.811    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X81Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.575     4.216    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X81Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.104     4.320    
    SLICE_X81Y209        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     4.345    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.811    
                         clock arrival                          4.345    
  -------------------------------------------------------------------
                         relative delay                        -1.534    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.791     1.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X81Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y209        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.017 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.124     2.141    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X81Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.793     3.936    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X81Y209        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.104     3.832    
    SLICE_X81Y209        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     3.892    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PATTERN7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.141    
                         clock arrival                          3.892    
  -------------------------------------------------------------------
                         relative delay                        -1.751    



Id: 62
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[9]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[10]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[11]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[12]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[13]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[14]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[16]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[17]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[18]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[19]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[20]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[21]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[22]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[23]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[8]} \
          {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[9]}]] 20.000
Requirement: 20.000ns
Endpoints: 15

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]/D
                                                                                                            Slow        -0.024     20.024


Slack (MET) :             20.024ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.726ns
  Reference Relative Delay:  -1.776ns
  Relative CRPR:              0.074ns
  Actual Bus Skew:           -0.024ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.035     2.243    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X82Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y233        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.322 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]/Q
                         net (fo=2, routed)           0.306     2.628    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[4]
    SLICE_X83Y234        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.584     4.225    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X83Y234        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/C
                         clock pessimism              0.104     4.329    
    SLICE_X83Y234        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     4.354    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         data arrival                           2.628    
                         clock arrival                          4.354    
  -------------------------------------------------------------------
                         relative delay                        -1.726    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.811     1.979    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X84Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y233        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.037 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[15]/Q
                         net (fo=1, routed)           0.097     2.134    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[15]
    SLICE_X84Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.811     3.954    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X84Y233        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]/C
                         clock pessimism             -0.104     3.850    
    SLICE_X84Y233        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     3.910    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[15]
  -------------------------------------------------------------------
                         data arrival                           2.134    
                         clock arrival                          3.910    
  -------------------------------------------------------------------
                         relative delay                        -1.776    



Id: 63
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.118     20.118


Slack (MET) :             20.118ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.790ns
  Reference Relative Delay:  -1.746ns
  Relative CRPR:              0.074ns
  Actual Bus Skew:           -0.118ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.006     2.214    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X87Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y211        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.295 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.248     2.543    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X87Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.563     4.204    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X87Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.104     4.308    
    SLICE_X87Y211        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     4.333    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.543    
                         clock arrival                          4.333    
  -------------------------------------------------------------------
                         relative delay                        -1.790    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.788     1.956    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X88Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y211        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     2.016 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.110     2.126    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X88Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.771     3.914    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X88Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.104     3.810    
    SLICE_X88Y211        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     3.872    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_SAMPLE_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.126    
                         clock arrival                          3.872    
  -------------------------------------------------------------------
                         relative delay                        -1.746    



Id: 64
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow        -0.088     20.088


Slack (MET) :             20.088ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.699ns
  Reference Relative Delay:  -1.756ns
  Relative CRPR:              0.145ns
  Actual Bus Skew:           -0.088ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.000     2.208    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X80Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y213        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.288 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.347     2.635    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X80Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.564     4.205    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X80Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.104     4.309    
    SLICE_X80Y213        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     4.334    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.635    
                         clock arrival                          4.334    
  -------------------------------------------------------------------
                         relative delay                        -1.699    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.783     1.951    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X80Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y213        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.010 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.103     2.113    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X80Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.768     3.911    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X80Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism             -0.104     3.807    
    SLICE_X80Y213        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.869    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_CHANNEL_COUNT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.113    
                         clock arrival                          3.869    
  -------------------------------------------------------------------
                         relative delay                        -1.756    



Id: 65
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.088     20.088


Slack (MET) :             20.088ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.711ns
  Reference Relative Delay:  -1.775ns
  Relative CRPR:              0.152ns
  Actual Bus Skew:           -0.088ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.067     2.275    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y211        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.353 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.342     2.695    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.636     4.277    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.104     4.381    
    SLICE_X89Y211        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     4.406    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.695    
                         clock arrival                          4.406    
  -------------------------------------------------------------------
                         relative delay                        -1.711    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.842     2.010    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y211        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.068 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.114     2.182    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.858     4.001    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.104     3.897    
    SLICE_X89Y211        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.957    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD1_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.182    
                         clock arrival                          3.957    
  -------------------------------------------------------------------
                         relative delay                        -1.775    



Id: 66
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.076     20.076


Slack (MET) :             20.076ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.694ns
  Reference Relative Delay:  -1.771ns
  Relative CRPR:              0.153ns
  Actual Bus Skew:           -0.076ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.069     2.277    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X89Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.356 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.350     2.706    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X89Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.630     4.271    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X89Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism              0.104     4.375    
    SLICE_X89Y213        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     4.400    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.706    
                         clock arrival                          4.400    
  -------------------------------------------------------------------
                         relative delay                        -1.694    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.843     2.011    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X89Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y213        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.069 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.100     2.169    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X89Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.841     3.984    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X89Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.104     3.880    
    SLICE_X89Y213        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.940    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD2_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.169    
                         clock arrival                          3.940    
  -------------------------------------------------------------------
                         relative delay                        -1.771    



Id: 67
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow        -0.104     20.104


Slack (MET) :             20.104ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.715ns
  Reference Relative Delay:  -1.756ns
  Relative CRPR:              0.145ns
  Actual Bus Skew:           -0.104ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.006     2.214    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X88Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y211        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.292 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.330     2.622    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X88Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.567     4.208    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X88Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.104     4.312    
    SLICE_X88Y211        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     4.337    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.622    
                         clock arrival                          4.337    
  -------------------------------------------------------------------
                         relative delay                        -1.715    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.788     1.956    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X88Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.014 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.100     2.114    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X88Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.771     3.914    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X88Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.104     3.810    
    SLICE_X88Y211        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.870    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD3_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.114    
                         clock arrival                          3.870    
  -------------------------------------------------------------------
                         relative delay                        -1.756    



Id: 68
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow        -0.167     20.167


Slack (MET) :             20.167ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.777ns
  Reference Relative Delay:  -1.762ns
  Relative CRPR:              0.152ns
  Actual Bus Skew:           -0.167ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.067     2.275    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y211        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.352 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     2.629    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[1]
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.636     4.277    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/C
                         clock pessimism              0.104     4.381    
    SLICE_X89Y211        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.406    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.629    
                         clock arrival                          4.406    
  -------------------------------------------------------------------
                         relative delay                        -1.777    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.842     2.010    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y211        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.071 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.126     2.197    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.858     4.001    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X89Y211        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism             -0.104     3.897    
    SLICE_X89Y211        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD4_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.197    
                         clock arrival                          3.959    
  -------------------------------------------------------------------
                         relative delay                        -1.762    



Id: 69
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                                                                                                            Slow        -0.015     20.015


Slack (MET) :             20.015ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.610ns
  Reference Relative Delay:  -1.748ns
  Relative CRPR:              0.154ns
  Actual Bus Skew:           -0.015ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.023     2.231    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y212        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.307 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.421     2.728    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.568     4.209    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism              0.104     4.313    
    SLICE_X86Y212        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     4.338    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.728    
                         clock arrival                          4.338    
  -------------------------------------------------------------------
                         relative delay                        -1.610    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.797     1.965    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y212        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.023 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.100     2.123    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[3]
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.772     3.915    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X86Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]/C
                         clock pessimism             -0.104     3.811    
    SLICE_X86Y212        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.871    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD5_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         data arrival                           2.123    
                         clock arrival                          3.871    
  -------------------------------------------------------------------
                         relative delay                        -1.748    



Id: 70
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow        -0.165     20.165


Slack (MET) :             20.165ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.830ns
  Reference Relative Delay:  -1.811ns
  Relative CRPR:              0.146ns
  Actual Bus Skew:           -0.165ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.007     2.215    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X80Y215        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y215        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.294 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.229     2.523    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X80Y217        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.583     4.224    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X80Y217        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.104     4.328    
    SLICE_X80Y217        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     4.353    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.523    
                         clock arrival                          4.353    
  -------------------------------------------------------------------
                         relative delay                        -1.830    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.788     1.956    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X80Y215        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y215        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.014 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.080     2.094    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X80Y217        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.806     3.949    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X80Y217        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.104     3.845    
    SLICE_X80Y217        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.905    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD6_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.094    
                         clock arrival                          3.905    
  -------------------------------------------------------------------
                         relative delay                        -1.811    



Id: 71
set_bus_skew -from [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]}]] -to [get_cells [list {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]}]] 20.000
Requirement: 20.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_0              clk_out1_exdes_clk_wiz_0
                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                                                            Slow        -0.084     20.084


Slack (MET) :             20.084ns  (requirement - actual skew)
  Endpoint Source:        exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Endpoint Destination:   exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Reference Source:       exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0)
  Reference Destination:  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_exdes_clk_wiz_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:   -1.754ns
  Reference Relative Delay:  -1.744ns
  Relative CRPR:              0.074ns
  Actual Bus Skew:           -0.084ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       2.000     2.208    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X80Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y213        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.287 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.293     2.580    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[0]
    SLICE_X80Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.603     1.771    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.401 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.617    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.641 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.564     4.205    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X80Y213        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/C
                         clock pessimism              0.104     4.309    
    SLICE_X80Y213        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     4.334    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.580    
                         clock arrival                          4.334    
  -------------------------------------------------------------------
                         relative delay                        -1.754    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=16235, routed)       1.791     1.959    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_clk
    SLICE_X81Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y212        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.020 r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.104     2.124    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff[2]
    SLICE_X81Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_exdes_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y89        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=16235, routed)       1.789     1.997    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCM_X1Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.870 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     2.115    exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_exdes_clk_wiz_0
    BUFGCE_X1Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.143 r  exdes_i/audio_ss_0/clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=2030, routed)        1.767     3.910    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_clk
    SLICE_X81Y212        FDRE                                         r  exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/C
                         clock pessimism             -0.104     3.806    
    SLICE_X81Y212        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.868    exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_PERIOD7_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.124    
                         clock arrival                          3.868    
  -------------------------------------------------------------------
                         relative delay                        -1.744    



Id: 72
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      clk_pl_1              dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.522      2.811


Slack (MET) :             2.811ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    6.344ns
  Reference Relative Delay:   1.101ns
  Relative CRPR:              4.721ns
  Actual Bus Skew:            0.522ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.955     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.476     7.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X79Y111        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y111        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.835 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.412     8.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X80Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.710     1.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X80Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     1.878    
    SLICE_X80Y110        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025     1.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           8.247    
                         clock arrival                          1.903    
  -------------------------------------------------------------------
                         relative delay                         6.344    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.340     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.296     3.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X78Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y112        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.109     3.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X78Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.925     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X78Y110        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     2.133    
    SLICE_X78Y110        FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.194    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.295    
                         clock arrival                          2.194    
  -------------------------------------------------------------------
                         relative delay                         1.101    



Id: 73
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.521      2.812


Slack (MET) :             2.812ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -0.570ns
  Reference Relative Delay:  -5.812ns
  Relative CRPR:              4.721ns
  Actual Bus Skew:            0.521ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.914     2.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X80Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y112        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.201 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.369     2.570    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X80Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.340     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.286     3.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X80Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     3.115    
    SLICE_X80Y112        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           2.570    
                         clock arrival                          3.140    
  -------------------------------------------------------------------
                         relative delay                        -0.570    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.700     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X77Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.927 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.079     2.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X78Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.955     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.473     7.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X78Y112        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     7.756    
    SLICE_X78Y112        FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     7.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.006    
                         clock arrival                          7.818    
  -------------------------------------------------------------------
                         relative delay                        -5.812    



Id: 74
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_pl_1              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.559      2.774


Slack (MET) :             2.774ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:   -0.539ns
  Reference Relative Delay:  -5.820ns
  Relative CRPR:              4.721ns
  Actual Bus Skew:            0.559ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.910     2.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.447     2.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X67Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.340     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.329     3.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X67Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism              0.000     3.158    
    SLICE_X67Y119        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         data arrival                           2.644    
                         clock arrival                          3.183    
  -------------------------------------------------------------------
                         relative delay                        -0.539    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.674     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     1.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.114     2.015    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X66Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.955     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.490     7.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X66Y118        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     7.773    
    SLICE_X66Y118        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           2.015    
                         clock arrival                          7.835    
  -------------------------------------------------------------------
                         relative delay                        -5.820    



Id: 75
set_bus_skew -from [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]}]] -to [get_cells [list {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]} {dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]}]] 3.333
Requirement: 3.333ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                      clk_pl_1              dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                                                                                                            Slow         0.476      2.857


Slack (MET) :             2.857ns  (requirement - actual skew)
  Endpoint Source:        dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Endpoint Destination:   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1)
  Reference Source:       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK)
  Reference Destination:  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            3.333ns
  Endpoint Relative Delay:    6.455ns
  Reference Relative Delay:   1.187ns
  Relative CRPR:              4.792ns
  Actual Bus Skew:            0.476ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.955     6.255    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.488     7.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     7.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.472     8.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X68Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.143     0.143    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.674     1.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.000     1.842    
    SLICE_X68Y117        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         data arrival                           8.322    
                         clock arrival                          1.867    
  -------------------------------------------------------------------
                         relative delay                         6.455    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.340     1.805    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.316     3.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y117        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.206 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.156     3.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X69Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  exdes_i/zynq_us_ss_0/zynq_us/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.180     0.180    exdes_i/zynq_us_ss_0/zynq_us/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y75        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  exdes_i/zynq_us_ss_0/zynq_us/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=13710, routed)       1.905     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X69Y119        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.000     2.113    
    SLICE_X69Y119        FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     2.175    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         data arrival                           3.362    
                         clock arrival                          2.175    
  -------------------------------------------------------------------
                         relative delay                         1.187    



