# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../fractale_hls/solution1/impl/vhdl/convergence.vhd" \
"../../../../../../fractale_hls/solution1/impl/ip/hdl/vhdl/convergence_do_convergence.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/dimage.vhd" \
"../../../../../../fractale_hls/solution1/impl/ip/hdl/vhdl/dimage_do_image.vhd" \
"../../../../../../fractale_hls/solution1/impl/ip/hdl/vhdl/dimage_do_image_cbkb.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/dimage_do_image_cbkb.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/fifo_w8_d1_A.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/main.vhd" \
"../../../../fractale.srcs/sources_1/new/test.vhd" \
"../../../../fractale.srcs/sources_1/new/testbench.vhd" \

# Do not sort compile order
nosort
