 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : simpleAdder
Version: U-2022.12-SP7
Date   : Wed Dec 13 18:52:35 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: b[0] (input port)
  Endpoint: overflow (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_10_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_10_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_10_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_10_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_10_2/U1_29/CO (FADDX1)                   0.34      11.29 f
  add_1_root_add_10_2/U1_30/CO (FADDX1)                   0.34      11.63 f
  add_1_root_add_10_2/U1_31/S (FADDX1)                    0.38      12.01 f
  add_1_root_add_10_2/SUM[31] (simpleAdder_DW01_add_0)
                                                          0.00      12.01 f
  U8/Q (XNOR2X1)                                          0.25      12.26 f
  U6/QN (NOR2X0)                                          0.16      12.41 r
  overflow (out)                                          0.22      12.63 r
  data arrival time                                                 12.63
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[31] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_10_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_10_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_10_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_10_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_10_2/U1_29/CO (FADDX1)                   0.34      11.29 f
  add_1_root_add_10_2/U1_30/CO (FADDX1)                   0.34      11.63 f
  add_1_root_add_10_2/U1_31/S (FADDX1)                    0.38      12.01 f
  add_1_root_add_10_2/SUM[31] (simpleAdder_DW01_add_0)
                                                          0.00      12.01 f
  result[31] (out)                                        0.25      12.26 f
  data arrival time                                                 12.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: cout (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_10_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_10_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_10_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_10_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_10_2/U1_29/CO (FADDX1)                   0.34      11.29 f
  add_1_root_add_10_2/U1_30/CO (FADDX1)                   0.34      11.63 f
  add_1_root_add_10_2/U1_31/CO (FADDX1)                   0.35      11.97 f
  add_1_root_add_10_2/SUM[32] (simpleAdder_DW01_add_0)
                                                          0.00      11.97 f
  cout (out)                                              0.22      12.19 f
  data arrival time                                                 12.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[30] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_10_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_10_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_10_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_10_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_10_2/U1_29/CO (FADDX1)                   0.34      11.29 f
  add_1_root_add_10_2/U1_30/S (FADDX1)                    0.37      11.66 f
  add_1_root_add_10_2/SUM[30] (simpleAdder_DW01_add_0)
                                                          0.00      11.66 f
  result[30] (out)                                        0.22      11.88 f
  data arrival time                                                 11.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[29] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_10_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_10_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_10_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_10_2/U1_28/CO (FADDX1)                   0.34      10.94 f
  add_1_root_add_10_2/U1_29/S (FADDX1)                    0.37      11.32 f
  add_1_root_add_10_2/SUM[29] (simpleAdder_DW01_add_0)
                                                          0.00      11.32 f
  result[29] (out)                                        0.22      11.54 f
  data arrival time                                                 11.54
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[28] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_10_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_10_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_10_2/U1_27/CO (FADDX1)                   0.34      10.60 f
  add_1_root_add_10_2/U1_28/S (FADDX1)                    0.37      10.98 f
  add_1_root_add_10_2/SUM[28] (simpleAdder_DW01_add_0)
                                                          0.00      10.98 f
  result[28] (out)                                        0.22      11.20 f
  data arrival time                                                 11.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[27] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_10_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_10_2/U1_26/CO (FADDX1)                   0.34      10.26 f
  add_1_root_add_10_2/U1_27/S (FADDX1)                    0.37      10.64 f
  add_1_root_add_10_2/SUM[27] (simpleAdder_DW01_add_0)
                                                          0.00      10.64 f
  result[27] (out)                                        0.22      10.86 f
  data arrival time                                                 10.86
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[26] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_10_2/U1_25/CO (FADDX1)                   0.34       9.92 f
  add_1_root_add_10_2/U1_26/S (FADDX1)                    0.37      10.30 f
  add_1_root_add_10_2/SUM[26] (simpleAdder_DW01_add_0)
                                                          0.00      10.30 f
  result[26] (out)                                        0.22      10.52 f
  data arrival time                                                 10.52
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[25] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/CO (FADDX1)                   0.34       9.58 f
  add_1_root_add_10_2/U1_25/S (FADDX1)                    0.37       9.96 f
  add_1_root_add_10_2/SUM[25] (simpleAdder_DW01_add_0)
                                                          0.00       9.96 f
  result[25] (out)                                        0.22      10.17 f
  data arrival time                                                 10.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: result[24] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  simpleAdder        8000                  saed90nm_typ_ht
  simpleAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  add_1_root_add_10_2/B[0] (simpleAdder_DW01_add_0)       0.00       1.00 f
  add_1_root_add_10_2/U1_0/CO (FADDX1)                    0.40       1.40 f
  add_1_root_add_10_2/U1_1/CO (FADDX1)                    0.34       1.75 f
  add_1_root_add_10_2/U1_2/CO (FADDX1)                    0.34       2.09 f
  add_1_root_add_10_2/U1_3/CO (FADDX1)                    0.34       2.43 f
  add_1_root_add_10_2/U1_4/CO (FADDX1)                    0.34       2.77 f
  add_1_root_add_10_2/U1_5/CO (FADDX1)                    0.34       3.11 f
  add_1_root_add_10_2/U1_6/CO (FADDX1)                    0.34       3.45 f
  add_1_root_add_10_2/U1_7/CO (FADDX1)                    0.34       3.79 f
  add_1_root_add_10_2/U1_8/CO (FADDX1)                    0.34       4.13 f
  add_1_root_add_10_2/U1_9/CO (FADDX1)                    0.34       4.47 f
  add_1_root_add_10_2/U1_10/CO (FADDX1)                   0.34       4.81 f
  add_1_root_add_10_2/U1_11/CO (FADDX1)                   0.34       5.15 f
  add_1_root_add_10_2/U1_12/CO (FADDX1)                   0.34       5.49 f
  add_1_root_add_10_2/U1_13/CO (FADDX1)                   0.34       5.83 f
  add_1_root_add_10_2/U1_14/CO (FADDX1)                   0.34       6.17 f
  add_1_root_add_10_2/U1_15/CO (FADDX1)                   0.34       6.52 f
  add_1_root_add_10_2/U1_16/CO (FADDX1)                   0.34       6.86 f
  add_1_root_add_10_2/U1_17/CO (FADDX1)                   0.34       7.20 f
  add_1_root_add_10_2/U1_18/CO (FADDX1)                   0.34       7.54 f
  add_1_root_add_10_2/U1_19/CO (FADDX1)                   0.34       7.88 f
  add_1_root_add_10_2/U1_20/CO (FADDX1)                   0.34       8.22 f
  add_1_root_add_10_2/U1_21/CO (FADDX1)                   0.34       8.56 f
  add_1_root_add_10_2/U1_22/CO (FADDX1)                   0.34       8.90 f
  add_1_root_add_10_2/U1_23/CO (FADDX1)                   0.34       9.24 f
  add_1_root_add_10_2/U1_24/S (FADDX1)                    0.37       9.61 f
  add_1_root_add_10_2/SUM[24] (simpleAdder_DW01_add_0)
                                                          0.00       9.61 f
  result[24] (out)                                        0.22       9.83 f
  data arrival time                                                  9.83
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
