/**********************************************************************************/
/*  Copyright (c) 2011, Silicon Image, Inc.  All rights reserved.                 */
/*  No part of this work may be reproduced, modified, distributed, transmitted,   */
/*  transcribed, or translated into any language or computer format, in any form  */
/*  or by any means without written permission of: Silicon Image, Inc.,           */
/*  1140 East Arques Avenue, Sunnyvale, California 94085                          */
/**********************************************************************************/
/*
   @file si_mhl_defs.h
*/

//
// This file contains MHL Specs related definitions.
//
/*
 * DEVCAP offsets
 */

#ifndef __SI_MHL_DEFS_H__
#define __SI_MHL_DEFS_H__


#define	RCPE_NO_ERROR				0x00
#define	RCPE_INEEFECTIVE_KEY_CODE	0x01
#define	RCPE_BUSY					0x02

#define MHL_RAP_CMD_POLL        0x00    // Poll
#define MHL_RAP_CONTENT_ON      0x10	// Turn content streaming ON.
#define MHL_RAP_CONTENT_OFF     0x11	// Turn content streaming OFF.

// Device Power State
#define MHL_DEV_UNPOWERED		0x00
#define MHL_DEV_INACTIVE		0x01
#define MHL_DEV_QUIET			0x03
#define MHL_DEV_ACTIVE			0x04

// Version that this chip supports
#define	MHL_VER_MAJOR		(0x02 << 4)	// bits 4..7
#define	MHL_VER_MINOR		0x01		// bits 0..3
#define MHL_VERSION						(MHL_VER_MAJOR | MHL_VER_MINOR)

//Device Category
#define	MHL_DEV_CATEGORY_OFFSET				DEVCAP_OFFSET_DEV_CAT
#define	MHL_DEV_CATEGORY_POW_BIT			(BIT4)

#define	MHL_DEV_CAT_SINK					0x01
#define	MHL_DEV_CAT_SOURCE					0x02
#define	MHL_DEV_CAT_DONGLE					0x03
#define	MHL_DEV_CAT_SELF_POWERED_DONGLE		0x13

//Video Link Mode
#define	MHL_DEV_VID_LINK_SUPPRGB444			0x01
#define	MHL_DEV_VID_LINK_SUPPYCBCR444		0x02
#define	MHL_DEV_VID_LINK_SUPPYCBCR422		0x04
#define	MHL_DEV_VID_LINK_SUPP_PPIXEL		0x08
#define	MHL_DEV_VID_LINK_SUPP_ISLANDS		0x10
#define	MHL_DEV_VID_LINK_SUPP_VGA		    0x20

//Audio Link Mode Support
#define	MHL_DEV_AUD_LINK_2CH				0x01
#define	MHL_DEV_AUD_LINK_8CH				0x02


//Feature Flag in the devcap
#define	MHL_DEV_FEATURE_FLAG_OFFSET			DEVCAP_OFFSET_FEATURE_FLAG
#define	MHL_FEATURE_RCP_SUPPORT				BIT0	// Dongles have freedom to not support RCP
#define	MHL_FEATURE_RAP_SUPPORT				BIT1	// Dongles have freedom to not support RAP
#define	MHL_FEATURE_SP_SUPPORT				BIT2	// Dongles have freedom to not support SCRATCHPAD

// VIDEO TYPES
#define	MHL_VT_GRAPHICS					0x00
#define	MHL_VT_PHOTO					0x02
#define	MHL_VT_CINEMA					0x04
#define	MHL_VT_GAMES					0x08
#define	MHL_SUPP_VT						0x80

//Logical Dev Map
#define	MHL_DEV_LD_DISPLAY					(0x01 << 0)
#define	MHL_DEV_LD_VIDEO					(0x01 << 1)
#define	MHL_DEV_LD_AUDIO					(0x01 << 2)
#define	MHL_DEV_LD_MEDIA					(0x01 << 3)
#define	MHL_DEV_LD_TUNER					(0x01 << 4)
#define	MHL_DEV_LD_RECORD					(0x01 << 5)
#define	MHL_DEV_LD_SPEAKER					(0x01 << 6)
#define	MHL_DEV_LD_GUI						(0x01 << 7)

//Bandwidth
#define	MHL_BANDWIDTH_LIMIT					22		// 225 MHz

#define SCRATCHPAD_SIZE                     16

#define MHL_STATUS_REG_CONNECTED_RDY        0x30
#define MHL_STATUS_REG_LINK_MODE            0x31

#define	MHL_STATUS_DCAP_RDY					BIT0

#define MHL_STATUS_CLK_MODE_MASK            0x07
#define MHL_STATUS_CLK_MODE_PACKED_PIXEL    0x02
#define MHL_STATUS_CLK_MODE_NORMAL          0x03
#define MHL_STATUS_PATH_EN_MASK             0x08
#define MHL_STATUS_PATH_ENABLED             0x08
#define MHL_STATUS_PATH_DISABLED            0x00
#define MHL_STATUS_MUTED_MASK               0x10

#define MHL_RCHANGE_INT                     0x20
#define MHL_DCHANGE_INT                     0x21

#define	MHL_INT_DCAP_CHG					BIT0
#define MHL_INT_DSCR_CHG                    BIT1
#define MHL_INT_REQ_WRT                     BIT2
#define MHL_INT_GRT_WRT                     BIT3
#define MHL2_INT_3D_REQ                     BIT4

// On INTR_1 the EDID_CHG is located at BIT 0
#define	MHL_INT_EDID_CHG					BIT1

#define		MHL_INT_AND_STATUS_SIZE			0x33		// This contains one nibble each - max offset
#define		MHL_SCRATCHPAD_SIZE				16
#define		MHL_MAX_BUFFER_SIZE				MHL_SCRATCHPAD_SIZE	// manually define highest number

typedef enum
{
     DEVCAP_OFFSET_DEV_STATE 		= 0x00,
     DEVCAP_OFFSET_MHL_VERSION		= 0x01,
     DEVCAP_OFFSET_DEV_CAT          = 0x02,
     DEVCAP_OFFSET_ADOPTER_ID_H     = 0x03,
     DEVCAP_OFFSET_ADOPTER_ID_L     = 0x04,
     DEVCAP_OFFSET_VID_LINK_MODE    = 0x05,
     DEVCAP_OFFSET_AUD_LINK_MODE    = 0x06,
     DEVCAP_OFFSET_VIDEO_TYPE       = 0x07,
     DEVCAP_OFFSET_LOG_DEV_MAP      = 0x08,
     DEVCAP_OFFSET_BANDWIDTH        = 0x09,
     DEVCAP_OFFSET_FEATURE_FLAG     = 0x0A,
     DEVCAP_OFFSET_DEVICE_ID_H      = 0x0B,
     DEVCAP_OFFSET_DEVICE_ID_L      = 0x0C,
     DEVCAP_OFFSET_SCRATCHPAD_SIZE  = 0x0D,
     DEVCAP_OFFSET_INT_STAT_SIZE    = 0x0E,
     DEVCAP_OFFSET_RESERVED         = 0x0F,
    // this one must be last
     DEVCAP_SIZE    //0x10
}DevCapOffset_e;

typedef struct
{
    uint8_t ucDevCapCacheIndex;   //Buffer index of Cache
    uint8_t	aucDevCapCache[DEVCAP_SIZE];
}MHLDevCap_t,*PMHLDevCap_t;

typedef enum
{
     burstId_3D_VIC = 0x0010,
     burstId_3D_DTD = 0x0011,

    // add new burst ID's above here

    /*  Burst ID's are a 16-bit big-endian quantity.
        In order for the BURST_ID macro below to allow detection of
            out-of-range values with KEIL 8051 compiler
            we must have at least one enumerated value
            that has one of the bits in the high order byte set.
        Experimentally, we have found that the KEIL 8051 compiler
         treats 0xFFFF as a special case (-1 perhaps...),
         so we use a different value that has some upper bits set
    */
     burstId_16_BITS_REQUIRED = 0x8000
}BurstId_e;

typedef struct _Mhl2HighLow_t
{
    uint8_t high;
    uint8_t low;
}Mhl2HighLow_t,*PMhl2HighLow_t;

#define BURST_ID(bid) (BurstId_e)(( ((uint16_t)(bid.high))<<8 )|((uint16_t)(bid.low)))

// see MHL2.0 spec section 5.9.1.2
typedef struct _Mhl2VideoDescriptor_t
{
    uint8_t reservedHigh;
    unsigned char FrameSequential:1;    //FB_SUPP
    unsigned char TopBottom:1;          //TB_SUPP
    unsigned char LeftRight:1;          //LR_SUPP
    unsigned char reservedLow:5;
}Mhl2VideoDescriptor_t,*PMhl2VideoDescriptor_t;

typedef struct _Mhl2VideoFormatData_t
{
    Mhl2HighLow_t burstId;
    uint8_t checkSum;
    uint8_t totalEntries;
    uint8_t sequenceIndex;
    uint8_t numEntriesThisBurst;
    Mhl2VideoDescriptor_t videoDescriptors[5];
}Mhl2VideoFormatData_t,*PMhl2VideoFormatData_t;

typedef union
{
    Mhl2VideoFormatData_t   videoFormatData;
    uint8_t     asBytes[SCRATCHPAD_SIZE];
}ScratchPad_u,*PScratchPad_u;


enum
{
    MHL_MSC_MSG_RCP             = 0x10,     // RCP sub-command
    MHL_MSC_MSG_RCPK            = 0x11,     // RCP Acknowledge sub-command
    MHL_MSC_MSG_RCPE            = 0x12,     // RCP Error sub-command
    MHL_MSC_MSG_RAP             = 0x20,     // Mode Change Warning sub-command
    MHL_MSC_MSG_RAPK            = 0x21,     // MCW Acknowledge sub-command
};

//RAPK sub commands
enum
{
    MHL_MSC_MSG_RAP_NO_ERROR        		= 0x00,     // RAP No Error
    MHL_MSC_MSG_RAP_UNRECOGNIZED_ACT_CODE  	= 0x01,     
    MHL_MSC_MSG_RAP_UNSUPPORTED_ACT_CODE  	= 0x02,      			
    MHL_MSC_MSG_RAP_RESPONDER_BUSY   		= 0x03,     
};

//
// MHL spec related defines
//
enum
{
	MHL_ACK						= 0x33,	// Command or Data byte acknowledge
	MHL_NACK					= 0x34,	// Command or Data byte not acknowledge
	MHL_ABORT					= 0x35,	// Transaction abort
	MHL_WRITE_STAT				= 0xE0,	// 0xE0 - Write one status register strip top bit
	MHL_SET_INT					= 0x60,	// Write one interrupt register
	MHL_READ_DEVCAP				= 0x61,	// Read one register
	MHL_GET_STATE				= 0x62,	// Read CBUS revision level from follower
	MHL_GET_VENDOR_ID			= 0x63,	// Read vendor ID value from follower.
	MHL_SET_HPD					= 0x64,	// Set Hot Plug Detect in follower
	MHL_CLR_HPD					= 0x65,	// Clear Hot Plug Detect in follower
	MHL_SET_CAP_ID				= 0x66,	// Set Capture ID for downstream device.
	MHL_GET_CAP_ID				= 0x67,	// Get Capture ID from downstream device.
	MHL_MSC_MSG					= 0x68,	// VS command to send RCP sub-commands
	MHL_GET_SC1_ERRORCODE		= 0x69,	// Get Vendor-Specific command error code.
	MHL_GET_DDC_ERRORCODE		= 0x6A,	// Get DDC channel command error code.
	MHL_GET_MSC_ERRORCODE		= 0x6B,	// Get MSC command error code.
	MHL_WRITE_BURST				= 0x6C,	// Write 1-16 bytes to responder's scratchpad.
	MHL_GET_SC3_ERRORCODE		= 0x6D,	// Get channel 3 command error code.
};


typedef enum
{
        MHL_RCP_CMD_SELECT          = 0x00,
        MHL_RCP_CMD_UP              = 0x01,
        MHL_RCP_CMD_DOWN            = 0x02,
        MHL_RCP_CMD_LEFT            = 0x03,
        MHL_RCP_CMD_RIGHT           = 0x04,
        MHL_RCP_CMD_RIGHT_UP        = 0x05,
        MHL_RCP_CMD_RIGHT_DOWN      = 0x06,
        MHL_RCP_CMD_LEFT_UP         = 0x07,
        MHL_RCP_CMD_LEFT_DOWN       = 0x08,
        MHL_RCP_CMD_ROOT_MENU       = 0x09,
        MHL_RCP_CMD_SETUP_MENU      = 0x0A,
        MHL_RCP_CMD_CONTENTS_MENU   = 0x0B,
        MHL_RCP_CMD_FAVORITE_MENU   = 0x0C,
        MHL_RCP_CMD_EXIT            = 0x0D,

        /*0x0E - 0x1F are reserved*/

        MHL_RCP_CMD_NUM_0           = 0x20,
        MHL_RCP_CMD_NUM_1           = 0x21,
        MHL_RCP_CMD_NUM_2           = 0x22,
        MHL_RCP_CMD_NUM_3           = 0x23,
        MHL_RCP_CMD_NUM_4           = 0x24,
        MHL_RCP_CMD_NUM_5           = 0x25,
        MHL_RCP_CMD_NUM_6           = 0x26,
        MHL_RCP_CMD_NUM_7           = 0x27,
        MHL_RCP_CMD_NUM_8           = 0x28,
        MHL_RCP_CMD_NUM_9           = 0x29,

        MHL_RCP_CMD_DOT             = 0x2A,
        MHL_RCP_CMD_ENTER           = 0x2B,
        MHL_RCP_CMD_CLEAR           = 0x2C,

        /*0x2D - 0x2F are reserved*/

        MHL_RCP_CMD_CH_UP           = 0x30,
        MHL_RCP_CMD_CH_DOWN         = 0x31,
        MHL_RCP_CMD_PRE_CH          = 0x32,
        MHL_RCP_CMD_SOUND_SELECT    = 0x33,
        MHL_RCP_CMD_INPUT_SELECT    = 0x34,
        MHL_RCP_CMD_SHOW_INFO       = 0x35,
        MHL_RCP_CMD_HELP            = 0x36,
        MHL_RCP_CMD_PAGE_UP         = 0x37,
        MHL_RCP_CMD_PAGE_DOWN       = 0x38,

        /*0x39 - 0x40 are reserved*/

        MHL_RCP_CMD_VOL_UP            = 0x41,
        MHL_RCP_CMD_VOL_DOWN        = 0x42,
        MHL_RCP_CMD_MUTE            = 0x43,
        MHL_RCP_CMD_PLAY            = 0x44,
        MHL_RCP_CMD_STOP            = 0x45,
        MHL_RCP_CMD_PAUSE           = 0x46,
        MHL_RCP_CMD_RECORD          = 0x47,
        MHL_RCP_CMD_REWIND          = 0x48,
        MHL_RCP_CMD_FAST_FWD        = 0x49,
        MHL_RCP_CMD_EJECT           = 0x4A,
        MHL_RCP_CMD_FWD             = 0x4B,
        MHL_RCP_CMD_BKWD            = 0x4C,

        /*0x4D - 0x4F are reserved*/

        MHL_RCP_CMD_ANGLE            = 0x50,
        MHL_RCP_CMD_SUBPICTURE       = 0x51,

        /*0x52 - 0x5F are reserved*/

        MHL_RCP_CMD_PLAY_FUNC       = 0x60,
        MHL_RCP_CMD_PAUSE_PLAY_FUNC = 0x61,
        MHL_RCP_CMD_RECORD_FUNC     = 0x62,
        MHL_RCP_CMD_PAUSE_REC_FUNC  = 0x63,
        MHL_RCP_CMD_STOP_FUNC       = 0x64,
        MHL_RCP_CMD_MUTE_FUNC       = 0x65,
        MHL_RCP_CMD_UN_MUTE_FUNC    = 0x66,
        MHL_RCP_CMD_TUNE_FUNC       = 0x67,
        MHL_RCP_CMD_MEDIA_FUNC      = 0x68,

        /*0x69 - 0x70 are reserved*/

        MHL_RCP_CMD_F1              = 0x71,
        MHL_RCP_CMD_F2              = 0x72,
        MHL_RCP_CMD_F3              = 0x73,
        MHL_RCP_CMD_F4              = 0x74,
        MHL_RCP_CMD_F5              = 0x75,

        /*0x76 - 0x7D are reserved*/

        MHL_RCP_CMD_VS              = 0x7E,
        MHL_RCP_CMD_RSVD            = 0x7F
} MhlRcpCmd_e;

#define RCP_CMD_MAX 	(MHL_RCP_CMD_RSVD+1)
#endif /* __SI_MHL_DEFS_H__ */
