ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   5              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   6              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   7              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   8              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   9              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  10              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
  11              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  12              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  13              		.file	"system_stm32f10x.c"
  14              	@ GNU C (GNU Tools for ARM Embedded Processors) version 4.9.3 20150529 (release) [ARM/embedded-4_9-
  15              	@	compiled by GNU C version 4.2.1 (Based on Apple Inc. build 5658) (LLVM build 2336.9.00), GMP vers
  16              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  17              	@ options passed:  -I . -I ./Libraries/CMSIS/CM3/CoreSupport
  18              	@ -I ./Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x
  19              	@ -I ./Libraries/STM32F10x_StdPeriph_Driver/inc -I ./Libraries/Drivers/Leds
  20              	@ -I ./Libraries/Drivers/Buttons -I ./Libraries/Drivers/Usart
  21              	@ -I ./Libraries/Drivers/i2c -I ./Libraries/Drivers/BH1750
  22              	@ -I ./Libraries/Drivers/Utilities -I ./FreeRTOS/Source/include
  23              	@ -I ./FreeRTOS/Source/portable/GCC/ARM_CM3 -imultilib armv7-m
  24              	@ -iprefix /usr/local/Cellar/arm-none-eabi-gcc/20150921/bin/../lib/gcc/arm-none-eabi/4.9.3/
  25              	@ -isysroot /usr/local/Cellar/arm-none-eabi-gcc/20150921/bin/../arm-none-eabi
  26              	@ -MD Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.d
  27              	@ -MF .dep/system_stm32f10x.o.d -MP
  28              	@ -MQ Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.o
  29              	@ -D__USES_INITFINI__ -D STM32F10X_MD -D USE_STDPERIPH_DRIVER -D GCC_ARMCM3
  30              	@ -D RUN_FROM_FLASH=1
  31              	@ Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c
  32              	@ -mcpu=cortex-m3 -mthumb
  33              	@ -auxbase-strip Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.o
  34              	@ -gdwarf-2 -Os -Wall -Wstrict-prototypes -fomit-frame-pointer
  35              	@ -fverbose-asm
  36              	@ options enabled:  -faggressive-loop-optimizations -fauto-inc-dec
  37              	@ -fbranch-count-reg -fcaller-saves -fcombine-stack-adjustments -fcommon
  38              	@ -fcompare-elim -fcprop-registers -fcrossjumping -fcse-follow-jumps
  39              	@ -fdefer-pop -fdelete-null-pointer-checks -fdevirtualize
  40              	@ -fdevirtualize-speculatively -fdwarf2-cfi-asm -fearly-inlining
  41              	@ -feliminate-unused-debug-types -fexpensive-optimizations
  42              	@ -fforward-propagate -ffunction-cse -fgcse -fgcse-lm -fgnu-runtime
  43              	@ -fgnu-unique -fguess-branch-probability -fhoist-adjacent-loads -fident
  44              	@ -fif-conversion -fif-conversion2 -findirect-inlining -finline
  45              	@ -finline-atomics -finline-functions -finline-functions-called-once
  46              	@ -finline-small-functions -fipa-cp -fipa-profile -fipa-pure-const
  47              	@ -fipa-reference -fipa-sra -fira-hoist-pressure -fira-share-save-slots
  48              	@ -fira-share-spill-slots -fisolate-erroneous-paths-dereference -fivopts
  49              	@ -fkeep-static-consts -fleading-underscore -flifetime-dse -fmath-errno
  50              	@ -fmerge-constants -fmerge-debug-strings -fomit-frame-pointer
  51              	@ -foptimize-sibling-calls -fpartial-inlining -fpeephole -fpeephole2
  52              	@ -fprefetch-loop-arrays -freg-struct-return -freorder-blocks
  53              	@ -freorder-functions -frerun-cse-after-loop
  54              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  55              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  56              	@ -fsched-pressure -fsched-rank-heuristic -fsched-spec
  57              	@ -fsched-spec-insn-heuristic -fsched-stalled-insns-dep -fschedule-insns2
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 2


  58              	@ -fsection-anchors -fshow-column -fsigned-zeros -fsplit-ivs-in-unroller
  59              	@ -fsplit-wide-types -fstrict-aliasing -fstrict-overflow
  60              	@ -fstrict-volatile-bitfields -fsync-libcalls -fthread-jumps
  61              	@ -ftoplevel-reorder -ftrapping-math -ftree-bit-ccp -ftree-builtin-call-dce
  62              	@ -ftree-ccp -ftree-ch -ftree-coalesce-vars -ftree-copy-prop
  63              	@ -ftree-copyrename -ftree-cselim -ftree-dce -ftree-dominator-opts
  64              	@ -ftree-dse -ftree-forwprop -ftree-fre -ftree-loop-if-convert
  65              	@ -ftree-loop-im -ftree-loop-ivcanon -ftree-loop-optimize
  66              	@ -ftree-parallelize-loops= -ftree-phiprop -ftree-pre -ftree-pta
  67              	@ -ftree-reassoc -ftree-scev-cprop -ftree-sink -ftree-slsr -ftree-sra
  68              	@ -ftree-switch-conversion -ftree-tail-merge -ftree-ter -ftree-vrp
  69              	@ -funit-at-a-time -fvar-tracking -fvar-tracking-assignments -fverbose-asm
  70              	@ -fzero-initialized-in-bss -mfix-cortex-m3-ldrd -mlittle-endian -mlra
  71              	@ -mpic-data-is-text-relative -msched-prolog -mthumb -munaligned-access
  72              	@ -mvectorize-with-neon-quad
  73              	
  74              		.text
  75              	.Ltext0:
  76              		.cfi_sections	.debug_frame
  77              		.align	1
  78              		.global	SystemInit
  79              		.thumb
  80              		.thumb_func
  81              		.type	SystemInit, %function
  82              	SystemInit:
  83              	.LFB29:
  84              		.file 1 "Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c"
   1:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
   2:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
   3:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @author  MCD Application Team
   5:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @version V3.5.0
   6:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @date    11-March-2011
   7:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 
   9:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     user application:
  11:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  17:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                     
  21:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                 during program execution.
  24:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  25:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  29:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 3


  31:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  33:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    configuration.
  38:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *        
  39:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  40:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @attention
  41:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  42:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *
  49:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  51:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  52:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  53:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  55:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  56:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  57:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  59:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */  
  60:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
  61:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  63:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  64:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  65:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
  66:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  67:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  68:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  69:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  70:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  71:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  73:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  74:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  75:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
  76:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
  77:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  78:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  79:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
  81:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
  82:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  83:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
  86:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    ============== 
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 4


  88:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  90:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       maximum frequency.
  92:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
  93:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source.
  95:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
  96:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           used to drive the System clock.
 101:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           the System clock.
 103:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     */
 105:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 106:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 110:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 117:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 118:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 124:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 125:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****      Internal SRAM. */ 
 127:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 131:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 132:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 133:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 134:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 135:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 136:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 138:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 139:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 140:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 141:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 142:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 143:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 144:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 5


 145:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 146:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 147:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 148:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*******************************************************************************
 149:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *  Clock Definitions
 150:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** *******************************************************************************/
 151:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 166:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 167:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 169:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 170:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 171:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 172:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
 174:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 175:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 176:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
 177:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 178:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 191:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 192:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 196:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 197:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @}
 198:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 199:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 200:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @{
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 6


 202:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 203:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 204:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 205:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 210:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 211:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 212:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit (void)
 213:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
  85              		.loc 1 213 0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 8
  88              		@ frame_needed = 0, uses_anonymous_args = 0
  89              		@ link register save eliminated.
 214:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
 216:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  90              		.loc 1 216 0
  91 0000 384B     		ldr	r3, .L16	@ tmp155,
 213:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  92              		.loc 1 213 0
  93 0002 82B0     		sub	sp, sp, #8	@,,
  94              	.LCFI0:
  95              		.cfi_def_cfa_offset 8
  96              		.loc 1 216 0
  97 0004 1A68     		ldr	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
  98 0006 42F00102 		orr	r2, r2, #1	@ D.5592, D.5592,
  99 000a 1A60     		str	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 217:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 218:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 100              		.loc 1 220 0
 101 000c 5968     		ldr	r1, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 102 000e 364A     		ldr	r2, .L16+4	@ D.5592,
 103 0010 0A40     		ands	r2, r2, r1	@, D.5592, D.5592, D.5592
 104 0012 5A60     		str	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 221:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 222:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 225:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 105              		.loc 1 226 0
 106 0014 1A68     		ldr	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 107 0016 22F08472 		bic	r2, r2, #17301504	@ D.5592, D.5592,
 108 001a 22F48032 		bic	r2, r2, #65536	@ D.5592, D.5592,
 109 001e 1A60     		str	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 227:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 228:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 110              		.loc 1 229 0
 111 0020 1A68     		ldr	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 112 0022 22F48022 		bic	r2, r2, #262144	@ D.5592, D.5592,
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 7


 113 0026 1A60     		str	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 230:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 231:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 114              		.loc 1 232 0
 115 0028 5A68     		ldr	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 116 002a 22F4FE02 		bic	r2, r2, #8323072	@ D.5592, D.5592,
 117 002e 5A60     		str	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 233:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 234:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 238:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 241:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 246:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 247:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 249:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 250:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 118              		.loc 1 251 0
 119 0030 4FF41F02 		mov	r2, #10420224	@ tmp168,
 120 0034 9A60     		str	r2, [r3, #8]	@ tmp168, MEM[(struct RCC_TypeDef *)1073876992B].CIR
 121              	.LBB8:
 122              	.LBB9:
 123              	.LBB10:
 252:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 254:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 259:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 260:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClock();
 263:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 264:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 267:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 269:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 270:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 271:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 272:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         other parameters.
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 8


 276:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           
 277:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *     
 281:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             
 285:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                                              
 287:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                          
 289:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         
 292:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *    
 296:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *                
 301:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *           value for HSE crystal.
 303:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 304:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 305:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 306:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 308:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 310:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 314:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 318:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 321:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   switch (tmp)
 322:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 323:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 326:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 329:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 331:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 9


 333:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 335:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 338:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 340:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 343:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 344:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 345:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #else
 350:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 355:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 356:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {
 357:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 359:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  #endif
 360:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 361:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 362:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 364:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 366:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          pllmull += 2;
 367:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 368:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 369:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 372:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****             
 373:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 375:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 378:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       else
 379:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 381:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 385:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         if (prediv1source == 0)
 386:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         { 
 387:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 10


 390:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         else
 391:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           
 393:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 398:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       }
 399:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 401:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 402:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     default:
 403:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 405:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 406:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 407:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 413:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 414:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 415:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 417:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 418:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 419:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
 420:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 421:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockToHSE();
 423:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo24();
 425:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo36();
 427:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo48();
 429:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo56();  
 431:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   SetSysClockTo72();
 433:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 434:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 435:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     source (default after reset) */ 
 437:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 438:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 439:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 440:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *          before jump to __main
 442:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 443:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 444:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 445:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 11


 447:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 453:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 454:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */ 
 455:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 457:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 460:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 463:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 466:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 472:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 475:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 478:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 481:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 484:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 487:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 490:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 492:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 494:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 498:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 499:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 500:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 502:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 12


 504:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 506:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 508:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 510:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 511:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 513:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 515:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 517:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 519:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 520:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 521:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 523:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 524:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 526:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 527:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 531:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 534:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else
 537:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 539:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 541:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	else
 542:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	{
 543:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	}
 545:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 547:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 548:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 551:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 554:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 557:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 13


 561:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 564:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 565:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 566:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 567:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 570:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 571:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 573:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 577:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 578:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 579:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 581:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 582:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 583:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 585:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 586:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 587:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 589:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 590:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 591:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 592:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 593:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 594:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 595:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 596:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 597:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 598:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 599:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 600:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 601:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 602:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 603:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 604:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 605:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 609:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif
 613:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 614:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 616:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 617:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 14


 618:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 619:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 620:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 622:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 623:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 630:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 637:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 638:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 642:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }   
 643:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 646:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 647:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 648:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 653:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 654:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 655:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 656:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 658:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 659:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 660:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 661:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 663:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 664:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 665:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 667:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 668:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 669:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 670:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 671:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 674:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 15


 675:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 676:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 677:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2 
 678:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 679:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 680:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 681:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 682:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 683:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo36(void)
 684:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 685:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 686:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 687:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 688:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 689:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 690:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 691:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 692:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 693:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 694:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 695:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 696:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 697:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 698:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 699:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 700:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 701:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 702:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 703:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 704:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 705:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 706:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 707:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 708:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 709:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 710:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 711:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 712:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
 713:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 714:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 715:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 716:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 717:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 718:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 719:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 720:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 721:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 722:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 723:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 724:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 725:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 726:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 727:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 728:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ 
 729:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 730:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 731:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 16


 732:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 733:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 	/*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 734:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */
 735:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 736:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 737:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 738:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 739:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 740:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 741:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 742:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 743:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 744:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 745:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 746:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 747:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 748:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 749:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 750:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 751:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 752:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 753:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 754:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 755:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 756:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 757:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 758:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 759:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 760:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 761:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 762:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 763:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 764:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 765:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 766:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 767:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 768:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 769:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 770:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 771:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 772:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 773:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 774:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 775:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 776:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 777:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 778:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2 
 779:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 780:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 781:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 782:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 783:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 784:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo48(void)
 785:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 786:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 787:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 788:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 17


 789:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 790:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 791:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 792:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 793:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 794:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 795:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 796:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 797:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 798:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 799:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 801:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 802:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 803:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 804:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 805:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 806:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 807:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 808:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 809:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 810:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 811:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 812:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 813:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
 814:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 815:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 816:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 817:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 818:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 819:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 820:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 821:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 822:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 823:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 824:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 825:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 826:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 827:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 828:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 829:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 830:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 831:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 832:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 833:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 834:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 835:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 836:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 837:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 838:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 839:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 840:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 841:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 842:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 843:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 844:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ 
 845:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 18


 846:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 847:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 848:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
 849:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
 850:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 851:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 852:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 853:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 854:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 855:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 856:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 857:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 858:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 859:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 860:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 861:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 862:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 863:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 864:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 865:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 866:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 867:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 868:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 869:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 870:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 871:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 872:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 873:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 874:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 875:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 876:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 877:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 878:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 879:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2 
 880:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 881:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 882:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 883:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 884:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 885:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo56(void)
 886:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 887:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 888:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 889:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
 890:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 891:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 892:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 893:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 894:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 895:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 896:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 897:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 898:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 899:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 900:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 901:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 902:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 19


 903:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 904:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 905:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 906:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 907:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
 908:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 909:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 910:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 911:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 912:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 913:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 914:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
 915:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 916:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 917:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 918:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 919:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 920:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 921:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 922:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 923:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 924:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 925:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 926:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 927:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 928:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 929:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 930:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 931:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
 932:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 933:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 934:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 935:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 936:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 937:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 938:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 939:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 940:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 941:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 942:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 943:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
 944:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
 945:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ 
 946:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 947:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 948:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL7); 
 949:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else     
 950:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
 951:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 952:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 953:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 954:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 955:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 956:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 957:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 958:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 959:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 20


 960:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 961:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 962:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 963:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 964:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 965:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 966:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 967:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 968:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 969:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 970:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
 971:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
 972:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
 973:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
 974:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 975:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 976:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } 
 977:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 978:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 979:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 980:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** /**
 981:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2 
 982:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 983:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 984:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @param  None
 985:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   * @retval None
 986:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   */
 987:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** static void SetSysClockTo72(void)
 988:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** {
 989:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 124              		.loc 1 989 0
 125 0036 0022     		movs	r2, #0	@ tmp169,
 126 0038 0092     		str	r2, [sp]	@ tmp169, StartUpCounter
 127 003a 0192     		str	r2, [sp, #4]	@ tmp169, HSEStatus
 990:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 991:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 992:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 993:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 128              		.loc 1 993 0
 129 003c 1A68     		ldr	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 130 003e 42F48032 		orr	r2, r2, #65536	@ D.5592, D.5592,
 131 0042 1A60     		str	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 132              	.L3:
 994:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
 995:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 996:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   do
 997:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 998:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 133              		.loc 1 998 0
 134 0044 1A68     		ldr	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 135 0046 02F40032 		and	r2, r2, #131072	@ D.5592, D.5592,
 136 004a 0192     		str	r2, [sp, #4]	@ D.5592, HSEStatus
 999:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 137              		.loc 1 999 0
 138 004c 009A     		ldr	r2, [sp]	@ D.5592, StartUpCounter
 139 004e 0132     		adds	r2, r2, #1	@ D.5592, D.5592,
 140 0050 0092     		str	r2, [sp]	@ D.5592, StartUpCounter
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 21


1000:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 141              		.loc 1 1000 0
 142 0052 019A     		ldr	r2, [sp, #4]	@ D.5592, HSEStatus
 143 0054 1AB9     		cbnz	r2, .L2	@ D.5592,
 144 0056 009A     		ldr	r2, [sp]	@ D.5592, StartUpCounter
 145 0058 B2F5A06F 		cmp	r2, #1280	@ D.5592,
 146 005c F2D1     		bne	.L3	@,
 147              	.L2:
1001:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1002:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 148              		.loc 1 1002 0
 149 005e 1A68     		ldr	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 150 0060 12F40032 		ands	r2, r2, #131072	@ D.5592, D.5592,
1003:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1004:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 151              		.loc 1 1004 0
 152 0064 18BF     		it	ne
 153 0066 0122     		movne	r2, #1	@ tmp176,
1005:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }
1006:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   else
1007:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1008:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 154              		.loc 1 1008 0
 155 0068 0192     		str	r2, [sp, #4]	@ D.5592, HSEStatus
1009:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   }  
1010:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1011:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 156              		.loc 1 1011 0
 157 006a 019A     		ldr	r2, [sp, #4]	@ D.5592, HSEStatus
 158 006c 012A     		cmp	r2, #1	@ D.5592,
 159 006e 05D0     		beq	.L6	@,
 160              	.L9:
 161              	.LBE10:
 162              	.LBE9:
 163              	.LBE8:
 267:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif 
 164              		.loc 1 267 0
 165 0070 1E4B     		ldr	r3, .L16+8	@ tmp178,
 166 0072 4FF00062 		mov	r2, #134217728	@ tmp179,
 167 0076 9A60     		str	r2, [r3, #8]	@ tmp179, MEM[(struct SCB_Type *)3758157056B].VTOR
 269:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
 168              		.loc 1 269 0
 169 0078 02B0     		add	sp, sp, #8	@,,
 170              	.LCFI1:
 171              		.cfi_remember_state
 172              		.cfi_def_cfa_offset 0
 173              		@ sp needed	@
 174 007a 7047     		bx	lr	@
 175              	.L6:
 176              	.LCFI2:
 177              		.cfi_restore_state
 178              	.LBB13:
 179              	.LBB12:
 180              	.LBB11:
1012:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
1013:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
1014:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 22


 181              		.loc 1 1014 0
 182 007c 1C4A     		ldr	r2, .L16+12	@ tmp180,
 183 007e 1168     		ldr	r1, [r2]	@ D.5592, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 184 0080 41F01001 		orr	r1, r1, #16	@ D.5592, D.5592,
 185 0084 1160     		str	r1, [r2]	@ D.5592, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1015:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1016:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
1017:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 186              		.loc 1 1017 0
 187 0086 1168     		ldr	r1, [r2]	@ D.5592, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 188 0088 21F00301 		bic	r1, r1, #3	@ D.5592, D.5592,
 189 008c 1160     		str	r1, [r2]	@ D.5592, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1018:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 190              		.loc 1 1018 0
 191 008e 1168     		ldr	r1, [r2]	@ D.5592, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 192 0090 41F00201 		orr	r1, r1, #2	@ D.5592, D.5592,
 193 0094 1160     		str	r1, [r2]	@ D.5592, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1019:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1020:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****  
1021:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
1022:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 194              		.loc 1 1022 0
 195 0096 5A68     		ldr	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 196 0098 5A60     		str	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1023:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
1024:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
1025:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 197              		.loc 1 1025 0
 198 009a 5A68     		ldr	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 199 009c 5A60     		str	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1026:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1027:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
1028:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 200              		.loc 1 1028 0
 201 009e 5A68     		ldr	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 202 00a0 42F48062 		orr	r2, r2, #1024	@ D.5592, D.5592,
 203 00a4 5A60     		str	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1029:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1030:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
1031:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
1032:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
1033:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
1034:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         
1035:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
1036:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
1037:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
1038:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
1039:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
1040:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
1041:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
1042:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
1043:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
1044:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
1045:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
1046:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1047:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****    
1048:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 23


1049:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
1050:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
1051:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
1052:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #else    
1053:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
1054:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 204              		.loc 1 1054 0
 205 00a6 5A68     		ldr	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 206 00a8 22F47C12 		bic	r2, r2, #4128768	@ D.5592, D.5592,
 207 00ac 5A60     		str	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1055:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
1056:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 208              		.loc 1 1056 0
 209 00ae 5A68     		ldr	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 210 00b0 42F4E812 		orr	r2, r2, #1900544	@ D.5592, D.5592,
 211 00b4 5A60     		str	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1057:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
1058:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1059:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
1060:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 212              		.loc 1 1060 0
 213 00b6 1A68     		ldr	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 214 00b8 42F08072 		orr	r2, r2, #16777216	@ D.5592, D.5592,
 215 00bc 1A60     		str	r2, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 216              	.L7:
1061:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1062:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
1063:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 217              		.loc 1 1063 0
 218 00be 1968     		ldr	r1, [r3]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CR
 219 00c0 084A     		ldr	r2, .L16	@ tmp198,
 220 00c2 8901     		lsls	r1, r1, #6	@, D.5592,
 221 00c4 FBD5     		bpl	.L7	@,
1064:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     {
1065:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     }
1066:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     
1067:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
1068:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 222              		.loc 1 1068 0
 223 00c6 5168     		ldr	r1, [r2, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 224 00c8 21F00301 		bic	r1, r1, #3	@ D.5592, D.5592,
 225 00cc 5160     		str	r1, [r2, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1069:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 226              		.loc 1 1069 0
 227 00ce 5168     		ldr	r1, [r2, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 228 00d0 41F00201 		orr	r1, r1, #2	@ D.5592, D.5592,
 229 00d4 5160     		str	r1, [r2, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 230              	.L8:
1070:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** 
1071:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
1072:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 231              		.loc 1 1072 0
 232 00d6 5A68     		ldr	r2, [r3, #4]	@ D.5592, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 233 00d8 02F00C02 		and	r2, r2, #12	@ D.5592, D.5592,
 234 00dc 082A     		cmp	r2, #8	@ D.5592,
 235 00de FAD1     		bne	.L8	@,
 236 00e0 C6E7     		b	.L9	@
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 24


 237              	.L17:
 238 00e2 00BF     		.align	2
 239              	.L16:
 240 00e4 00100240 		.word	1073876992
 241 00e8 0000FFF8 		.word	-117506048
 242 00ec 00ED00E0 		.word	-536810240
 243 00f0 00200240 		.word	1073881088
 244              	.LBE11:
 245              	.LBE12:
 246              	.LBE13:
 247              		.cfi_endproc
 248              	.LFE29:
 249              		.size	SystemInit, .-SystemInit
 250              		.align	1
 251              		.global	SystemCoreClockUpdate
 252              		.thumb
 253              		.thumb_func
 254              		.type	SystemCoreClockUpdate, %function
 255              	SystemCoreClockUpdate:
 256              	.LFB30:
 307:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 257              		.loc 1 307 0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		@ link register save eliminated.
 262              	.LVL0:
 319:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   
 263              		.loc 1 319 0
 264 00f4 114A     		ldr	r2, .L29	@ tmp130,
 265 00f6 124B     		ldr	r3, .L29+4	@ tmp165,
 266 00f8 5168     		ldr	r1, [r2, #4]	@ D.5595, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 267              	.LVL1:
 268 00fa 01F00C01 		and	r1, r1, #12	@ tmp, D.5595,
 269              	.LVL2:
 321:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   {
 270              		.loc 1 321 0
 271 00fe 0429     		cmp	r1, #4	@ tmp,
 272 0100 01D0     		beq	.L20	@,
 273 0102 0829     		cmp	r1, #8	@ tmp,
 274 0104 01D0     		beq	.L21	@,
 275              	.L20:
 327:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       break;
 276              		.loc 1 327 0
 277 0106 0F49     		ldr	r1, .L29+8	@ tmp135,
 278              	.LVL3:
 279 0108 0EE0     		b	.L26	@
 280              	.LVL4:
 281              	.L21:
 332:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 282              		.loc 1 332 0
 283 010a 5168     		ldr	r1, [r2, #4]	@ D.5595, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 284              	.LVL5:
 333:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 285              		.loc 1 333 0
 286 010c 5068     		ldr	r0, [r2, #4]	@ D.5595, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 287              	.LVL6:
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 25


 336:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 288              		.loc 1 336 0
 289 010e C1F38341 		ubfx	r1, r1, #18, #4	@ D.5595, D.5595,,
 290              	.LVL7:
 338:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 291              		.loc 1 338 0
 292 0112 C003     		lsls	r0, r0, #15	@, D.5595,
 293              	.LVL8:
 336:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       
 294              		.loc 1 336 0
 295 0114 01F10201 		add	r1, r1, #2	@ pllmull, D.5595,
 296              	.LVL9:
 338:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****       {
 297              		.loc 1 338 0
 298 0118 02D5     		bpl	.L28	@,
 351:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 299              		.loc 1 351 0
 300 011a 5068     		ldr	r0, [r2, #4]	@ D.5595, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 301 011c 8003     		lsls	r0, r0, #14	@, D.5595,
 302 011e 01D5     		bpl	.L25	@,
 303              	.L28:
 353:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 304              		.loc 1 353 0
 305 0120 0948     		ldr	r0, .L29+12	@ tmp147,
 306 0122 00E0     		b	.L27	@
 307              	.L25:
 357:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****         }
 308              		.loc 1 357 0
 309 0124 0748     		ldr	r0, .L29+8	@ tmp150,
 310              	.L27:
 311 0126 4143     		muls	r1, r0, r1	@ D.5595, tmp150
 312              	.LVL10:
 313              	.L26:
 314 0128 1960     		str	r1, [r3]	@ D.5595, SystemCoreClock
 409:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 315              		.loc 1 409 0
 316 012a 5268     		ldr	r2, [r2, #4]	@ D.5595, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 317 012c C2F30312 		ubfx	r2, r2, #4, #4	@ D.5595, D.5595,,
 318 0130 1A44     		add	r2, r2, r3	@ tmp156, tmp165
 319 0132 1179     		ldrb	r1, [r2, #4]	@ zero_extendqisi2	@ tmp159, AHBPrescTable
 320              	.LVL11:
 411:Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/system_stm32f10x.c **** }
 321              		.loc 1 411 0
 322 0134 1A68     		ldr	r2, [r3]	@ SystemCoreClock, SystemCoreClock
 323 0136 CA40     		lsrs	r2, r2, r1	@ D.5595, SystemCoreClock, tmp159
 324 0138 1A60     		str	r2, [r3]	@ D.5595, SystemCoreClock
 325 013a 7047     		bx	lr	@
 326              	.L30:
 327              		.align	2
 328              	.L29:
 329 013c 00100240 		.word	1073876992
 330 0140 00000000 		.word	.LANCHOR0
 331 0144 00127A00 		.word	8000000
 332 0148 00093D00 		.word	4000000
 333              		.cfi_endproc
 334              	.LFE30:
 335              		.size	SystemCoreClockUpdate, .-SystemCoreClockUpdate
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 26


 336              		.global	AHBPrescTable
 337              		.global	SystemCoreClock
 338              		.data
 339              		.align	2
 340              		.set	.LANCHOR0,. + 0
 341              		.type	SystemCoreClock, %object
 342              		.size	SystemCoreClock, 4
 343              	SystemCoreClock:
 344 0000 00A24A04 		.word	72000000
 345              		.type	AHBPrescTable, %object
 346              		.size	AHBPrescTable, 16
 347              	AHBPrescTable:
 348 0004 00       		.byte	0
 349 0005 00       		.byte	0
 350 0006 00       		.byte	0
 351 0007 00       		.byte	0
 352 0008 00       		.byte	0
 353 0009 00       		.byte	0
 354 000a 00       		.byte	0
 355 000b 00       		.byte	0
 356 000c 01       		.byte	1
 357 000d 02       		.byte	2
 358 000e 03       		.byte	3
 359 000f 04       		.byte	4
 360 0010 06       		.byte	6
 361 0011 07       		.byte	7
 362 0012 08       		.byte	8
 363 0013 09       		.byte	9
 364              		.text
 365              	.Letext0:
 366              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/20150921/arm-none-eabi/include/machine/_default_types
 367              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/20150921/arm-none-eabi/include/sys/_stdint.h"
 368              		.file 4 "./Libraries/CMSIS/CM3/CoreSupport/core_cm3.h"
 369              		.file 5 "Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 370              		.section	.debug_info,"",%progbits
 371              	.Ldebug_info0:
 372 0000 B7040000 		.4byte	0x4b7
 373 0004 0200     		.2byte	0x2
 374 0006 00000000 		.4byte	.Ldebug_abbrev0
 375 000a 04       		.byte	0x4
 376 000b 01       		.uleb128 0x1
 377 000c 0C000000 		.4byte	.LASF53
 378 0010 01       		.byte	0x1
 379 0011 41010000 		.4byte	.LASF54
 380 0015 B3020000 		.4byte	.LASF55
 381 0019 00000000 		.4byte	.Ltext0
 382 001d 4C010000 		.4byte	.Letext0
 383 0021 00000000 		.4byte	.Ldebug_line0
 384 0025 02       		.uleb128 0x2
 385 0026 01       		.byte	0x1
 386 0027 06       		.byte	0x6
 387 0028 D6010000 		.4byte	.LASF0
 388 002c 03       		.uleb128 0x3
 389 002d 32010000 		.4byte	.LASF3
 390 0031 02       		.byte	0x2
 391 0032 1D       		.byte	0x1d
 392 0033 37000000 		.4byte	0x37
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 27


 393 0037 02       		.uleb128 0x2
 394 0038 01       		.byte	0x1
 395 0039 08       		.byte	0x8
 396 003a A2010000 		.4byte	.LASF1
 397 003e 02       		.uleb128 0x2
 398 003f 02       		.byte	0x2
 399 0040 05       		.byte	0x5
 400 0041 E7000000 		.4byte	.LASF2
 401 0045 03       		.uleb128 0x3
 402 0046 B2000000 		.4byte	.LASF4
 403 004a 02       		.byte	0x2
 404 004b 2B       		.byte	0x2b
 405 004c 50000000 		.4byte	0x50
 406 0050 02       		.uleb128 0x2
 407 0051 02       		.byte	0x2
 408 0052 07       		.byte	0x7
 409 0053 2F020000 		.4byte	.LASF5
 410 0057 02       		.uleb128 0x2
 411 0058 04       		.byte	0x4
 412 0059 05       		.byte	0x5
 413 005a 11010000 		.4byte	.LASF6
 414 005e 03       		.uleb128 0x3
 415 005f A7000000 		.4byte	.LASF7
 416 0063 02       		.byte	0x2
 417 0064 41       		.byte	0x41
 418 0065 69000000 		.4byte	0x69
 419 0069 02       		.uleb128 0x2
 420 006a 04       		.byte	0x4
 421 006b 07       		.byte	0x7
 422 006c 9B020000 		.4byte	.LASF8
 423 0070 02       		.uleb128 0x2
 424 0071 08       		.byte	0x8
 425 0072 05       		.byte	0x5
 426 0073 FE000000 		.4byte	.LASF9
 427 0077 02       		.uleb128 0x2
 428 0078 08       		.byte	0x8
 429 0079 07       		.byte	0x7
 430 007a E2010000 		.4byte	.LASF10
 431 007e 04       		.uleb128 0x4
 432 007f 04       		.byte	0x4
 433 0080 05       		.byte	0x5
 434 0081 696E7400 		.ascii	"int\000"
 435 0085 02       		.uleb128 0x2
 436 0086 04       		.byte	0x4
 437 0087 07       		.byte	0x7
 438 0088 02020000 		.4byte	.LASF11
 439 008c 03       		.uleb128 0x3
 440 008d D7000000 		.4byte	.LASF12
 441 0091 03       		.byte	0x3
 442 0092 14       		.byte	0x14
 443 0093 2C000000 		.4byte	0x2c
 444 0097 03       		.uleb128 0x3
 445 0098 0F020000 		.4byte	.LASF13
 446 009c 03       		.byte	0x3
 447 009d 1A       		.byte	0x1a
 448 009e 45000000 		.4byte	0x45
 449 00a2 03       		.uleb128 0x3
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 28


 450 00a3 F9010000 		.4byte	.LASF14
 451 00a7 03       		.byte	0x3
 452 00a8 20       		.byte	0x20
 453 00a9 5E000000 		.4byte	0x5e
 454 00ad 02       		.uleb128 0x2
 455 00ae 04       		.byte	0x4
 456 00af 07       		.byte	0x7
 457 00b0 99000000 		.4byte	.LASF15
 458 00b4 05       		.uleb128 0x5
 459 00b5 A2000000 		.4byte	0xa2
 460 00b9 06       		.uleb128 0x6
 461 00ba 74       		.byte	0x74
 462 00bb 04       		.byte	0x4
 463 00bc 9C       		.byte	0x9c
 464 00bd CC010000 		.4byte	0x1cc
 465 00c1 07       		.uleb128 0x7
 466 00c2 C7000000 		.4byte	.LASF16
 467 00c6 04       		.byte	0x4
 468 00c7 9E       		.byte	0x9e
 469 00c8 CC010000 		.4byte	0x1cc
 470 00cc 02       		.byte	0x2
 471 00cd 23       		.byte	0x23
 472 00ce 00       		.uleb128 0
 473 00cf 07       		.uleb128 0x7
 474 00d0 F1000000 		.4byte	.LASF17
 475 00d4 04       		.byte	0x4
 476 00d5 9F       		.byte	0x9f
 477 00d6 B4000000 		.4byte	0xb4
 478 00da 02       		.byte	0x2
 479 00db 23       		.byte	0x23
 480 00dc 04       		.uleb128 0x4
 481 00dd 07       		.uleb128 0x7
 482 00de 42020000 		.4byte	.LASF18
 483 00e2 04       		.byte	0x4
 484 00e3 A0       		.byte	0xa0
 485 00e4 B4000000 		.4byte	0xb4
 486 00e8 02       		.byte	0x2
 487 00e9 23       		.byte	0x23
 488 00ea 08       		.uleb128 0x8
 489 00eb 07       		.uleb128 0x7
 490 00ec B0010000 		.4byte	.LASF19
 491 00f0 04       		.byte	0x4
 492 00f1 A1       		.byte	0xa1
 493 00f2 B4000000 		.4byte	0xb4
 494 00f6 02       		.byte	0x2
 495 00f7 23       		.byte	0x23
 496 00f8 0C       		.uleb128 0xc
 497 00f9 08       		.uleb128 0x8
 498 00fa 53435200 		.ascii	"SCR\000"
 499 00fe 04       		.byte	0x4
 500 00ff A2       		.byte	0xa2
 501 0100 B4000000 		.4byte	0xb4
 502 0104 02       		.byte	0x2
 503 0105 23       		.byte	0x23
 504 0106 10       		.uleb128 0x10
 505 0107 08       		.uleb128 0x8
 506 0108 43435200 		.ascii	"CCR\000"
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 29


 507 010c 04       		.byte	0x4
 508 010d A3       		.byte	0xa3
 509 010e B4000000 		.4byte	0xb4
 510 0112 02       		.byte	0x2
 511 0113 23       		.byte	0x23
 512 0114 14       		.uleb128 0x14
 513 0115 08       		.uleb128 0x8
 514 0116 53485000 		.ascii	"SHP\000"
 515 011a 04       		.byte	0x4
 516 011b A4       		.byte	0xa4
 517 011c E1010000 		.4byte	0x1e1
 518 0120 02       		.byte	0x2
 519 0121 23       		.byte	0x23
 520 0122 18       		.uleb128 0x18
 521 0123 07       		.uleb128 0x7
 522 0124 18020000 		.4byte	.LASF20
 523 0128 04       		.byte	0x4
 524 0129 A5       		.byte	0xa5
 525 012a B4000000 		.4byte	0xb4
 526 012e 02       		.byte	0x2
 527 012f 23       		.byte	0x23
 528 0130 24       		.uleb128 0x24
 529 0131 07       		.uleb128 0x7
 530 0132 83010000 		.4byte	.LASF21
 531 0136 04       		.byte	0x4
 532 0137 A6       		.byte	0xa6
 533 0138 B4000000 		.4byte	0xb4
 534 013c 02       		.byte	0x2
 535 013d 23       		.byte	0x23
 536 013e 28       		.uleb128 0x28
 537 013f 07       		.uleb128 0x7
 538 0140 77020000 		.4byte	.LASF22
 539 0144 04       		.byte	0x4
 540 0145 A7       		.byte	0xa7
 541 0146 B4000000 		.4byte	0xb4
 542 014a 02       		.byte	0x2
 543 014b 23       		.byte	0x23
 544 014c 2C       		.uleb128 0x2c
 545 014d 07       		.uleb128 0x7
 546 014e 62020000 		.4byte	.LASF23
 547 0152 04       		.byte	0x4
 548 0153 A8       		.byte	0xa8
 549 0154 B4000000 		.4byte	0xb4
 550 0158 02       		.byte	0x2
 551 0159 23       		.byte	0x23
 552 015a 30       		.uleb128 0x30
 553 015b 07       		.uleb128 0x7
 554 015c 1E020000 		.4byte	.LASF24
 555 0160 04       		.byte	0x4
 556 0161 A9       		.byte	0xa9
 557 0162 B4000000 		.4byte	0xb4
 558 0166 02       		.byte	0x2
 559 0167 23       		.byte	0x23
 560 0168 34       		.uleb128 0x34
 561 0169 07       		.uleb128 0x7
 562 016a 0C010000 		.4byte	.LASF25
 563 016e 04       		.byte	0x4
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 30


 564 016f AA       		.byte	0xaa
 565 0170 B4000000 		.4byte	0xb4
 566 0174 02       		.byte	0x2
 567 0175 23       		.byte	0x23
 568 0176 38       		.uleb128 0x38
 569 0177 07       		.uleb128 0x7
 570 0178 E4020000 		.4byte	.LASF26
 571 017c 04       		.byte	0x4
 572 017d AB       		.byte	0xab
 573 017e B4000000 		.4byte	0xb4
 574 0182 02       		.byte	0x2
 575 0183 23       		.byte	0x23
 576 0184 3C       		.uleb128 0x3c
 577 0185 08       		.uleb128 0x8
 578 0186 50465200 		.ascii	"PFR\000"
 579 018a 04       		.byte	0x4
 580 018b AC       		.byte	0xac
 581 018c F6010000 		.4byte	0x1f6
 582 0190 02       		.byte	0x2
 583 0191 23       		.byte	0x23
 584 0192 40       		.uleb128 0x40
 585 0193 08       		.uleb128 0x8
 586 0194 44465200 		.ascii	"DFR\000"
 587 0198 04       		.byte	0x4
 588 0199 AD       		.byte	0xad
 589 019a CC010000 		.4byte	0x1cc
 590 019e 02       		.byte	0x2
 591 019f 23       		.byte	0x23
 592 01a0 48       		.uleb128 0x48
 593 01a1 08       		.uleb128 0x8
 594 01a2 41445200 		.ascii	"ADR\000"
 595 01a6 04       		.byte	0x4
 596 01a7 AE       		.byte	0xae
 597 01a8 CC010000 		.4byte	0x1cc
 598 01ac 02       		.byte	0x2
 599 01ad 23       		.byte	0x23
 600 01ae 4C       		.uleb128 0x4c
 601 01af 07       		.uleb128 0x7
 602 01b0 7C020000 		.4byte	.LASF27
 603 01b4 04       		.byte	0x4
 604 01b5 AF       		.byte	0xaf
 605 01b6 10020000 		.4byte	0x210
 606 01ba 02       		.byte	0x2
 607 01bb 23       		.byte	0x23
 608 01bc 50       		.uleb128 0x50
 609 01bd 07       		.uleb128 0x7
 610 01be 5D020000 		.4byte	.LASF28
 611 01c2 04       		.byte	0x4
 612 01c3 B0       		.byte	0xb0
 613 01c4 2A020000 		.4byte	0x22a
 614 01c8 02       		.byte	0x2
 615 01c9 23       		.byte	0x23
 616 01ca 60       		.uleb128 0x60
 617 01cb 00       		.byte	0
 618 01cc 09       		.uleb128 0x9
 619 01cd B4000000 		.4byte	0xb4
 620 01d1 0A       		.uleb128 0xa
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 31


 621 01d2 8C000000 		.4byte	0x8c
 622 01d6 E1010000 		.4byte	0x1e1
 623 01da 0B       		.uleb128 0xb
 624 01db AD000000 		.4byte	0xad
 625 01df 0B       		.byte	0xb
 626 01e0 00       		.byte	0
 627 01e1 05       		.uleb128 0x5
 628 01e2 D1010000 		.4byte	0x1d1
 629 01e6 0A       		.uleb128 0xa
 630 01e7 A2000000 		.4byte	0xa2
 631 01eb F6010000 		.4byte	0x1f6
 632 01ef 0B       		.uleb128 0xb
 633 01f0 AD000000 		.4byte	0xad
 634 01f4 01       		.byte	0x1
 635 01f5 00       		.byte	0
 636 01f6 09       		.uleb128 0x9
 637 01f7 FB010000 		.4byte	0x1fb
 638 01fb 05       		.uleb128 0x5
 639 01fc E6010000 		.4byte	0x1e6
 640 0200 0A       		.uleb128 0xa
 641 0201 A2000000 		.4byte	0xa2
 642 0205 10020000 		.4byte	0x210
 643 0209 0B       		.uleb128 0xb
 644 020a AD000000 		.4byte	0xad
 645 020e 03       		.byte	0x3
 646 020f 00       		.byte	0
 647 0210 09       		.uleb128 0x9
 648 0211 15020000 		.4byte	0x215
 649 0215 05       		.uleb128 0x5
 650 0216 00020000 		.4byte	0x200
 651 021a 0A       		.uleb128 0xa
 652 021b A2000000 		.4byte	0xa2
 653 021f 2A020000 		.4byte	0x22a
 654 0223 0B       		.uleb128 0xb
 655 0224 AD000000 		.4byte	0xad
 656 0228 04       		.byte	0x4
 657 0229 00       		.byte	0
 658 022a 09       		.uleb128 0x9
 659 022b 2F020000 		.4byte	0x22f
 660 022f 05       		.uleb128 0x5
 661 0230 1A020000 		.4byte	0x21a
 662 0234 03       		.uleb128 0x3
 663 0235 B6010000 		.4byte	.LASF29
 664 0239 04       		.byte	0x4
 665 023a B1       		.byte	0xb1
 666 023b B9000000 		.4byte	0xb9
 667 023f 0C       		.uleb128 0xc
 668 0240 01       		.byte	0x1
 669 0241 05       		.byte	0x5
 670 0242 0702     		.2byte	0x207
 671 0244 55020000 		.4byte	0x255
 672 0248 0D       		.uleb128 0xd
 673 0249 AD020000 		.4byte	.LASF30
 674 024d 00       		.sleb128 0
 675 024e 0E       		.uleb128 0xe
 676 024f 53455400 		.ascii	"SET\000"
 677 0253 01       		.sleb128 1
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 32


 678 0254 00       		.byte	0
 679 0255 0F       		.uleb128 0xf
 680 0256 24       		.byte	0x24
 681 0257 05       		.byte	0x5
 682 0258 8503     		.2byte	0x385
 683 025a E3020000 		.4byte	0x2e3
 684 025e 10       		.uleb128 0x10
 685 025f 41435200 		.ascii	"ACR\000"
 686 0263 05       		.byte	0x5
 687 0264 8703     		.2byte	0x387
 688 0266 B4000000 		.4byte	0xb4
 689 026a 02       		.byte	0x2
 690 026b 23       		.byte	0x23
 691 026c 00       		.uleb128 0
 692 026d 11       		.uleb128 0x11
 693 026e CD000000 		.4byte	.LASF31
 694 0272 05       		.byte	0x5
 695 0273 8803     		.2byte	0x388
 696 0275 B4000000 		.4byte	0xb4
 697 0279 02       		.byte	0x2
 698 027a 23       		.byte	0x23
 699 027b 04       		.uleb128 0x4
 700 027c 11       		.uleb128 0x11
 701 027d F6000000 		.4byte	.LASF32
 702 0281 05       		.byte	0x5
 703 0282 8903     		.2byte	0x389
 704 0284 B4000000 		.4byte	0xb4
 705 0288 02       		.byte	0x2
 706 0289 23       		.byte	0x23
 707 028a 08       		.uleb128 0x8
 708 028b 10       		.uleb128 0x10
 709 028c 535200   		.ascii	"SR\000"
 710 028f 05       		.byte	0x5
 711 0290 8A03     		.2byte	0x38a
 712 0292 B4000000 		.4byte	0xb4
 713 0296 02       		.byte	0x2
 714 0297 23       		.byte	0x23
 715 0298 0C       		.uleb128 0xc
 716 0299 10       		.uleb128 0x10
 717 029a 435200   		.ascii	"CR\000"
 718 029d 05       		.byte	0x5
 719 029e 8B03     		.2byte	0x38b
 720 02a0 B4000000 		.4byte	0xb4
 721 02a4 02       		.byte	0x2
 722 02a5 23       		.byte	0x23
 723 02a6 10       		.uleb128 0x10
 724 02a7 10       		.uleb128 0x10
 725 02a8 415200   		.ascii	"AR\000"
 726 02ab 05       		.byte	0x5
 727 02ac 8C03     		.2byte	0x38c
 728 02ae B4000000 		.4byte	0xb4
 729 02b2 02       		.byte	0x2
 730 02b3 23       		.byte	0x23
 731 02b4 14       		.uleb128 0x14
 732 02b5 11       		.uleb128 0x11
 733 02b6 E9020000 		.4byte	.LASF33
 734 02ba 05       		.byte	0x5
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 33


 735 02bb 8D03     		.2byte	0x38d
 736 02bd B4000000 		.4byte	0xb4
 737 02c1 02       		.byte	0x2
 738 02c2 23       		.byte	0x23
 739 02c3 18       		.uleb128 0x18
 740 02c4 10       		.uleb128 0x10
 741 02c5 4F425200 		.ascii	"OBR\000"
 742 02c9 05       		.byte	0x5
 743 02ca 8E03     		.2byte	0x38e
 744 02cc B4000000 		.4byte	0xb4
 745 02d0 02       		.byte	0x2
 746 02d1 23       		.byte	0x23
 747 02d2 1C       		.uleb128 0x1c
 748 02d3 11       		.uleb128 0x11
 749 02d4 3C010000 		.4byte	.LASF34
 750 02d8 05       		.byte	0x5
 751 02d9 8F03     		.2byte	0x38f
 752 02db B4000000 		.4byte	0xb4
 753 02df 02       		.byte	0x2
 754 02e0 23       		.byte	0x23
 755 02e1 20       		.uleb128 0x20
 756 02e2 00       		.byte	0
 757 02e3 12       		.uleb128 0x12
 758 02e4 F2020000 		.4byte	.LASF35
 759 02e8 05       		.byte	0x5
 760 02e9 9803     		.2byte	0x398
 761 02eb 55020000 		.4byte	0x255
 762 02ef 0F       		.uleb128 0xf
 763 02f0 28       		.byte	0x28
 764 02f1 05       		.byte	0x5
 765 02f2 3404     		.2byte	0x434
 766 02f4 8E030000 		.4byte	0x38e
 767 02f8 10       		.uleb128 0x10
 768 02f9 435200   		.ascii	"CR\000"
 769 02fc 05       		.byte	0x5
 770 02fd 3604     		.2byte	0x436
 771 02ff B4000000 		.4byte	0xb4
 772 0303 02       		.byte	0x2
 773 0304 23       		.byte	0x23
 774 0305 00       		.uleb128 0
 775 0306 11       		.uleb128 0x11
 776 0307 D2000000 		.4byte	.LASF36
 777 030b 05       		.byte	0x5
 778 030c 3704     		.2byte	0x437
 779 030e B4000000 		.4byte	0xb4
 780 0312 02       		.byte	0x2
 781 0313 23       		.byte	0x23
 782 0314 04       		.uleb128 0x4
 783 0315 10       		.uleb128 0x10
 784 0316 43495200 		.ascii	"CIR\000"
 785 031a 05       		.byte	0x5
 786 031b 3804     		.2byte	0x438
 787 031d B4000000 		.4byte	0xb4
 788 0321 02       		.byte	0x2
 789 0322 23       		.byte	0x23
 790 0323 08       		.uleb128 0x8
 791 0324 11       		.uleb128 0x11
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 34


 792 0325 29010000 		.4byte	.LASF37
 793 0329 05       		.byte	0x5
 794 032a 3904     		.2byte	0x439
 795 032c B4000000 		.4byte	0xb4
 796 0330 02       		.byte	0x2
 797 0331 23       		.byte	0x23
 798 0332 0C       		.uleb128 0xc
 799 0333 11       		.uleb128 0x11
 800 0334 90000000 		.4byte	.LASF38
 801 0338 05       		.byte	0x5
 802 0339 3A04     		.2byte	0x43a
 803 033b B4000000 		.4byte	0xb4
 804 033f 02       		.byte	0x2
 805 0340 23       		.byte	0x23
 806 0341 10       		.uleb128 0x10
 807 0342 11       		.uleb128 0x11
 808 0343 22010000 		.4byte	.LASF39
 809 0347 05       		.byte	0x5
 810 0348 3B04     		.2byte	0x43b
 811 034a B4000000 		.4byte	0xb4
 812 034e 02       		.byte	0x2
 813 034f 23       		.byte	0x23
 814 0350 14       		.uleb128 0x14
 815 0351 11       		.uleb128 0x11
 816 0352 BF010000 		.4byte	.LASF40
 817 0356 05       		.byte	0x5
 818 0357 3C04     		.2byte	0x43c
 819 0359 B4000000 		.4byte	0xb4
 820 035d 02       		.byte	0x2
 821 035e 23       		.byte	0x23
 822 035f 18       		.uleb128 0x18
 823 0360 11       		.uleb128 0x11
 824 0361 DF000000 		.4byte	.LASF41
 825 0365 05       		.byte	0x5
 826 0366 3D04     		.2byte	0x43d
 827 0368 B4000000 		.4byte	0xb4
 828 036c 02       		.byte	0x2
 829 036d 23       		.byte	0x23
 830 036e 1C       		.uleb128 0x1c
 831 036f 11       		.uleb128 0x11
 832 0370 A2000000 		.4byte	.LASF42
 833 0374 05       		.byte	0x5
 834 0375 3E04     		.2byte	0x43e
 835 0377 B4000000 		.4byte	0xb4
 836 037b 02       		.byte	0x2
 837 037c 23       		.byte	0x23
 838 037d 20       		.uleb128 0x20
 839 037e 10       		.uleb128 0x10
 840 037f 43535200 		.ascii	"CSR\000"
 841 0383 05       		.byte	0x5
 842 0384 3F04     		.2byte	0x43f
 843 0386 B4000000 		.4byte	0xb4
 844 038a 02       		.byte	0x2
 845 038b 23       		.byte	0x23
 846 038c 24       		.uleb128 0x24
 847 038d 00       		.byte	0
 848 038e 12       		.uleb128 0x12
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 35


 849 038f 00000000 		.4byte	.LASF43
 850 0393 05       		.byte	0x5
 851 0394 4A04     		.2byte	0x44a
 852 0396 EF020000 		.4byte	0x2ef
 853 039a 13       		.uleb128 0x13
 854 039b 8F020000 		.4byte	.LASF56
 855 039f 01       		.byte	0x1
 856 03a0 A301     		.2byte	0x1a3
 857 03a2 01       		.byte	0x1
 858 03a3 01       		.byte	0x1
 859 03a4 14       		.uleb128 0x14
 860 03a5 88010000 		.4byte	.LASF57
 861 03a9 01       		.byte	0x1
 862 03aa DB03     		.2byte	0x3db
 863 03ac 01       		.byte	0x1
 864 03ad 01       		.byte	0x1
 865 03ae CB030000 		.4byte	0x3cb
 866 03b2 15       		.uleb128 0x15
 867 03b3 C7010000 		.4byte	.LASF44
 868 03b7 01       		.byte	0x1
 869 03b8 DD03     		.2byte	0x3dd
 870 03ba B4000000 		.4byte	0xb4
 871 03be 15       		.uleb128 0x15
 872 03bf BD000000 		.4byte	.LASF45
 873 03c3 01       		.byte	0x1
 874 03c4 DD03     		.2byte	0x3dd
 875 03c6 B4000000 		.4byte	0xb4
 876 03ca 00       		.byte	0
 877 03cb 16       		.uleb128 0x16
 878 03cc 01       		.byte	0x1
 879 03cd 24020000 		.4byte	.LASF46
 880 03d1 01       		.byte	0x1
 881 03d2 D4       		.byte	0xd4
 882 03d3 01       		.byte	0x1
 883 03d4 00000000 		.4byte	.LFB29
 884 03d8 F4000000 		.4byte	.LFE29
 885 03dc 00000000 		.4byte	.LLST0
 886 03e0 01       		.byte	0x1
 887 03e1 1E040000 		.4byte	0x41e
 888 03e5 17       		.uleb128 0x17
 889 03e6 9A030000 		.4byte	0x39a
 890 03ea 36000000 		.4byte	.LBB8
 891 03ee 00000000 		.4byte	.Ldebug_ranges0+0
 892 03f2 01       		.byte	0x1
 893 03f3 0601     		.2byte	0x106
 894 03f5 17       		.uleb128 0x17
 895 03f6 A4030000 		.4byte	0x3a4
 896 03fa 36000000 		.4byte	.LBB9
 897 03fe 00000000 		.4byte	.Ldebug_ranges0+0
 898 0402 01       		.byte	0x1
 899 0403 B001     		.2byte	0x1b0
 900 0405 18       		.uleb128 0x18
 901 0406 00000000 		.4byte	.Ldebug_ranges0+0
 902 040a 19       		.uleb128 0x19
 903 040b B2030000 		.4byte	0x3b2
 904 040f 02       		.byte	0x2
 905 0410 91       		.byte	0x91
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 36


 906 0411 78       		.sleb128 -8
 907 0412 19       		.uleb128 0x19
 908 0413 BE030000 		.4byte	0x3be
 909 0417 02       		.byte	0x2
 910 0418 91       		.byte	0x91
 911 0419 7C       		.sleb128 -4
 912 041a 00       		.byte	0
 913 041b 00       		.byte	0
 914 041c 00       		.byte	0
 915 041d 00       		.byte	0
 916 041e 1A       		.uleb128 0x1a
 917 041f 01       		.byte	0x1
 918 0420 47020000 		.4byte	.LASF47
 919 0424 01       		.byte	0x1
 920 0425 3201     		.2byte	0x132
 921 0427 01       		.byte	0x1
 922 0428 F4000000 		.4byte	.LFB30
 923 042c 4C010000 		.4byte	.LFE30
 924 0430 02       		.byte	0x2
 925 0431 7D       		.byte	0x7d
 926 0432 00       		.sleb128 0
 927 0433 01       		.byte	0x1
 928 0434 69040000 		.4byte	0x469
 929 0438 1B       		.uleb128 0x1b
 930 0439 746D7000 		.ascii	"tmp\000"
 931 043d 01       		.byte	0x1
 932 043e 3401     		.2byte	0x134
 933 0440 A2000000 		.4byte	0xa2
 934 0444 38000000 		.4byte	.LLST1
 935 0448 1C       		.uleb128 0x1c
 936 0449 1A010000 		.4byte	.LASF48
 937 044d 01       		.byte	0x1
 938 044e 3401     		.2byte	0x134
 939 0450 A2000000 		.4byte	0xa2
 940 0454 7C000000 		.4byte	.LLST2
 941 0458 1C       		.uleb128 0x1c
 942 0459 98010000 		.4byte	.LASF49
 943 045d 01       		.byte	0x1
 944 045e 3401     		.2byte	0x134
 945 0460 A2000000 		.4byte	0xa2
 946 0464 AC000000 		.4byte	.LLST3
 947 0468 00       		.byte	0
 948 0469 1D       		.uleb128 0x1d
 949 046a 00030000 		.4byte	.LASF50
 950 046e 04       		.byte	0x4
 951 046f CF06     		.2byte	0x6cf
 952 0471 77040000 		.4byte	0x477
 953 0475 01       		.byte	0x1
 954 0476 01       		.byte	0x1
 955 0477 05       		.uleb128 0x5
 956 0478 7E000000 		.4byte	0x7e
 957 047c 1E       		.uleb128 0x1e
 958 047d 67020000 		.4byte	.LASF51
 959 0481 01       		.byte	0x1
 960 0482 A2       		.byte	0xa2
 961 0483 A2000000 		.4byte	0xa2
 962 0487 01       		.byte	0x1
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 37


 963 0488 05       		.byte	0x5
 964 0489 03       		.byte	0x3
 965 048a 00000000 		.4byte	SystemCoreClock
 966 048e 0A       		.uleb128 0xa
 967 048f 8C000000 		.4byte	0x8c
 968 0493 9E040000 		.4byte	0x49e
 969 0497 0B       		.uleb128 0xb
 970 0498 AD000000 		.4byte	0xad
 971 049c 0F       		.byte	0xf
 972 049d 00       		.byte	0
 973 049e 1E       		.uleb128 0x1e
 974 049f 81020000 		.4byte	.LASF52
 975 04a3 01       		.byte	0x1
 976 04a4 A7       		.byte	0xa7
 977 04a5 B0040000 		.4byte	0x4b0
 978 04a9 01       		.byte	0x1
 979 04aa 05       		.byte	0x5
 980 04ab 03       		.byte	0x3
 981 04ac 00000000 		.4byte	AHBPrescTable
 982 04b0 09       		.uleb128 0x9
 983 04b1 B5040000 		.4byte	0x4b5
 984 04b5 05       		.uleb128 0x5
 985 04b6 8E040000 		.4byte	0x48e
 986 04ba 00       		.byte	0
 987              		.section	.debug_abbrev,"",%progbits
 988              	.Ldebug_abbrev0:
 989 0000 01       		.uleb128 0x1
 990 0001 11       		.uleb128 0x11
 991 0002 01       		.byte	0x1
 992 0003 25       		.uleb128 0x25
 993 0004 0E       		.uleb128 0xe
 994 0005 13       		.uleb128 0x13
 995 0006 0B       		.uleb128 0xb
 996 0007 03       		.uleb128 0x3
 997 0008 0E       		.uleb128 0xe
 998 0009 1B       		.uleb128 0x1b
 999 000a 0E       		.uleb128 0xe
 1000 000b 11       		.uleb128 0x11
 1001 000c 01       		.uleb128 0x1
 1002 000d 12       		.uleb128 0x12
 1003 000e 01       		.uleb128 0x1
 1004 000f 10       		.uleb128 0x10
 1005 0010 06       		.uleb128 0x6
 1006 0011 00       		.byte	0
 1007 0012 00       		.byte	0
 1008 0013 02       		.uleb128 0x2
 1009 0014 24       		.uleb128 0x24
 1010 0015 00       		.byte	0
 1011 0016 0B       		.uleb128 0xb
 1012 0017 0B       		.uleb128 0xb
 1013 0018 3E       		.uleb128 0x3e
 1014 0019 0B       		.uleb128 0xb
 1015 001a 03       		.uleb128 0x3
 1016 001b 0E       		.uleb128 0xe
 1017 001c 00       		.byte	0
 1018 001d 00       		.byte	0
 1019 001e 03       		.uleb128 0x3
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 38


 1020 001f 16       		.uleb128 0x16
 1021 0020 00       		.byte	0
 1022 0021 03       		.uleb128 0x3
 1023 0022 0E       		.uleb128 0xe
 1024 0023 3A       		.uleb128 0x3a
 1025 0024 0B       		.uleb128 0xb
 1026 0025 3B       		.uleb128 0x3b
 1027 0026 0B       		.uleb128 0xb
 1028 0027 49       		.uleb128 0x49
 1029 0028 13       		.uleb128 0x13
 1030 0029 00       		.byte	0
 1031 002a 00       		.byte	0
 1032 002b 04       		.uleb128 0x4
 1033 002c 24       		.uleb128 0x24
 1034 002d 00       		.byte	0
 1035 002e 0B       		.uleb128 0xb
 1036 002f 0B       		.uleb128 0xb
 1037 0030 3E       		.uleb128 0x3e
 1038 0031 0B       		.uleb128 0xb
 1039 0032 03       		.uleb128 0x3
 1040 0033 08       		.uleb128 0x8
 1041 0034 00       		.byte	0
 1042 0035 00       		.byte	0
 1043 0036 05       		.uleb128 0x5
 1044 0037 35       		.uleb128 0x35
 1045 0038 00       		.byte	0
 1046 0039 49       		.uleb128 0x49
 1047 003a 13       		.uleb128 0x13
 1048 003b 00       		.byte	0
 1049 003c 00       		.byte	0
 1050 003d 06       		.uleb128 0x6
 1051 003e 13       		.uleb128 0x13
 1052 003f 01       		.byte	0x1
 1053 0040 0B       		.uleb128 0xb
 1054 0041 0B       		.uleb128 0xb
 1055 0042 3A       		.uleb128 0x3a
 1056 0043 0B       		.uleb128 0xb
 1057 0044 3B       		.uleb128 0x3b
 1058 0045 0B       		.uleb128 0xb
 1059 0046 01       		.uleb128 0x1
 1060 0047 13       		.uleb128 0x13
 1061 0048 00       		.byte	0
 1062 0049 00       		.byte	0
 1063 004a 07       		.uleb128 0x7
 1064 004b 0D       		.uleb128 0xd
 1065 004c 00       		.byte	0
 1066 004d 03       		.uleb128 0x3
 1067 004e 0E       		.uleb128 0xe
 1068 004f 3A       		.uleb128 0x3a
 1069 0050 0B       		.uleb128 0xb
 1070 0051 3B       		.uleb128 0x3b
 1071 0052 0B       		.uleb128 0xb
 1072 0053 49       		.uleb128 0x49
 1073 0054 13       		.uleb128 0x13
 1074 0055 38       		.uleb128 0x38
 1075 0056 0A       		.uleb128 0xa
 1076 0057 00       		.byte	0
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 39


 1077 0058 00       		.byte	0
 1078 0059 08       		.uleb128 0x8
 1079 005a 0D       		.uleb128 0xd
 1080 005b 00       		.byte	0
 1081 005c 03       		.uleb128 0x3
 1082 005d 08       		.uleb128 0x8
 1083 005e 3A       		.uleb128 0x3a
 1084 005f 0B       		.uleb128 0xb
 1085 0060 3B       		.uleb128 0x3b
 1086 0061 0B       		.uleb128 0xb
 1087 0062 49       		.uleb128 0x49
 1088 0063 13       		.uleb128 0x13
 1089 0064 38       		.uleb128 0x38
 1090 0065 0A       		.uleb128 0xa
 1091 0066 00       		.byte	0
 1092 0067 00       		.byte	0
 1093 0068 09       		.uleb128 0x9
 1094 0069 26       		.uleb128 0x26
 1095 006a 00       		.byte	0
 1096 006b 49       		.uleb128 0x49
 1097 006c 13       		.uleb128 0x13
 1098 006d 00       		.byte	0
 1099 006e 00       		.byte	0
 1100 006f 0A       		.uleb128 0xa
 1101 0070 01       		.uleb128 0x1
 1102 0071 01       		.byte	0x1
 1103 0072 49       		.uleb128 0x49
 1104 0073 13       		.uleb128 0x13
 1105 0074 01       		.uleb128 0x1
 1106 0075 13       		.uleb128 0x13
 1107 0076 00       		.byte	0
 1108 0077 00       		.byte	0
 1109 0078 0B       		.uleb128 0xb
 1110 0079 21       		.uleb128 0x21
 1111 007a 00       		.byte	0
 1112 007b 49       		.uleb128 0x49
 1113 007c 13       		.uleb128 0x13
 1114 007d 2F       		.uleb128 0x2f
 1115 007e 0B       		.uleb128 0xb
 1116 007f 00       		.byte	0
 1117 0080 00       		.byte	0
 1118 0081 0C       		.uleb128 0xc
 1119 0082 04       		.uleb128 0x4
 1120 0083 01       		.byte	0x1
 1121 0084 0B       		.uleb128 0xb
 1122 0085 0B       		.uleb128 0xb
 1123 0086 3A       		.uleb128 0x3a
 1124 0087 0B       		.uleb128 0xb
 1125 0088 3B       		.uleb128 0x3b
 1126 0089 05       		.uleb128 0x5
 1127 008a 01       		.uleb128 0x1
 1128 008b 13       		.uleb128 0x13
 1129 008c 00       		.byte	0
 1130 008d 00       		.byte	0
 1131 008e 0D       		.uleb128 0xd
 1132 008f 28       		.uleb128 0x28
 1133 0090 00       		.byte	0
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 40


 1134 0091 03       		.uleb128 0x3
 1135 0092 0E       		.uleb128 0xe
 1136 0093 1C       		.uleb128 0x1c
 1137 0094 0D       		.uleb128 0xd
 1138 0095 00       		.byte	0
 1139 0096 00       		.byte	0
 1140 0097 0E       		.uleb128 0xe
 1141 0098 28       		.uleb128 0x28
 1142 0099 00       		.byte	0
 1143 009a 03       		.uleb128 0x3
 1144 009b 08       		.uleb128 0x8
 1145 009c 1C       		.uleb128 0x1c
 1146 009d 0D       		.uleb128 0xd
 1147 009e 00       		.byte	0
 1148 009f 00       		.byte	0
 1149 00a0 0F       		.uleb128 0xf
 1150 00a1 13       		.uleb128 0x13
 1151 00a2 01       		.byte	0x1
 1152 00a3 0B       		.uleb128 0xb
 1153 00a4 0B       		.uleb128 0xb
 1154 00a5 3A       		.uleb128 0x3a
 1155 00a6 0B       		.uleb128 0xb
 1156 00a7 3B       		.uleb128 0x3b
 1157 00a8 05       		.uleb128 0x5
 1158 00a9 01       		.uleb128 0x1
 1159 00aa 13       		.uleb128 0x13
 1160 00ab 00       		.byte	0
 1161 00ac 00       		.byte	0
 1162 00ad 10       		.uleb128 0x10
 1163 00ae 0D       		.uleb128 0xd
 1164 00af 00       		.byte	0
 1165 00b0 03       		.uleb128 0x3
 1166 00b1 08       		.uleb128 0x8
 1167 00b2 3A       		.uleb128 0x3a
 1168 00b3 0B       		.uleb128 0xb
 1169 00b4 3B       		.uleb128 0x3b
 1170 00b5 05       		.uleb128 0x5
 1171 00b6 49       		.uleb128 0x49
 1172 00b7 13       		.uleb128 0x13
 1173 00b8 38       		.uleb128 0x38
 1174 00b9 0A       		.uleb128 0xa
 1175 00ba 00       		.byte	0
 1176 00bb 00       		.byte	0
 1177 00bc 11       		.uleb128 0x11
 1178 00bd 0D       		.uleb128 0xd
 1179 00be 00       		.byte	0
 1180 00bf 03       		.uleb128 0x3
 1181 00c0 0E       		.uleb128 0xe
 1182 00c1 3A       		.uleb128 0x3a
 1183 00c2 0B       		.uleb128 0xb
 1184 00c3 3B       		.uleb128 0x3b
 1185 00c4 05       		.uleb128 0x5
 1186 00c5 49       		.uleb128 0x49
 1187 00c6 13       		.uleb128 0x13
 1188 00c7 38       		.uleb128 0x38
 1189 00c8 0A       		.uleb128 0xa
 1190 00c9 00       		.byte	0
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 41


 1191 00ca 00       		.byte	0
 1192 00cb 12       		.uleb128 0x12
 1193 00cc 16       		.uleb128 0x16
 1194 00cd 00       		.byte	0
 1195 00ce 03       		.uleb128 0x3
 1196 00cf 0E       		.uleb128 0xe
 1197 00d0 3A       		.uleb128 0x3a
 1198 00d1 0B       		.uleb128 0xb
 1199 00d2 3B       		.uleb128 0x3b
 1200 00d3 05       		.uleb128 0x5
 1201 00d4 49       		.uleb128 0x49
 1202 00d5 13       		.uleb128 0x13
 1203 00d6 00       		.byte	0
 1204 00d7 00       		.byte	0
 1205 00d8 13       		.uleb128 0x13
 1206 00d9 2E       		.uleb128 0x2e
 1207 00da 00       		.byte	0
 1208 00db 03       		.uleb128 0x3
 1209 00dc 0E       		.uleb128 0xe
 1210 00dd 3A       		.uleb128 0x3a
 1211 00de 0B       		.uleb128 0xb
 1212 00df 3B       		.uleb128 0x3b
 1213 00e0 05       		.uleb128 0x5
 1214 00e1 27       		.uleb128 0x27
 1215 00e2 0C       		.uleb128 0xc
 1216 00e3 20       		.uleb128 0x20
 1217 00e4 0B       		.uleb128 0xb
 1218 00e5 00       		.byte	0
 1219 00e6 00       		.byte	0
 1220 00e7 14       		.uleb128 0x14
 1221 00e8 2E       		.uleb128 0x2e
 1222 00e9 01       		.byte	0x1
 1223 00ea 03       		.uleb128 0x3
 1224 00eb 0E       		.uleb128 0xe
 1225 00ec 3A       		.uleb128 0x3a
 1226 00ed 0B       		.uleb128 0xb
 1227 00ee 3B       		.uleb128 0x3b
 1228 00ef 05       		.uleb128 0x5
 1229 00f0 27       		.uleb128 0x27
 1230 00f1 0C       		.uleb128 0xc
 1231 00f2 20       		.uleb128 0x20
 1232 00f3 0B       		.uleb128 0xb
 1233 00f4 01       		.uleb128 0x1
 1234 00f5 13       		.uleb128 0x13
 1235 00f6 00       		.byte	0
 1236 00f7 00       		.byte	0
 1237 00f8 15       		.uleb128 0x15
 1238 00f9 34       		.uleb128 0x34
 1239 00fa 00       		.byte	0
 1240 00fb 03       		.uleb128 0x3
 1241 00fc 0E       		.uleb128 0xe
 1242 00fd 3A       		.uleb128 0x3a
 1243 00fe 0B       		.uleb128 0xb
 1244 00ff 3B       		.uleb128 0x3b
 1245 0100 05       		.uleb128 0x5
 1246 0101 49       		.uleb128 0x49
 1247 0102 13       		.uleb128 0x13
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 42


 1248 0103 00       		.byte	0
 1249 0104 00       		.byte	0
 1250 0105 16       		.uleb128 0x16
 1251 0106 2E       		.uleb128 0x2e
 1252 0107 01       		.byte	0x1
 1253 0108 3F       		.uleb128 0x3f
 1254 0109 0C       		.uleb128 0xc
 1255 010a 03       		.uleb128 0x3
 1256 010b 0E       		.uleb128 0xe
 1257 010c 3A       		.uleb128 0x3a
 1258 010d 0B       		.uleb128 0xb
 1259 010e 3B       		.uleb128 0x3b
 1260 010f 0B       		.uleb128 0xb
 1261 0110 27       		.uleb128 0x27
 1262 0111 0C       		.uleb128 0xc
 1263 0112 11       		.uleb128 0x11
 1264 0113 01       		.uleb128 0x1
 1265 0114 12       		.uleb128 0x12
 1266 0115 01       		.uleb128 0x1
 1267 0116 40       		.uleb128 0x40
 1268 0117 06       		.uleb128 0x6
 1269 0118 9742     		.uleb128 0x2117
 1270 011a 0C       		.uleb128 0xc
 1271 011b 01       		.uleb128 0x1
 1272 011c 13       		.uleb128 0x13
 1273 011d 00       		.byte	0
 1274 011e 00       		.byte	0
 1275 011f 17       		.uleb128 0x17
 1276 0120 1D       		.uleb128 0x1d
 1277 0121 01       		.byte	0x1
 1278 0122 31       		.uleb128 0x31
 1279 0123 13       		.uleb128 0x13
 1280 0124 52       		.uleb128 0x52
 1281 0125 01       		.uleb128 0x1
 1282 0126 55       		.uleb128 0x55
 1283 0127 06       		.uleb128 0x6
 1284 0128 58       		.uleb128 0x58
 1285 0129 0B       		.uleb128 0xb
 1286 012a 59       		.uleb128 0x59
 1287 012b 05       		.uleb128 0x5
 1288 012c 00       		.byte	0
 1289 012d 00       		.byte	0
 1290 012e 18       		.uleb128 0x18
 1291 012f 0B       		.uleb128 0xb
 1292 0130 01       		.byte	0x1
 1293 0131 55       		.uleb128 0x55
 1294 0132 06       		.uleb128 0x6
 1295 0133 00       		.byte	0
 1296 0134 00       		.byte	0
 1297 0135 19       		.uleb128 0x19
 1298 0136 34       		.uleb128 0x34
 1299 0137 00       		.byte	0
 1300 0138 31       		.uleb128 0x31
 1301 0139 13       		.uleb128 0x13
 1302 013a 02       		.uleb128 0x2
 1303 013b 0A       		.uleb128 0xa
 1304 013c 00       		.byte	0
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 43


 1305 013d 00       		.byte	0
 1306 013e 1A       		.uleb128 0x1a
 1307 013f 2E       		.uleb128 0x2e
 1308 0140 01       		.byte	0x1
 1309 0141 3F       		.uleb128 0x3f
 1310 0142 0C       		.uleb128 0xc
 1311 0143 03       		.uleb128 0x3
 1312 0144 0E       		.uleb128 0xe
 1313 0145 3A       		.uleb128 0x3a
 1314 0146 0B       		.uleb128 0xb
 1315 0147 3B       		.uleb128 0x3b
 1316 0148 05       		.uleb128 0x5
 1317 0149 27       		.uleb128 0x27
 1318 014a 0C       		.uleb128 0xc
 1319 014b 11       		.uleb128 0x11
 1320 014c 01       		.uleb128 0x1
 1321 014d 12       		.uleb128 0x12
 1322 014e 01       		.uleb128 0x1
 1323 014f 40       		.uleb128 0x40
 1324 0150 0A       		.uleb128 0xa
 1325 0151 9742     		.uleb128 0x2117
 1326 0153 0C       		.uleb128 0xc
 1327 0154 01       		.uleb128 0x1
 1328 0155 13       		.uleb128 0x13
 1329 0156 00       		.byte	0
 1330 0157 00       		.byte	0
 1331 0158 1B       		.uleb128 0x1b
 1332 0159 34       		.uleb128 0x34
 1333 015a 00       		.byte	0
 1334 015b 03       		.uleb128 0x3
 1335 015c 08       		.uleb128 0x8
 1336 015d 3A       		.uleb128 0x3a
 1337 015e 0B       		.uleb128 0xb
 1338 015f 3B       		.uleb128 0x3b
 1339 0160 05       		.uleb128 0x5
 1340 0161 49       		.uleb128 0x49
 1341 0162 13       		.uleb128 0x13
 1342 0163 02       		.uleb128 0x2
 1343 0164 06       		.uleb128 0x6
 1344 0165 00       		.byte	0
 1345 0166 00       		.byte	0
 1346 0167 1C       		.uleb128 0x1c
 1347 0168 34       		.uleb128 0x34
 1348 0169 00       		.byte	0
 1349 016a 03       		.uleb128 0x3
 1350 016b 0E       		.uleb128 0xe
 1351 016c 3A       		.uleb128 0x3a
 1352 016d 0B       		.uleb128 0xb
 1353 016e 3B       		.uleb128 0x3b
 1354 016f 05       		.uleb128 0x5
 1355 0170 49       		.uleb128 0x49
 1356 0171 13       		.uleb128 0x13
 1357 0172 02       		.uleb128 0x2
 1358 0173 06       		.uleb128 0x6
 1359 0174 00       		.byte	0
 1360 0175 00       		.byte	0
 1361 0176 1D       		.uleb128 0x1d
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 44


 1362 0177 34       		.uleb128 0x34
 1363 0178 00       		.byte	0
 1364 0179 03       		.uleb128 0x3
 1365 017a 0E       		.uleb128 0xe
 1366 017b 3A       		.uleb128 0x3a
 1367 017c 0B       		.uleb128 0xb
 1368 017d 3B       		.uleb128 0x3b
 1369 017e 05       		.uleb128 0x5
 1370 017f 49       		.uleb128 0x49
 1371 0180 13       		.uleb128 0x13
 1372 0181 3F       		.uleb128 0x3f
 1373 0182 0C       		.uleb128 0xc
 1374 0183 3C       		.uleb128 0x3c
 1375 0184 0C       		.uleb128 0xc
 1376 0185 00       		.byte	0
 1377 0186 00       		.byte	0
 1378 0187 1E       		.uleb128 0x1e
 1379 0188 34       		.uleb128 0x34
 1380 0189 00       		.byte	0
 1381 018a 03       		.uleb128 0x3
 1382 018b 0E       		.uleb128 0xe
 1383 018c 3A       		.uleb128 0x3a
 1384 018d 0B       		.uleb128 0xb
 1385 018e 3B       		.uleb128 0x3b
 1386 018f 0B       		.uleb128 0xb
 1387 0190 49       		.uleb128 0x49
 1388 0191 13       		.uleb128 0x13
 1389 0192 3F       		.uleb128 0x3f
 1390 0193 0C       		.uleb128 0xc
 1391 0194 02       		.uleb128 0x2
 1392 0195 0A       		.uleb128 0xa
 1393 0196 00       		.byte	0
 1394 0197 00       		.byte	0
 1395 0198 00       		.byte	0
 1396              		.section	.debug_loc,"",%progbits
 1397              	.Ldebug_loc0:
 1398              	.LLST0:
 1399 0000 00000000 		.4byte	.LFB29-.Ltext0
 1400 0004 04000000 		.4byte	.LCFI0-.Ltext0
 1401 0008 0200     		.2byte	0x2
 1402 000a 7D       		.byte	0x7d
 1403 000b 00       		.sleb128 0
 1404 000c 04000000 		.4byte	.LCFI0-.Ltext0
 1405 0010 7A000000 		.4byte	.LCFI1-.Ltext0
 1406 0014 0200     		.2byte	0x2
 1407 0016 7D       		.byte	0x7d
 1408 0017 08       		.sleb128 8
 1409 0018 7A000000 		.4byte	.LCFI1-.Ltext0
 1410 001c 7C000000 		.4byte	.LCFI2-.Ltext0
 1411 0020 0200     		.2byte	0x2
 1412 0022 7D       		.byte	0x7d
 1413 0023 00       		.sleb128 0
 1414 0024 7C000000 		.4byte	.LCFI2-.Ltext0
 1415 0028 F4000000 		.4byte	.LFE29-.Ltext0
 1416 002c 0200     		.2byte	0x2
 1417 002e 7D       		.byte	0x7d
 1418 002f 08       		.sleb128 8
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 45


 1419 0030 00000000 		.4byte	0
 1420 0034 00000000 		.4byte	0
 1421              	.LLST1:
 1422 0038 F4000000 		.4byte	.LVL0-.Ltext0
 1423 003c FA000000 		.4byte	.LVL1-.Ltext0
 1424 0040 0200     		.2byte	0x2
 1425 0042 30       		.byte	0x30
 1426 0043 9F       		.byte	0x9f
 1427 0044 FA000000 		.4byte	.LVL1-.Ltext0
 1428 0048 FE000000 		.4byte	.LVL2-.Ltext0
 1429 004c 0500     		.2byte	0x5
 1430 004e 71       		.byte	0x71
 1431 004f 00       		.sleb128 0
 1432 0050 3C       		.byte	0x3c
 1433 0051 1A       		.byte	0x1a
 1434 0052 9F       		.byte	0x9f
 1435 0053 FE000000 		.4byte	.LVL2-.Ltext0
 1436 0057 08010000 		.4byte	.LVL3-.Ltext0
 1437 005b 0100     		.2byte	0x1
 1438 005d 51       		.byte	0x51
 1439 005e 0A010000 		.4byte	.LVL4-.Ltext0
 1440 0062 0C010000 		.4byte	.LVL5-.Ltext0
 1441 0066 0100     		.2byte	0x1
 1442 0068 51       		.byte	0x51
 1443 0069 34010000 		.4byte	.LVL11-.Ltext0
 1444 006d 4C010000 		.4byte	.LFE30-.Ltext0
 1445 0071 0100     		.2byte	0x1
 1446 0073 51       		.byte	0x51
 1447 0074 00000000 		.4byte	0
 1448 0078 00000000 		.4byte	0
 1449              	.LLST2:
 1450 007c F4000000 		.4byte	.LVL0-.Ltext0
 1451 0080 0C010000 		.4byte	.LVL5-.Ltext0
 1452 0084 0200     		.2byte	0x2
 1453 0086 30       		.byte	0x30
 1454 0087 9F       		.byte	0x9f
 1455 0088 0C010000 		.4byte	.LVL5-.Ltext0
 1456 008c 12010000 		.4byte	.LVL7-.Ltext0
 1457 0090 0700     		.2byte	0x7
 1458 0092 71       		.byte	0x71
 1459 0093 00       		.sleb128 0
 1460 0094 4E       		.byte	0x4e
 1461 0095 41       		.byte	0x41
 1462 0096 24       		.byte	0x24
 1463 0097 1A       		.byte	0x1a
 1464 0098 9F       		.byte	0x9f
 1465 0099 18010000 		.4byte	.LVL9-.Ltext0
 1466 009d 28010000 		.4byte	.LVL10-.Ltext0
 1467 00a1 0100     		.2byte	0x1
 1468 00a3 51       		.byte	0x51
 1469 00a4 00000000 		.4byte	0
 1470 00a8 00000000 		.4byte	0
 1471              	.LLST3:
 1472 00ac F4000000 		.4byte	.LVL0-.Ltext0
 1473 00b0 0E010000 		.4byte	.LVL6-.Ltext0
 1474 00b4 0200     		.2byte	0x2
 1475 00b6 30       		.byte	0x30
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 46


 1476 00b7 9F       		.byte	0x9f
 1477 00b8 0E010000 		.4byte	.LVL6-.Ltext0
 1478 00bc 14010000 		.4byte	.LVL8-.Ltext0
 1479 00c0 0700     		.2byte	0x7
 1480 00c2 70       		.byte	0x70
 1481 00c3 00       		.sleb128 0
 1482 00c4 40       		.byte	0x40
 1483 00c5 3C       		.byte	0x3c
 1484 00c6 24       		.byte	0x24
 1485 00c7 1A       		.byte	0x1a
 1486 00c8 9F       		.byte	0x9f
 1487 00c9 00000000 		.4byte	0
 1488 00cd 00000000 		.4byte	0
 1489              		.section	.debug_aranges,"",%progbits
 1490 0000 1C000000 		.4byte	0x1c
 1491 0004 0200     		.2byte	0x2
 1492 0006 00000000 		.4byte	.Ldebug_info0
 1493 000a 04       		.byte	0x4
 1494 000b 00       		.byte	0
 1495 000c 0000     		.2byte	0
 1496 000e 0000     		.2byte	0
 1497 0010 00000000 		.4byte	.Ltext0
 1498 0014 4C010000 		.4byte	.Letext0-.Ltext0
 1499 0018 00000000 		.4byte	0
 1500 001c 00000000 		.4byte	0
 1501              		.section	.debug_ranges,"",%progbits
 1502              	.Ldebug_ranges0:
 1503 0000 36000000 		.4byte	.LBB8-.Ltext0
 1504 0004 70000000 		.4byte	.LBE8-.Ltext0
 1505 0008 7C000000 		.4byte	.LBB13-.Ltext0
 1506 000c F4000000 		.4byte	.LBE13-.Ltext0
 1507 0010 00000000 		.4byte	0
 1508 0014 00000000 		.4byte	0
 1509              		.section	.debug_line,"",%progbits
 1510              	.Ldebug_line0:
 1511 0000 A5010000 		.section	.debug_str,"MS",%progbits,1
 1511      02004A01 
 1511      00000201 
 1511      FB0E0D00 
 1511      01010101 
 1512              	.LASF43:
 1513 0000 5243435F 		.ascii	"RCC_TypeDef\000"
 1513      54797065 
 1513      44656600 
 1514              	.LASF53:
 1515 000c 474E5520 		.ascii	"GNU C 4.9.3 20150529 (release) [ARM/embedded-4_9-br"
 1515      4320342E 
 1515      392E3320 
 1515      32303135 
 1515      30353239 
 1516 003f 616E6368 		.ascii	"anch revision 227977] -mcpu=cortex-m3 -mthumb -gdwa"
 1516      20726576 
 1516      6973696F 
 1516      6E203232 
 1516      37393737 
 1517 0072 72662D32 		.ascii	"rf-2 -Os -fomit-frame-pointer\000"
 1517      202D4F73 
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 47


 1517      202D666F 
 1517      6D69742D 
 1517      6672616D 
 1518              	.LASF38:
 1519 0090 41504231 		.ascii	"APB1RSTR\000"
 1519      52535452 
 1519      00
 1520              	.LASF15:
 1521 0099 73697A65 		.ascii	"sizetype\000"
 1521      74797065 
 1521      00
 1522              	.LASF42:
 1523 00a2 42444352 		.ascii	"BDCR\000"
 1523      00
 1524              	.LASF7:
 1525 00a7 5F5F7569 		.ascii	"__uint32_t\000"
 1525      6E743332 
 1525      5F7400
 1526              	.LASF4:
 1527 00b2 5F5F7569 		.ascii	"__uint16_t\000"
 1527      6E743136 
 1527      5F7400
 1528              	.LASF45:
 1529 00bd 48534553 		.ascii	"HSEStatus\000"
 1529      74617475 
 1529      7300
 1530              	.LASF16:
 1531 00c7 43505549 		.ascii	"CPUID\000"
 1531      4400
 1532              	.LASF31:
 1533 00cd 4B455952 		.ascii	"KEYR\000"
 1533      00
 1534              	.LASF36:
 1535 00d2 43464752 		.ascii	"CFGR\000"
 1535      00
 1536              	.LASF12:
 1537 00d7 75696E74 		.ascii	"uint8_t\000"
 1537      385F7400 
 1538              	.LASF41:
 1539 00df 41504231 		.ascii	"APB1ENR\000"
 1539      454E5200 
 1540              	.LASF2:
 1541 00e7 73686F72 		.ascii	"short int\000"
 1541      7420696E 
 1541      7400
 1542              	.LASF17:
 1543 00f1 49435352 		.ascii	"ICSR\000"
 1543      00
 1544              	.LASF32:
 1545 00f6 4F50544B 		.ascii	"OPTKEYR\000"
 1545      45595200 
 1546              	.LASF9:
 1547 00fe 6C6F6E67 		.ascii	"long long int\000"
 1547      206C6F6E 
 1547      6720696E 
 1547      7400
 1548              	.LASF25:
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 48


 1549 010c 42464152 		.ascii	"BFAR\000"
 1549      00
 1550              	.LASF6:
 1551 0111 6C6F6E67 		.ascii	"long int\000"
 1551      20696E74 
 1551      00
 1552              	.LASF48:
 1553 011a 706C6C6D 		.ascii	"pllmull\000"
 1553      756C6C00 
 1554              	.LASF39:
 1555 0122 41484245 		.ascii	"AHBENR\000"
 1555      4E5200
 1556              	.LASF37:
 1557 0129 41504232 		.ascii	"APB2RSTR\000"
 1557      52535452 
 1557      00
 1558              	.LASF3:
 1559 0132 5F5F7569 		.ascii	"__uint8_t\000"
 1559      6E74385F 
 1559      7400
 1560              	.LASF34:
 1561 013c 57525052 		.ascii	"WRPR\000"
 1561      00
 1562              	.LASF54:
 1563 0141 4C696272 		.ascii	"Libraries/CMSIS/CM3/DeviceSupport/ST/STM32F10x/syst"
 1563      61726965 
 1563      732F434D 
 1563      5349532F 
 1563      434D332F 
 1564 0174 656D5F73 		.ascii	"em_stm32f10x.c\000"
 1564      746D3332 
 1564      66313078 
 1564      2E6300
 1565              	.LASF21:
 1566 0183 43465352 		.ascii	"CFSR\000"
 1566      00
 1567              	.LASF57:
 1568 0188 53657453 		.ascii	"SetSysClockTo72\000"
 1568      7973436C 
 1568      6F636B54 
 1568      6F373200 
 1569              	.LASF49:
 1570 0198 706C6C73 		.ascii	"pllsource\000"
 1570      6F757263 
 1570      6500
 1571              	.LASF1:
 1572 01a2 756E7369 		.ascii	"unsigned char\000"
 1572      676E6564 
 1572      20636861 
 1572      7200
 1573              	.LASF19:
 1574 01b0 41495243 		.ascii	"AIRCR\000"
 1574      5200
 1575              	.LASF29:
 1576 01b6 5343425F 		.ascii	"SCB_Type\000"
 1576      54797065 
 1576      00
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 49


 1577              	.LASF40:
 1578 01bf 41504232 		.ascii	"APB2ENR\000"
 1578      454E5200 
 1579              	.LASF44:
 1580 01c7 53746172 		.ascii	"StartUpCounter\000"
 1580      74557043 
 1580      6F756E74 
 1580      657200
 1581              	.LASF0:
 1582 01d6 7369676E 		.ascii	"signed char\000"
 1582      65642063 
 1582      68617200 
 1583              	.LASF10:
 1584 01e2 6C6F6E67 		.ascii	"long long unsigned int\000"
 1584      206C6F6E 
 1584      6720756E 
 1584      7369676E 
 1584      65642069 
 1585              	.LASF14:
 1586 01f9 75696E74 		.ascii	"uint32_t\000"
 1586      33325F74 
 1586      00
 1587              	.LASF11:
 1588 0202 756E7369 		.ascii	"unsigned int\000"
 1588      676E6564 
 1588      20696E74 
 1588      00
 1589              	.LASF13:
 1590 020f 75696E74 		.ascii	"uint16_t\000"
 1590      31365F74 
 1590      00
 1591              	.LASF20:
 1592 0218 53484353 		.ascii	"SHCSR\000"
 1592      5200
 1593              	.LASF24:
 1594 021e 4D4D4641 		.ascii	"MMFAR\000"
 1594      5200
 1595              	.LASF46:
 1596 0224 53797374 		.ascii	"SystemInit\000"
 1596      656D496E 
 1596      697400
 1597              	.LASF5:
 1598 022f 73686F72 		.ascii	"short unsigned int\000"
 1598      7420756E 
 1598      7369676E 
 1598      65642069 
 1598      6E7400
 1599              	.LASF18:
 1600 0242 56544F52 		.ascii	"VTOR\000"
 1600      00
 1601              	.LASF47:
 1602 0247 53797374 		.ascii	"SystemCoreClockUpdate\000"
 1602      656D436F 
 1602      7265436C 
 1602      6F636B55 
 1602      70646174 
 1603              	.LASF28:
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 50


 1604 025d 49534152 		.ascii	"ISAR\000"
 1604      00
 1605              	.LASF23:
 1606 0262 44465352 		.ascii	"DFSR\000"
 1606      00
 1607              	.LASF51:
 1608 0267 53797374 		.ascii	"SystemCoreClock\000"
 1608      656D436F 
 1608      7265436C 
 1608      6F636B00 
 1609              	.LASF22:
 1610 0277 48465352 		.ascii	"HFSR\000"
 1610      00
 1611              	.LASF27:
 1612 027c 4D4D4652 		.ascii	"MMFR\000"
 1612      00
 1613              	.LASF52:
 1614 0281 41484250 		.ascii	"AHBPrescTable\000"
 1614      72657363 
 1614      5461626C 
 1614      6500
 1615              	.LASF56:
 1616 028f 53657453 		.ascii	"SetSysClock\000"
 1616      7973436C 
 1616      6F636B00 
 1617              	.LASF8:
 1618 029b 6C6F6E67 		.ascii	"long unsigned int\000"
 1618      20756E73 
 1618      69676E65 
 1618      6420696E 
 1618      7400
 1619              	.LASF30:
 1620 02ad 52455345 		.ascii	"RESET\000"
 1620      5400
 1621              	.LASF55:
 1622 02b3 2F557365 		.ascii	"/Users/ingamedeo/Downloads/STM32F103RBT6FreeRTOS\000"
 1622      72732F69 
 1622      6E67616D 
 1622      6564656F 
 1622      2F446F77 
 1623              	.LASF26:
 1624 02e4 41465352 		.ascii	"AFSR\000"
 1624      00
 1625              	.LASF33:
 1626 02e9 52455345 		.ascii	"RESERVED\000"
 1626      52564544 
 1626      00
 1627              	.LASF35:
 1628 02f2 464C4153 		.ascii	"FLASH_TypeDef\000"
 1628      485F5479 
 1628      70654465 
 1628      6600
 1629              	.LASF50:
 1630 0300 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1630      52784275 
 1630      66666572 
 1630      00
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 51


 1631              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150529 (release) [ARM/embedded-4_9-br
ARM GAS  /var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f10x.c
/var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s:77     .text:0000000000000000 $t
/var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s:82     .text:0000000000000000 SystemInit
/var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s:240    .text:00000000000000e4 $d
/var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s:250    .text:00000000000000f4 $t
/var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s:255    .text:00000000000000f4 SystemCoreClockUpdate
/var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s:329    .text:000000000000013c $d
/var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s:347    .data:0000000000000004 AHBPrescTable
/var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s:343    .data:0000000000000000 SystemCoreClock
/var/folders/yt/6z6x8bjn5sjf5fbb45bk5m4c0000gn/T//cc56raKv.s:339    .data:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
