m255
K3
13
cModel Technology
Z0 dC:\altera\13.1\VHDL_test_013\simulation\qsim
vtes_013
Z1 IQ6H99g8d`lZFZYaJKKkYP2
Z2 V:L[1]HWHB;Vkf5JAY;h@G1
Z3 dC:\altera\13.1\VHDL_test_013\simulation\qsim
Z4 w1588749182
Z5 8tes_013.vo
Z6 Ftes_013.vo
L0 31
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
!i10b 1
Z9 !s100 gCjB0]McHdMZLg26l@8eQ0
!s85 0
Z10 !s108 1588749183.262000
Z11 !s107 tes_013.vo|
Z12 !s90 -work|work|tes_013.vo|
!s101 -O0
vtes_013_vlg_check_tst
!i10b 1
!s100 [;a20l^7^0NRjk3791eEj0
IbUkkBYh2Wc^OI_FcN6:CI2
VcCejNV@TcWb59JoL5RX_D2
R3
Z13 w1588749180
Z14 8Waveform.vwf.vt
Z15 FWaveform.vwf.vt
L0 59
R7
r1
!s85 0
31
Z16 !s108 1588749183.317000
Z17 !s107 Waveform.vwf.vt|
Z18 !s90 -work|work|Waveform.vwf.vt|
!s101 -O0
R8
vtes_013_vlg_sample_tst
!i10b 1
!s100 F=nm]aPW:Y0OcWA`a2^4?2
InG^iH=ZB>7HNA8bYA0IX<3
V=IG:Vn@^Z8okEBND:HTPl1
R3
R13
R14
R15
L0 29
R7
r1
!s85 0
31
R16
R17
R18
!s101 -O0
R8
vtes_013_vlg_vec_tst
!i10b 1
!s100 Hna]1ehA7Ug6ZWl_;kazZ0
IgG5ZIIQgQW^9a^5;=PZd=0
VMI7Kg;8oMlR@>M6n339Z=0
R3
R13
R14
R15
L0 154
R7
r1
!s85 0
31
R16
R17
R18
!s101 -O0
R8
