
;; Function sched_clock_poll (sched_clock_poll)[0:751]


;; Generating RTL for gimple basic block 2

;; jiffies.207 ={v} jiffies;

(insn 6 5 7 arch/arm/kernel/sched_clock.c:23 (set (reg/f:SI 136)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) -1 (nil))

(insn 7 6 0 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 134 [ jiffies.207 ])
        (mem/v/c/i:SI (reg/f:SI 136) [0 jiffies+0 S4 A32])) -1 (nil))

;; D.13764 = round_jiffies (wrap_ticks + jiffies.207);

(insn 8 7 9 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 137)
        (plus:SI (reg/v:SI 135 [ wrap_ticks ])
            (reg:SI 134 [ jiffies.207 ]))) -1 (nil))

(insn 9 8 10 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 0 r0)
        (reg:SI 137)) -1 (nil))

(call_insn 10 9 11 arch/arm/kernel/sched_clock.c:23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("round_jiffies") [flags 0x41] <function_decl 0x10bb5880 round_jiffies>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 0 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 133 [ D.13764 ])
        (reg:SI 0 r0)) -1 (nil))

;; mod_timer (&sched_clock_timer, D.13764);

(insn 12 11 13 arch/arm/kernel/sched_clock.c:23 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 13 12 14 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 0 r0)
        (reg/f:SI 138)) -1 (nil))

(insn 14 13 15 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 1 r1)
        (reg:SI 133 [ D.13764 ])) -1 (nil))

(call_insn 15 14 0 arch/arm/kernel/sched_clock.c:23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("mod_timer") [flags 0x41] <function_decl 0x10bace80 mod_timer>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; sched_clock_update_fn (); [tail call]

(insn 16 15 17 arch/arm/kernel/sched_clock.c:24 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 17 16 18 arch/arm/kernel/sched_clock.c:24 (set (reg/f:SI 140)
        (mem/f/c/i:SI (reg/f:SI 139) [0 sched_clock_update_fn+0 S4 A32])) -1 (nil))

(call_insn 18 17 0 arch/arm/kernel/sched_clock.c:24 (parallel [
            (call (mem:SI (reg/f:SI 140) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/kernel/sched_clock.c:22 (set (reg/v:SI 135 [ wrap_ticks ])
        (reg:SI 0 r0 [ wrap_ticks ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/kernel/sched_clock.c:23 (set (reg/f:SI 136)
        (symbol_ref:SI ("jiffies") [flags 0xc0] <var_decl 0x10b8ce40 jiffies>)) -1 (nil))

(insn 7 6 8 3 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 134 [ jiffies.207 ])
        (mem/v/c/i:SI (reg/f:SI 136) [0 jiffies+0 S4 A32])) -1 (nil))

(insn 8 7 9 3 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 137)
        (plus:SI (reg/v:SI 135 [ wrap_ticks ])
            (reg:SI 134 [ jiffies.207 ]))) -1 (nil))

(insn 9 8 10 3 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 0 r0)
        (reg:SI 137)) -1 (nil))

(call_insn 10 9 11 3 arch/arm/kernel/sched_clock.c:23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("round_jiffies") [flags 0x41] <function_decl 0x10bb5880 round_jiffies>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 11 10 12 3 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 133 [ D.13764 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/sched_clock.c:23 (set (reg/f:SI 138)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 0 r0)
        (reg/f:SI 138)) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/sched_clock.c:23 (set (reg:SI 1 r1)
        (reg:SI 133 [ D.13764 ])) -1 (nil))

(call_insn 15 14 16 3 arch/arm/kernel/sched_clock.c:23 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("mod_timer") [flags 0x41] <function_decl 0x10bace80 mod_timer>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 16 15 17 3 arch/arm/kernel/sched_clock.c:24 (set (reg/f:SI 139)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/sched_clock.c:24 (set (reg/f:SI 140)
        (mem/f/c/i:SI (reg/f:SI 139) [0 sched_clock_update_fn+0 S4 A32])) -1 (nil))

(call_insn 18 17 23 3 arch/arm/kernel/sched_clock.c:24 (parallel [
            (call (mem:SI (reg/f:SI 140) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [100.0%]  (fallthru)
(note 23 18 20 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 20 23 21 4 arch/arm/kernel/sched_clock.c:25 (set (pc)
        (label_ref 22)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 21 20 19)

;; Start of basic block () -> 5
(code_label 19 21 24 5 1 "" [0 uses])

(note 24 19 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 22 24 25 6 2 "" [1 uses])

(note 25 22 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function sched_clock_postinit (sched_clock_postinit)[0:753] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; sched_clock_poll (sched_clock_timer.data); [tail call]

(insn 5 4 6 2 arch/arm/kernel/sched_clock.c:73 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 2 arch/arm/kernel/sched_clock.c:73 (set (reg:SI 0 r0)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [0 sched_clock_timer.data+0 S4 A32])) -1 (nil))

(call_insn/j 7 6 8 2 arch/arm/kernel/sched_clock.c:73 (parallel [
            (call (mem:SI (symbol_ref:SI ("sched_clock_poll") [flags 0x3] <function_decl 0x10f73b00 sched_clock_poll>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(barrier 8 7 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(note 2 3 4 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 4 2 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 5 4 6 3 arch/arm/kernel/sched_clock.c:73 (set (reg/f:SI 133)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 6 5 7 3 arch/arm/kernel/sched_clock.c:73 (set (reg:SI 0 r0)
        (mem/s/j/c:SI (plus:SI (reg/f:SI 133)
                (const_int 20 [0x14])) [0 sched_clock_timer.data+0 S4 A32])) -1 (nil))

(call_insn/j 7 6 8 3 arch/arm/kernel/sched_clock.c:73 (parallel [
            (call (mem:SI (symbol_ref:SI ("sched_clock_poll") [flags 0x3] <function_decl 0x10f73b00 sched_clock_poll>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 3 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 8 7 13)

;; Start of basic block () -> 4
(note 13 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 10 13 11 4 arch/arm/kernel/sched_clock.c:74 (set (pc)
        (label_ref 12)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 11 10 9)

;; Start of basic block () -> 5
(code_label 9 11 14 5 5 "" [0 uses])

(note 14 9 12 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 12 14 15 6 6 "" [1 uses])

(note 15 12 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function init_sched_clock (init_sched_clock)[0:752] (unlikely executed)


;; Generating RTL for gimple basic block 2

;; sched_clock_update_fn = update;

(insn 9 8 10 arch/arm/kernel/sched_clock.c:34 (set (reg/f:SI 146)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 10 9 0 arch/arm/kernel/sched_clock.c:34 (set (mem/f/c/i:SI (reg/f:SI 146) [0 sched_clock_update_fn+0 S4 A32])
        (reg/v/f:SI 143 [ update ])) -1 (nil))

;; clocks_calc_mult_shift (&cd->mult, &cd->shift, rate, 1000000000, 0);

(insn 11 10 12 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 147)
        (plus:SI (reg/v/f:SI 142 [ cd ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 12 11 13 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 148)
        (plus:SI (reg/v/f:SI 142 [ cd ])
            (const_int 20 [0x14]))) -1 (nil))

(insn 13 12 14 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 149)
        (const_int 1000000000 [0x3b9aca00])) -1 (nil))

(insn 14 13 15 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 150)
        (const_int 0 [0x0])) -1 (nil))

(insn 15 14 16 arch/arm/kernel/sched_clock.c:37 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 150)) -1 (nil))

(insn 16 15 17 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 17 16 18 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 1 r1)
        (reg:SI 148)) -1 (nil))

(insn 18 17 19 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ rate ])) -1 (nil))

(insn 19 18 20 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 3 r3)
        (reg:SI 149)) -1 (nil))

(call_insn 20 19 0 arch/arm/kernel/sched_clock.c:37 (parallel [
            (call (mem:SI (symbol_ref:SI ("clocks_calc_mult_shift") [flags 0x41] <function_decl 0x10c03100 clocks_calc_mult_shift>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

;; if (rate > 3999999)

(insn 21 20 22 arch/arm/kernel/sched_clock.c:40 (set (reg:SI 151)
        (const_int 3999999 [0x3d08ff])) -1 (nil))

(insn 22 21 23 arch/arm/kernel/sched_clock.c:40 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ rate ])
            (reg:SI 151))) -1 (nil))

(jump_insn 23 22 0 arch/arm/kernel/sched_clock.c:40 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))

;; Generating RTL for gimple basic block 3

;; r = rate / 1000000;

(insn 25 24 26 arch/arm/kernel/sched_clock.c:41 (set (reg:SI 0 r0)
        (reg/v:SI 145 [ rate ])) -1 (nil))

(insn 26 25 27 arch/arm/kernel/sched_clock.c:41 (set (reg:SI 1 r1)
        (const_int 1000000 [0xf4240])) -1 (nil))

(call_insn/u 27 26 28 arch/arm/kernel/sched_clock.c:41 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 arch/arm/kernel/sched_clock.c:41 (set (reg:SI 154)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 145 [ rate ])
            (const_int 1000000 [0xf4240]))
        (nil)))

(insn 29 28 0 arch/arm/kernel/sched_clock.c:41 (set (reg/v:SI 140 [ r ])
        (reg:SI 154)) -1 (nil))

;; r_unit = 77;

(insn 30 29 0 arch/arm/kernel/sched_clock.c:42 (set (reg/v:SI 137 [ r_unit ])
        (const_int 77 [0x4d])) -1 (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 33 32 34 10 "" [0 uses])

(note 34 33 0 NOTE_INSN_BASIC_BLOCK)

;; r = rate / 1000;

(insn 35 34 36 arch/arm/kernel/sched_clock.c:44 (set (reg:SI 0 r0)
        (reg/v:SI 145 [ rate ])) -1 (nil))

(insn 36 35 37 arch/arm/kernel/sched_clock.c:44 (set (reg:SI 1 r1)
        (const_int 1000 [0x3e8])) -1 (nil))

(call_insn/u 37 36 38 arch/arm/kernel/sched_clock.c:44 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 38 37 39 arch/arm/kernel/sched_clock.c:44 (set (reg:SI 157)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 145 [ rate ])
            (const_int 1000 [0x3e8]))
        (nil)))

(insn 39 38 0 arch/arm/kernel/sched_clock.c:44 (set (reg/v:SI 140 [ r ])
        (reg:SI 157)) -1 (nil))

;; r_unit = 107;

(insn 40 39 0 arch/arm/kernel/sched_clock.c:45 (set (reg/v:SI 137 [ r_unit ])
        (const_int 107 [0x6b])) -1 (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 41 40 42 11 "" [0 uses])

(note 42 41 0 NOTE_INSN_BASIC_BLOCK)

;; D.13954 = (u64) cd->mult;

(insn 43 42 44 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ cd ])
                (const_int 16 [0x10])) [0 <variable>.mult+0 S4 A64])) -1 (nil))

(insn 44 43 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 133 [ D.13954 ])
        (zero_extend:DI (reg:SI 158))) -1 (nil))

;; shift.205 = (int) cd->shift;

(insn 45 44 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 134 [ shift.205 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ cd ])
                (const_int 20 [0x14])) [0 <variable>.shift+0 S4 A32])) -1 (nil))

;; wrap = ((1 << (int) clock_bits) + 0x0ffffffffffffffff) * D.13954 >> shift.205;

(insn 49 45 50 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 0 r0)
        (const_int 1 [0x1])) -1 (nil))

(insn 50 49 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ clock_bits ])) -1 (nil))

(call_insn/u 51 50 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 52 51 53 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 165)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (const_int 1 [0x1])
            (reg/v:SI 144 [ clock_bits ]))
        (nil)))

(insn 53 52 54 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 167)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 54 53 55 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (parallel [
            (set (reg:DI 166)
                (plus:DI (reg:DI 165)
                    (reg:DI 167)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 55 54 56 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 168)
        (mult:SI (subreg:SI (reg:DI 133 [ D.13954 ]) 0)
            (subreg:SI (reg:DI 166) 4))) -1 (nil))

(insn 56 55 57 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 169)
        (mult:SI (subreg:SI (reg:DI 166) 0)
            (subreg:SI (reg:DI 133 [ D.13954 ]) 4))) -1 (nil))

(insn 57 56 58 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 168)
        (plus:SI (reg:SI 168)
            (reg:SI 169))) -1 (nil))

(insn 58 57 59 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 170)
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 166) 0))
            (zero_extend:DI (subreg:SI (reg:DI 133 [ D.13954 ]) 0)))) -1 (nil))

(insn 59 58 60 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 168)
        (plus:SI (reg:SI 168)
            (subreg:SI (reg:DI 170) 4))) -1 (nil))

(insn 60 59 61 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (subreg:SI (reg:DI 170) 4)
        (reg:SI 168)) -1 (nil))

(insn 61 60 62 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 170)
        (reg:DI 170)) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 166)
            (reg:DI 133 [ D.13954 ]))
        (nil)))

(insn 62 61 63 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 0 r0)
        (reg:DI 170)) -1 (nil))

(insn 63 62 64 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 2 r2)
        (reg:SI 134 [ shift.205 ])) -1 (nil))

(call_insn/u 64 63 65 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 65 64 66 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 171)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 170)
            (reg:SI 134 [ shift.205 ]))
        (nil)))

(insn 66 65 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg/v:DI 138 [ wrap ])
        (reg:DI 171)) -1 (nil))

;; __asm__("umull	%Q0, %R0, %1, %Q2
	mov	%Q0, #0" : "=&r" __res : "r" 4835703278458516699, "r" wrap : "r" wrap : "cc");

(insn 67 66 68 arch/arm/kernel/sched_clock.c:50 discrim 46 (set (reg:DI 172)
        (const_int 4835703278458516699 [0x431bde82d7b634db])) -1 (nil))

(insn 68 67 0 arch/arm/kernel/sched_clock.c:50 discrim 46 (parallel [
            (set (reg/v:DI 136 [ __res ])
                (asm_operands:DI ("umull	%Q0, %R0, %1, %Q2
	mov	%Q0, #0") ("=&r") 0 [
                        (reg:DI 172)
                        (reg/v:DI 138 [ wrap ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 5215076))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; __asm__("umlal	%R0, %Q0, %R2, %Q3
	umlal	%R0, %1, %Q2, %R3
	mov	%R0, #0
	adds	%Q0, %1, %Q0
	adc	%R0, %R0, #0
	umlal	%Q0, %R0, %R2, %R3" : "=&r" __res, "=&r" __z, "=&r" __z : "r" 4835703278458516699, "r" wrap, "0" __res, "1" 0 : "r" wrap, "0" __res, "1" 0 : "0" __res, "1" 0 : "1" 0 : "cc");

(insn 69 68 70 arch/arm/kernel/sched_clock.c:50 discrim 52 (set (reg:DI 173)
        (const_int 4835703278458516699 [0x431bde82d7b634db])) -1 (nil))

(insn 70 69 71 arch/arm/kernel/sched_clock.c:50 discrim 52 (set (reg:SI 174)
        (const_int 0 [0x0])) -1 (nil))

(insn 71 70 0 arch/arm/kernel/sched_clock.c:50 discrim 52 (parallel [
            (set (reg/v:DI 136 [ __res ])
                (asm_operands:DI ("umlal	%R0, %Q0, %R2, %Q3
	umlal	%R0, %1, %Q2, %R3
	mov	%R0, #0
	adds	%Q0, %1, %Q0
	adc	%R0, %R0, #0
	umlal	%Q0, %R0, %R2, %R3") ("=&r") 0 [
                        (reg:DI 173)
                        (reg/v:DI 138 [ wrap ])
                        (reg/v:DI 136 [ __res ])
                        (reg:SI 174)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("0") 0)
                        (asm_input:SI ("1") 0)
                    ] 5215082))
            (set (reg/v:SI 135 [ __z ])
                (asm_operands:SI ("umlal	%R0, %Q0, %R2, %Q3
	umlal	%R0, %1, %Q2, %R3
	mov	%R0, #0
	adds	%Q0, %1, %Q0
	adc	%R0, %R0, #0
	umlal	%Q0, %R0, %R2, %R3") ("=&r") 1 [
                        (reg:DI 173)
                        (reg/v:DI 138 [ wrap ])
                        (reg/v:DI 136 [ __res ])
                        (reg:SI 174)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("0") 0)
                        (asm_input:SI ("1") 0)
                    ] 5215082))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

;; w = (long unsigned int) (__res >> 18);

(insn 72 71 73 arch/arm/kernel/sched_clock.c:51 (set (reg:SI 177)
        (ashift:SI (subreg:SI (reg/v:DI 136 [ __res ]) 4)
            (const_int 14 [0xe]))) -1 (nil))

(insn 73 72 74 arch/arm/kernel/sched_clock.c:51 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 136 [ __res ]) 0)
            (const_int 18 [0x12]))) -1 (nil))

(insn 74 73 75 arch/arm/kernel/sched_clock.c:51 (set (subreg:SI (reg:DI 176) 0)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 176) 0))) -1 (nil))

(insn 75 74 76 arch/arm/kernel/sched_clock.c:51 (set (subreg:SI (reg:DI 176) 4)
        (lshiftrt:SI (subreg:SI (reg/v:DI 136 [ __res ]) 4)
            (const_int 18 [0x12]))) -1 (nil))

(insn 76 75 0 arch/arm/kernel/sched_clock.c:51 (set (reg/v:SI 139 [ w ])
        (subreg:SI (reg:DI 176) 0)) -1 (nil))

;; printk (&"<6>sched_clock: %u bits at %lu%cHz, resolution %lluns, wraps every %lums\n"[0], clock_bits, r, (int) r_unit, D.13954 >> shift.205, w);

(insn 77 76 78 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 178)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10fa5e00>)) -1 (nil))

(insn 78 77 79 arch/arm/kernel/sched_clock.c:55 (set (reg:DI 0 r0)
        (reg:DI 133 [ D.13954 ])) -1 (nil))

(insn 79 78 80 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 2 r2)
        (reg:SI 134 [ shift.205 ])) -1 (nil))

(call_insn/u 80 79 81 arch/arm/kernel/sched_clock.c:55 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 81 80 82 arch/arm/kernel/sched_clock.c:55 (set (reg:DI 182)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 133 [ D.13954 ])
            (reg:SI 134 [ shift.205 ]))
        (nil)))

(insn 82 81 83 arch/arm/kernel/sched_clock.c:55 (set (mem:DI (reg/f:SI 131 virtual-outgoing-args) [0 S8 A64])
        (reg:DI 182)) -1 (nil))

(insn 83 82 84 arch/arm/kernel/sched_clock.c:55 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/v:SI 139 [ w ])) -1 (nil))

(insn 84 83 85 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 0 r0)
        (reg:SI 178)) -1 (nil))

(insn 85 84 86 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 1 r1)
        (reg/v:SI 144 [ clock_bits ])) -1 (nil))

(insn 86 85 87 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ r ])) -1 (nil))

(insn 87 86 88 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ r_unit ])) -1 (nil))

(call_insn 88 87 0 arch/arm/kernel/sched_clock.c:55 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

;; D.13941 = msecs_to_jiffies (w - w / 10);

(insn 89 88 90 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 0 r0)
        (reg/v:SI 139 [ w ])) -1 (nil))

(insn 90 89 91 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 1 r1)
        (const_int 10 [0xa])) -1 (nil))

(call_insn/u 91 90 92 arch/arm/kernel/sched_clock.c:62 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 92 91 93 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 186)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 139 [ w ])
            (const_int 10 [0xa]))
        (nil)))

(insn 93 92 94 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 187)
        (minus:SI (reg/v:SI 139 [ w ])
            (reg:SI 186))) -1 (nil))

(insn 94 93 95 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 0 r0)
        (reg:SI 187)) -1 (nil))

(call_insn 95 94 96 arch/arm/kernel/sched_clock.c:62 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("msecs_to_jiffies") [flags 0x41] <function_decl 0x10b84c00 msecs_to_jiffies>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 96 95 0 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 141 [ D.13941 ])
        (reg:SI 0 r0)) -1 (nil))

;; sched_clock_timer.data = D.13941;

(insn 97 96 98 arch/arm/kernel/sched_clock.c:62 (set (reg/f:SI 188)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 98 97 0 arch/arm/kernel/sched_clock.c:62 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 188)
                (const_int 20 [0x14])) [0 sched_clock_timer.data+0 S4 A32])
        (reg:SI 141 [ D.13941 ])) -1 (nil))

;; update ();

(call_insn 99 98 0 arch/arm/kernel/sched_clock.c:63 (parallel [
            (call (mem:SI (reg/v/f:SI 143 [ update ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; cd->epoch_ns = 0;

(insn 100 99 101 arch/arm/kernel/sched_clock.c:68 (set (reg:DI 189)
        (const_int 0 [0x0])) -1 (nil))

(insn 101 100 0 arch/arm/kernel/sched_clock.c:68 (set (mem/s/j:DI (reg/v/f:SI 142 [ cd ]) [0 <variable>.epoch_ns+0 S8 A64])
        (reg:DI 189)) -1 (nil))


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 7 3 2 arch/arm/kernel/sched_clock.c:29 (set (reg/v/f:SI 142 [ cd ])
        (reg:SI 0 r0 [ cd ])) -1 (nil))

(insn 3 2 4 2 arch/arm/kernel/sched_clock.c:29 (set (reg/v/f:SI 143 [ update ])
        (reg:SI 1 r1 [ update ])) -1 (nil))

(insn 4 3 5 2 arch/arm/kernel/sched_clock.c:29 (set (reg/v:SI 144 [ clock_bits ])
        (reg:SI 2 r2 [ clock_bits ])) -1 (nil))

(insn 5 4 6 2 arch/arm/kernel/sched_clock.c:29 (set (reg/v:SI 145 [ rate ])
        (reg:SI 3 r3 [ rate ])) -1 (nil))

(note 6 5 8 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 8 6 9 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 9 8 10 3 arch/arm/kernel/sched_clock.c:34 (set (reg/f:SI 146)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1 (nil))

(insn 10 9 11 3 arch/arm/kernel/sched_clock.c:34 (set (mem/f/c/i:SI (reg/f:SI 146) [0 sched_clock_update_fn+0 S4 A32])
        (reg/v/f:SI 143 [ update ])) -1 (nil))

(insn 11 10 12 3 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 147)
        (plus:SI (reg/v/f:SI 142 [ cd ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 12 11 13 3 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 148)
        (plus:SI (reg/v/f:SI 142 [ cd ])
            (const_int 20 [0x14]))) -1 (nil))

(insn 13 12 14 3 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 149)
        (const_int 1000000000 [0x3b9aca00])) -1 (nil))

(insn 14 13 15 3 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 150)
        (const_int 0 [0x0])) -1 (nil))

(insn 15 14 16 3 arch/arm/kernel/sched_clock.c:37 (set (mem:SI (reg/f:SI 131 virtual-outgoing-args) [0 S4 A32])
        (reg:SI 150)) -1 (nil))

(insn 16 15 17 3 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 17 16 18 3 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 1 r1)
        (reg:SI 148)) -1 (nil))

(insn 18 17 19 3 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 2 r2)
        (reg/v:SI 145 [ rate ])) -1 (nil))

(insn 19 18 20 3 arch/arm/kernel/sched_clock.c:37 (set (reg:SI 3 r3)
        (reg:SI 149)) -1 (nil))

(call_insn 20 19 21 3 arch/arm/kernel/sched_clock.c:37 (parallel [
            (call (mem:SI (symbol_ref:SI ("clocks_calc_mult_shift") [flags 0x41] <function_decl 0x10c03100 clocks_calc_mult_shift>) [0 S4 A32])
                (const_int 8 [0x8]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 21 20 22 3 arch/arm/kernel/sched_clock.c:40 (set (reg:SI 151)
        (const_int 3999999 [0x3d08ff])) -1 (nil))

(insn 22 21 23 3 arch/arm/kernel/sched_clock.c:40 (set (reg:CC 24 cc)
        (compare:CC (reg/v:SI 145 [ rate ])
            (reg:SI 151))) -1 (nil))

(jump_insn 23 22 24 3 arch/arm/kernel/sched_clock.c:40 (set (pc)
        (if_then_else (leu (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6100 [0x17d4])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [39.0%]  (fallthru)
;; Succ edge  5 [61.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [39.0%]  (fallthru)
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 26 4 arch/arm/kernel/sched_clock.c:41 (set (reg:SI 0 r0)
        (reg/v:SI 145 [ rate ])) -1 (nil))

(insn 26 25 27 4 arch/arm/kernel/sched_clock.c:41 (set (reg:SI 1 r1)
        (const_int 1000000 [0xf4240])) -1 (nil))

(call_insn/u 27 26 28 4 arch/arm/kernel/sched_clock.c:41 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 28 27 29 4 arch/arm/kernel/sched_clock.c:41 (set (reg:SI 154)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 145 [ rate ])
            (const_int 1000000 [0xf4240]))
        (nil)))

(insn 29 28 30 4 arch/arm/kernel/sched_clock.c:41 (set (reg/v:SI 140 [ r ])
        (reg:SI 154)) -1 (nil))

(insn 30 29 31 4 arch/arm/kernel/sched_clock.c:42 (set (reg/v:SI 137 [ r_unit ])
        (const_int 77 [0x4d])) -1 (nil))

(jump_insn 31 30 32 4 arch/arm/kernel/sched_clock.c:42 (set (pc)
        (label_ref 41)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 32 31 33)

;; Start of basic block ( 3) -> 5
;; Pred edge  3 [61.0%] 
(code_label 33 32 34 5 10 "" [1 uses])

(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 5 arch/arm/kernel/sched_clock.c:44 (set (reg:SI 0 r0)
        (reg/v:SI 145 [ rate ])) -1 (nil))

(insn 36 35 37 5 arch/arm/kernel/sched_clock.c:44 (set (reg:SI 1 r1)
        (const_int 1000 [0x3e8])) -1 (nil))

(call_insn/u 37 36 38 5 arch/arm/kernel/sched_clock.c:44 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 38 37 39 5 arch/arm/kernel/sched_clock.c:44 (set (reg:SI 157)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 145 [ rate ])
            (const_int 1000 [0x3e8]))
        (nil)))

(insn 39 38 40 5 arch/arm/kernel/sched_clock.c:44 (set (reg/v:SI 140 [ r ])
        (reg:SI 157)) -1 (nil))

(insn 40 39 41 5 arch/arm/kernel/sched_clock.c:45 (set (reg/v:SI 137 [ r_unit ])
        (const_int 107 [0x6b])) -1 (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 41 40 42 6 11 "" [1 uses])

(note 42 41 43 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 43 42 44 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 158)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ cd ])
                (const_int 16 [0x10])) [0 <variable>.mult+0 S4 A64])) -1 (nil))

(insn 44 43 45 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 133 [ D.13954 ])
        (zero_extend:DI (reg:SI 158))) -1 (nil))

(insn 45 44 49 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 134 [ shift.205 ])
        (mem/s/j:SI (plus:SI (reg/v/f:SI 142 [ cd ])
                (const_int 20 [0x14])) [0 <variable>.shift+0 S4 A32])) -1 (nil))

(insn 49 45 50 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 0 r0)
        (const_int 1 [0x1])) -1 (nil))

(insn 50 49 51 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 2 r2)
        (reg/v:SI 144 [ clock_bits ])) -1 (nil))

(call_insn/u 51 50 52 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsl") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 52 51 53 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 165)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (ashift:DI (const_int 1 [0x1])
            (reg/v:SI 144 [ clock_bits ]))
        (nil)))

(insn 53 52 54 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 167)
        (const_int -1 [0xffffffffffffffff])) -1 (nil))

(insn 54 53 55 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (parallel [
            (set (reg:DI 166)
                (plus:DI (reg:DI 165)
                    (reg:DI 167)))
            (clobber (reg:CC 24 cc))
        ]) -1 (nil))

(insn 55 54 56 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 168)
        (mult:SI (subreg:SI (reg:DI 133 [ D.13954 ]) 0)
            (subreg:SI (reg:DI 166) 4))) -1 (nil))

(insn 56 55 57 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 169)
        (mult:SI (subreg:SI (reg:DI 166) 0)
            (subreg:SI (reg:DI 133 [ D.13954 ]) 4))) -1 (nil))

(insn 57 56 58 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 168)
        (plus:SI (reg:SI 168)
            (reg:SI 169))) -1 (nil))

(insn 58 57 59 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 170)
        (mult:DI (zero_extend:DI (subreg:SI (reg:DI 166) 0))
            (zero_extend:DI (subreg:SI (reg:DI 133 [ D.13954 ]) 0)))) -1 (nil))

(insn 59 58 60 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 168)
        (plus:SI (reg:SI 168)
            (subreg:SI (reg:DI 170) 4))) -1 (nil))

(insn 60 59 61 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (subreg:SI (reg:DI 170) 4)
        (reg:SI 168)) -1 (nil))

(insn 61 60 62 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 170)
        (reg:DI 170)) -1 (expr_list:REG_EQUAL (mult:DI (reg:DI 166)
            (reg:DI 133 [ D.13954 ]))
        (nil)))

(insn 62 61 63 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 0 r0)
        (reg:DI 170)) -1 (nil))

(insn 63 62 64 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:SI 2 r2)
        (reg:SI 134 [ shift.205 ])) -1 (nil))

(call_insn/u 64 63 65 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 65 64 66 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg:DI 171)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 170)
            (reg:SI 134 [ shift.205 ]))
        (nil)))

(insn 66 65 67 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/sched_clock.h:26 (set (reg/v:DI 138 [ wrap ])
        (reg:DI 171)) -1 (nil))

(insn 67 66 68 6 arch/arm/kernel/sched_clock.c:50 discrim 46 (set (reg:DI 172)
        (const_int 4835703278458516699 [0x431bde82d7b634db])) -1 (nil))

(insn 68 67 69 6 arch/arm/kernel/sched_clock.c:50 discrim 46 (parallel [
            (set (reg/v:DI 136 [ __res ])
                (asm_operands:DI ("umull	%Q0, %R0, %1, %Q2
	mov	%Q0, #0") ("=&r") 0 [
                        (reg:DI 172)
                        (reg/v:DI 138 [ wrap ])
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                    ] 5215076))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 69 68 70 6 arch/arm/kernel/sched_clock.c:50 discrim 52 (set (reg:DI 173)
        (const_int 4835703278458516699 [0x431bde82d7b634db])) -1 (nil))

(insn 70 69 71 6 arch/arm/kernel/sched_clock.c:50 discrim 52 (set (reg:SI 174)
        (const_int 0 [0x0])) -1 (nil))

(insn 71 70 72 6 arch/arm/kernel/sched_clock.c:50 discrim 52 (parallel [
            (set (reg/v:DI 136 [ __res ])
                (asm_operands:DI ("umlal	%R0, %Q0, %R2, %Q3
	umlal	%R0, %1, %Q2, %R3
	mov	%R0, #0
	adds	%Q0, %1, %Q0
	adc	%R0, %R0, #0
	umlal	%Q0, %R0, %R2, %R3") ("=&r") 0 [
                        (reg:DI 173)
                        (reg/v:DI 138 [ wrap ])
                        (reg/v:DI 136 [ __res ])
                        (reg:SI 174)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("0") 0)
                        (asm_input:SI ("1") 0)
                    ] 5215082))
            (set (reg/v:SI 135 [ __z ])
                (asm_operands:SI ("umlal	%R0, %Q0, %R2, %Q3
	umlal	%R0, %1, %Q2, %R3
	mov	%R0, #0
	adds	%Q0, %1, %Q0
	adc	%R0, %R0, #0
	umlal	%Q0, %R0, %R2, %R3") ("=&r") 1 [
                        (reg:DI 173)
                        (reg/v:DI 138 [ wrap ])
                        (reg/v:DI 136 [ __res ])
                        (reg:SI 174)
                    ]
                     [
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("r") 0)
                        (asm_input:DI ("0") 0)
                        (asm_input:SI ("1") 0)
                    ] 5215082))
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))

(insn 72 71 73 6 arch/arm/kernel/sched_clock.c:51 (set (reg:SI 177)
        (ashift:SI (subreg:SI (reg/v:DI 136 [ __res ]) 4)
            (const_int 14 [0xe]))) -1 (nil))

(insn 73 72 74 6 arch/arm/kernel/sched_clock.c:51 (set (subreg:SI (reg:DI 176) 0)
        (lshiftrt:SI (subreg:SI (reg/v:DI 136 [ __res ]) 0)
            (const_int 18 [0x12]))) -1 (nil))

(insn 74 73 75 6 arch/arm/kernel/sched_clock.c:51 (set (subreg:SI (reg:DI 176) 0)
        (ior:SI (reg:SI 177)
            (subreg:SI (reg:DI 176) 0))) -1 (nil))

(insn 75 74 76 6 arch/arm/kernel/sched_clock.c:51 (set (subreg:SI (reg:DI 176) 4)
        (lshiftrt:SI (subreg:SI (reg/v:DI 136 [ __res ]) 4)
            (const_int 18 [0x12]))) -1 (nil))

(insn 76 75 77 6 arch/arm/kernel/sched_clock.c:51 (set (reg/v:SI 139 [ w ])
        (subreg:SI (reg:DI 176) 0)) -1 (nil))

(insn 77 76 78 6 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 178)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x10fa5e00>)) -1 (nil))

(insn 78 77 79 6 arch/arm/kernel/sched_clock.c:55 (set (reg:DI 0 r0)
        (reg:DI 133 [ D.13954 ])) -1 (nil))

(insn 79 78 80 6 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 2 r2)
        (reg:SI 134 [ shift.205 ])) -1 (nil))

(call_insn/u 80 79 81 6 arch/arm/kernel/sched_clock.c:55 (parallel [
            (set (reg:DI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_llsr") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:DI 0 r0))
            (nil))))

(insn 81 80 82 6 arch/arm/kernel/sched_clock.c:55 (set (reg:DI 182)
        (reg:DI 0 r0)) -1 (expr_list:REG_EQUAL (lshiftrt:DI (reg:DI 133 [ D.13954 ])
            (reg:SI 134 [ shift.205 ]))
        (nil)))

(insn 82 81 83 6 arch/arm/kernel/sched_clock.c:55 (set (mem:DI (reg/f:SI 131 virtual-outgoing-args) [0 S8 A64])
        (reg:DI 182)) -1 (nil))

(insn 83 82 84 6 arch/arm/kernel/sched_clock.c:55 (set (mem:SI (plus:SI (reg/f:SI 131 virtual-outgoing-args)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/v:SI 139 [ w ])) -1 (nil))

(insn 84 83 85 6 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 0 r0)
        (reg:SI 178)) -1 (nil))

(insn 85 84 86 6 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 1 r1)
        (reg/v:SI 144 [ clock_bits ])) -1 (nil))

(insn 86 85 87 6 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 2 r2)
        (reg/v:SI 140 [ r ])) -1 (nil))

(insn 87 86 88 6 arch/arm/kernel/sched_clock.c:55 (set (reg:SI 3 r3)
        (reg/v:SI 137 [ r_unit ])) -1 (nil))

(call_insn 88 87 89 6 arch/arm/kernel/sched_clock.c:55 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printk") [flags 0x41] <function_decl 0x10a2e600 printk>) [0 S4 A32])
                    (const_int 16 [0x10])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 3 r3))
        (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
            (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
                (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                    (nil))))))

(insn 89 88 90 6 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 0 r0)
        (reg/v:SI 139 [ w ])) -1 (nil))

(insn 90 89 91 6 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 1 r1)
        (const_int 10 [0xa])) -1 (nil))

(call_insn/u 91 90 92 6 arch/arm/kernel/sched_clock.c:62 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__aeabi_uidiv") [flags 0x41]) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int -1 [0xffffffffffffffff])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 92 91 93 6 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 186)
        (reg:SI 0 r0)) -1 (expr_list:REG_EQUAL (udiv:SI (reg/v:SI 139 [ w ])
            (const_int 10 [0xa]))
        (nil)))

(insn 93 92 94 6 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 187)
        (minus:SI (reg/v:SI 139 [ w ])
            (reg:SI 186))) -1 (nil))

(insn 94 93 95 6 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 0 r0)
        (reg:SI 187)) -1 (nil))

(call_insn 95 94 96 6 arch/arm/kernel/sched_clock.c:62 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("msecs_to_jiffies") [flags 0x41] <function_decl 0x10b84c00 msecs_to_jiffies>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 96 95 97 6 arch/arm/kernel/sched_clock.c:62 (set (reg:SI 141 [ D.13941 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 97 96 98 6 arch/arm/kernel/sched_clock.c:62 (set (reg/f:SI 188)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) -1 (nil))

(insn 98 97 99 6 arch/arm/kernel/sched_clock.c:62 (set (mem/s/j/c:SI (plus:SI (reg/f:SI 188)
                (const_int 20 [0x14])) [0 sched_clock_timer.data+0 S4 A32])
        (reg:SI 141 [ D.13941 ])) -1 (nil))

(call_insn 99 98 100 6 arch/arm/kernel/sched_clock.c:63 (parallel [
            (call (mem:SI (reg/v/f:SI 143 [ update ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 100 99 101 6 arch/arm/kernel/sched_clock.c:68 (set (reg:DI 189)
        (const_int 0 [0x0])) -1 (nil))

(insn 101 100 106 6 arch/arm/kernel/sched_clock.c:68 (set (mem/s/j:DI (reg/v/f:SI 142 [ cd ]) [0 <variable>.epoch_ns+0 S8 A64])
        (reg:DI 189)) -1 (nil))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
(note 106 101 103 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 103 106 104 7 arch/arm/kernel/sched_clock.c:69 (set (pc)
        (label_ref 105)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 104 103 102)

;; Start of basic block () -> 8
(code_label 102 104 107 8 9 "" [0 uses])

(note 107 102 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 105 107 108 9 12 "" [1 uses])

(note 108 105 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

