library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ClockDivider is 
port (
clk_in : in std_logic;
rst : in std_logic;
clk_out : out std_logic
);
end ClockDivider;

architecture bhv of ClockDivider is
constant MAX_COUNT : integer := 5;
signal count : integer range 1 to MAX_COUNT :=1;
signal temp : std_logic := '0';
begin
clockdiv: process(clk_in)
begin
if rising_edge(clk_in) then
  if rst = '1' then
    count <= 1;
    temp <= '0';
  elsif count = MAX_COUNT then
    temp <= not temp;
    count <= 1;
  else
    count <= count + 1;
  end if;
end if;
end process clockdiv;
clk_out<=temp;
end architecture bhv;
