============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 18:52:13 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(72)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(89)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(106)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(116)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(120)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(176)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 8 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net _al_n0 will be merged to another kept net fifo_list/wrusedw[14]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 576 instances
RUN-0007 : 258 luts, 219 seqs, 47 mslices, 26 lslices, 18 pads, 4 brams, 0 dsps
RUN-1001 : There are total 755 nets
RUN-1001 : 478 nets have 2 pins
RUN-1001 : 205 nets have [3 - 5] pins
RUN-1001 : 54 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      6      
RUN-1001 :   No   |  No   |  Yes  |     154     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      8      
RUN-1001 :   Yes  |  No   |  Yes  |     51      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   5   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 9
PHY-3001 : Initial placement ...
PHY-3001 : design contains 574 instances, 258 luts, 219 seqs, 73 slices, 10 macros(73 instances: 47 mslices 26 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2779, tnet num: 753, tinst num: 574, tnode num: 3583, tedge num: 4557.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.152187s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (61.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 183979
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 574.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 119219, overlap = 18
PHY-3002 : Step(2): len = 74050.3, overlap = 18
PHY-3002 : Step(3): len = 55173.1, overlap = 18
PHY-3002 : Step(4): len = 46738.2, overlap = 18
PHY-3002 : Step(5): len = 38487.1, overlap = 18
PHY-3002 : Step(6): len = 33513.6, overlap = 18
PHY-3002 : Step(7): len = 28502.2, overlap = 18
PHY-3002 : Step(8): len = 26496.4, overlap = 18
PHY-3002 : Step(9): len = 24620.6, overlap = 18
PHY-3002 : Step(10): len = 22778, overlap = 18
PHY-3002 : Step(11): len = 22219.2, overlap = 18
PHY-3002 : Step(12): len = 20675.5, overlap = 18
PHY-3002 : Step(13): len = 19505.2, overlap = 18
PHY-3002 : Step(14): len = 19196.5, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.22581e-05
PHY-3002 : Step(15): len = 23006.3, overlap = 18.25
PHY-3002 : Step(16): len = 23444.4, overlap = 18.25
PHY-3002 : Step(17): len = 24070.7, overlap = 18.3125
PHY-3002 : Step(18): len = 24322.7, overlap = 18.3125
PHY-3002 : Step(19): len = 24296.1, overlap = 18.375
PHY-3002 : Step(20): len = 23198.5, overlap = 18.375
PHY-3002 : Step(21): len = 22396.3, overlap = 18.375
PHY-3002 : Step(22): len = 22410.4, overlap = 18.4375
PHY-3002 : Step(23): len = 22813.6, overlap = 18.5625
PHY-3002 : Step(24): len = 22980.1, overlap = 18.6875
PHY-3002 : Step(25): len = 22512.2, overlap = 18.8125
PHY-3002 : Step(26): len = 22138.8, overlap = 18.75
PHY-3002 : Step(27): len = 21696.8, overlap = 18.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.45162e-05
PHY-3002 : Step(28): len = 23149.8, overlap = 18.75
PHY-3002 : Step(29): len = 23434, overlap = 18.75
PHY-3002 : Step(30): len = 23464, overlap = 18.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.90324e-05
PHY-3002 : Step(31): len = 25147.3, overlap = 18.75
PHY-3002 : Step(32): len = 25324.2, overlap = 18.75
PHY-3002 : Step(33): len = 24872.4, overlap = 18.75
PHY-3002 : Step(34): len = 24799.3, overlap = 18.8125
PHY-3002 : Step(35): len = 24756.1, overlap = 18.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.80648e-05
PHY-3002 : Step(36): len = 26127.8, overlap = 18.8125
PHY-3002 : Step(37): len = 27154.1, overlap = 18.8125
PHY-3002 : Step(38): len = 27602.5, overlap = 18.8125
PHY-3002 : Step(39): len = 28501.4, overlap = 18.8125
PHY-3002 : Step(40): len = 28275.2, overlap = 18.8125
PHY-3002 : Step(41): len = 28171.2, overlap = 18.8125
PHY-3002 : Step(42): len = 27861, overlap = 18.8125
PHY-3002 : Step(43): len = 27663.4, overlap = 18.8125
PHY-3002 : Step(44): len = 27089.6, overlap = 18.8125
PHY-3002 : Step(45): len = 28503.7, overlap = 14.3125
PHY-3002 : Step(46): len = 28747, overlap = 14.3125
PHY-3002 : Step(47): len = 29825.9, overlap = 14.3125
PHY-3002 : Step(48): len = 29625.6, overlap = 14.3125
PHY-3002 : Step(49): len = 31162.5, overlap = 9.8125
PHY-3002 : Step(50): len = 31388.2, overlap = 9.8125
PHY-3002 : Step(51): len = 30438.1, overlap = 5.3125
PHY-3002 : Step(52): len = 30554.3, overlap = 5.3125
PHY-3002 : Step(53): len = 30386.6, overlap = 14.3125
PHY-3002 : Step(54): len = 30282.7, overlap = 14.3125
PHY-3002 : Step(55): len = 30129.8, overlap = 14.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00019613
PHY-3002 : Step(56): len = 30599.7, overlap = 14.3125
PHY-3002 : Step(57): len = 30657.2, overlap = 9.8125
PHY-3002 : Step(58): len = 30590.8, overlap = 5.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000392259
PHY-3002 : Step(59): len = 30691.8, overlap = 5.3125
PHY-3002 : Step(60): len = 30667.3, overlap = 5.3125
PHY-3002 : Step(61): len = 30654.7, overlap = 5.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012390s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.012748s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(62): len = 30332.7, overlap = 6.75
PHY-3002 : Step(63): len = 30327.8, overlap = 5.90625
PHY-3002 : Step(64): len = 29132.7, overlap = 5.28125
PHY-3002 : Step(65): len = 28923, overlap = 4.9375
PHY-3002 : Step(66): len = 28770.2, overlap = 4.3125
PHY-3002 : Step(67): len = 28148.8, overlap = 0.5
PHY-3002 : Step(68): len = 28082, overlap = 0.25
PHY-3002 : Step(69): len = 27653.9, overlap = 1.25
PHY-3002 : Step(70): len = 27283.3, overlap = 0.75
PHY-3002 : Step(71): len = 27334.7, overlap = 0.75
PHY-3002 : Step(72): len = 26857.6, overlap = 1.25
PHY-3002 : Step(73): len = 26851.1, overlap = 1.25
PHY-3002 : Step(74): len = 26616.2, overlap = 2
PHY-3002 : Step(75): len = 26693.2, overlap = 2.75
PHY-3002 : Step(76): len = 26606.3, overlap = 2.25
PHY-3002 : Step(77): len = 26302.6, overlap = 2
PHY-3002 : Step(78): len = 25751.8, overlap = 0.5
PHY-3002 : Step(79): len = 25513.1, overlap = 0
PHY-3002 : Step(80): len = 25264.1, overlap = 0.25
PHY-3002 : Step(81): len = 25160.9, overlap = 0.5
PHY-3002 : Step(82): len = 25043.5, overlap = 1
PHY-3002 : Step(83): len = 24862.1, overlap = 1.5
PHY-3002 : Step(84): len = 24661.8, overlap = 1.375
PHY-3002 : Step(85): len = 24256.5, overlap = 1.6875
PHY-3002 : Step(86): len = 24239.3, overlap = 1.625
PHY-3002 : Step(87): len = 24159, overlap = 2.375
PHY-3002 : Step(88): len = 24136.4, overlap = 2.6875
PHY-3002 : Step(89): len = 23817.6, overlap = 4.625
PHY-3002 : Step(90): len = 23817.6, overlap = 4.625
PHY-3002 : Step(91): len = 23666.9, overlap = 4.875
PHY-3002 : Step(92): len = 23666.9, overlap = 4.875
PHY-3002 : Step(93): len = 23607.5, overlap = 5.125
PHY-3002 : Step(94): len = 23607.5, overlap = 5.125
PHY-3002 : Step(95): len = 23578.4, overlap = 5.0625
PHY-3002 : Step(96): len = 23578.4, overlap = 5.0625
PHY-3002 : Step(97): len = 23591.7, overlap = 5.21875
PHY-3002 : Step(98): len = 23591.7, overlap = 5.21875
PHY-3002 : Step(99): len = 23581.9, overlap = 5.15625
PHY-3002 : Step(100): len = 23581.9, overlap = 5.15625
PHY-3002 : Step(101): len = 23593.9, overlap = 4.78125
PHY-3002 : Step(102): len = 23593.9, overlap = 4.78125
PHY-3002 : Step(103): len = 23553.4, overlap = 4.78125
PHY-3002 : Step(104): len = 23553.4, overlap = 4.78125
PHY-3002 : Step(105): len = 23590.3, overlap = 4.78125
PHY-3002 : Step(106): len = 23590.3, overlap = 4.78125
PHY-3002 : Step(107): len = 23563.3, overlap = 4.78125
PHY-3002 : Step(108): len = 23563.3, overlap = 4.78125
PHY-3002 : Step(109): len = 23573.7, overlap = 4.78125
PHY-3002 : Step(110): len = 23573.7, overlap = 4.78125
PHY-3002 : Step(111): len = 23560.2, overlap = 4.78125
PHY-3002 : Step(112): len = 23560.2, overlap = 4.78125
PHY-3002 : Step(113): len = 23564.8, overlap = 4.71875
PHY-3002 : Step(114): len = 23564.8, overlap = 4.71875
PHY-3002 : Step(115): len = 23569.9, overlap = 4.53125
PHY-3002 : Step(116): len = 23569.9, overlap = 4.53125
PHY-3002 : Step(117): len = 23503.2, overlap = 4.53125
PHY-3002 : Step(118): len = 23560.3, overlap = 4.53125
PHY-3002 : Step(119): len = 23560.3, overlap = 4.53125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.014088s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.69071e-05
PHY-3002 : Step(120): len = 24133.5, overlap = 18.9688
PHY-3002 : Step(121): len = 24258.8, overlap = 17.9062
PHY-3002 : Step(122): len = 24439.9, overlap = 16.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.38142e-05
PHY-3002 : Step(123): len = 24120.2, overlap = 18.2812
PHY-3002 : Step(124): len = 24120.2, overlap = 18.2812
PHY-3002 : Step(125): len = 24119.7, overlap = 17.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000187628
PHY-3002 : Step(126): len = 24355.1, overlap = 15.9688
PHY-3002 : Step(127): len = 24515.9, overlap = 13.9688
PHY-3002 : Step(128): len = 24584.5, overlap = 13.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2779, tnet num: 753, tinst num: 574, tnode num: 3583, tedge num: 4557.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 33.78 peak overflow 2.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/755.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 27264, over cnt = 47(0%), over = 146, worst = 10
PHY-1001 : End global iterations;  0.053844s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 20.97, top5 = 10.82, top10 = 6.45, top15 = 4.48.
PHY-1001 : End incremental global routing;  0.117404s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (13.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016236s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.144836s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.6%)

OPT-1001 : Current memory(MB): used = 175, reserve = 148, peak = 175.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 418/755.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 27264, over cnt = 47(0%), over = 146, worst = 10
PHY-1002 : len = 28320, over cnt = 19(0%), over = 43, worst = 5
PHY-1002 : len = 28824, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 28840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043535s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (35.9%)

PHY-1001 : Congestion index: top1 = 19.25, top5 = 10.99, top10 = 6.75, top15 = 4.73.
OPT-1001 : End congestion update;  0.095289s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (82.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.013972s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.109386s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (85.7%)

OPT-1001 : Current memory(MB): used = 176, reserve = 149, peak = 176.
OPT-1001 : End physical optimization;  0.415698s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (63.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 258 LUT to BLE ...
SYN-4008 : Packed 258 LUT and 150 SEQ to BLE.
SYN-4003 : Packing 69 remaining SEQ's ...
SYN-4005 : Packed 26 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 43 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 301/540 primitive instances ...
PHY-3001 : End packing;  0.024912s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 265 instances
RUN-1001 : 119 mslices, 120 lslices, 18 pads, 4 brams, 0 dsps
RUN-1001 : There are total 605 nets
RUN-1001 : 324 nets have 2 pins
RUN-1001 : 207 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 263 instances, 239 slices, 10 macros(73 instances: 47 mslices 26 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 24484, Over = 16
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2311, tnet num: 603, tinst num: 263, tnode num: 2927, tedge num: 4006.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 603 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.171149s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (82.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.54518e-05
PHY-3002 : Step(129): len = 24103.8, overlap = 16.5
PHY-3002 : Step(130): len = 24214.7, overlap = 16.5
PHY-3002 : Step(131): len = 24278, overlap = 16.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000130904
PHY-3002 : Step(132): len = 24194.9, overlap = 15.25
PHY-3002 : Step(133): len = 24194.9, overlap = 15.25
PHY-3002 : Step(134): len = 24136.2, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000261807
PHY-3002 : Step(135): len = 24227, overlap = 15.25
PHY-3002 : Step(136): len = 24227, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.122075s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 30256.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 603 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.010086s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(137): len = 26307.2, overlap = 4
PHY-3002 : Step(138): len = 24874, overlap = 6.25
PHY-3002 : Step(139): len = 24447.9, overlap = 7.75
PHY-3002 : Step(140): len = 24299.8, overlap = 8.5
PHY-3002 : Step(141): len = 24270.8, overlap = 8.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.97968e-05
PHY-3002 : Step(142): len = 24170.4, overlap = 9.25
PHY-3002 : Step(143): len = 24208.1, overlap = 9.25
PHY-3002 : Step(144): len = 24208.1, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000159594
PHY-3002 : Step(145): len = 24186.8, overlap = 8.75
PHY-3002 : Step(146): len = 24186.8, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 27490.8, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004448s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 27568.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2311, tnet num: 603, tinst num: 263, tnode num: 2927, tedge num: 4006.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 53/605.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31616, over cnt = 60(0%), over = 95, worst = 5
PHY-1002 : len = 32104, over cnt = 35(0%), over = 44, worst = 4
PHY-1002 : len = 32648, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 32648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.095500s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.06, top5 = 12.53, top10 = 7.93, top15 = 5.64.
PHY-1001 : End incremental global routing;  0.152557s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (20.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 603 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.014565s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.177318s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (26.4%)

OPT-1001 : Current memory(MB): used = 178, reserve = 152, peak = 179.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 501/605.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005288s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.06, top5 = 12.53, top10 = 7.93, top15 = 5.64.
OPT-1001 : End congestion update;  0.060745s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (51.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 603 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.010087s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.9%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.070922s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.1%)

OPT-1001 : Current memory(MB): used = 179, reserve = 152, peak = 179.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 603 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009461s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 501/605.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005852s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.06, top5 = 12.53, top10 = 7.93, top15 = 5.64.
PHY-1001 : End incremental global routing;  0.057612s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (54.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 603 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015098s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 501/605.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 32648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005759s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 21.06, top5 = 12.53, top10 = 7.93, top15 = 5.64.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 603 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.009340s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 20.655172
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.642922s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (38.9%)

RUN-1003 : finish command "place" in  6.118765s wall, 1.031250s user + 0.125000s system = 1.156250s CPU (18.9%)

RUN-1004 : used memory is 161 MB, reserved memory is 134 MB, peak memory is 179 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 265 instances
RUN-1001 : 119 mslices, 120 lslices, 18 pads, 4 brams, 0 dsps
RUN-1001 : There are total 605 nets
RUN-1001 : 324 nets have 2 pins
RUN-1001 : 207 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 2311, tnet num: 603, tinst num: 263, tnode num: 2927, tedge num: 4006.
TMR-2508 : Levelizing timing graph completed, there are 27 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 119 mslices, 120 lslices, 18 pads, 4 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 603 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 31336, over cnt = 65(0%), over = 100, worst = 5
PHY-1002 : len = 31816, over cnt = 38(0%), over = 48, worst = 5
PHY-1002 : len = 32400, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 32400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.102539s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (61.0%)

PHY-1001 : Congestion index: top1 = 20.84, top5 = 12.55, top10 = 7.94, top15 = 5.60.
PHY-1001 : End global routing;  0.157951s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (59.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 200, reserve = 174, peak = 215.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : Current memory(MB): used = 466, reserve = 444, peak = 466.
PHY-1001 : End build detailed router design. 4.190849s wall, 3.671875s user + 0.015625s system = 3.687500s CPU (88.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 11720, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.545265s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (80.2%)

PHY-1001 : Current memory(MB): used = 495, reserve = 474, peak = 495.
PHY-1001 : End phase 1; 0.556384s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (78.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Patch 237 net; 2.018063s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (89.8%)

PHY-1022 : len = 68368, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 496, reserve = 474, peak = 496.
PHY-1001 : End initial routed; 2.489233s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (89.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/522(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.190881s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.2%)

PHY-1001 : Current memory(MB): used = 496, reserve = 474, peak = 496.
PHY-1001 : End phase 2; 2.680205s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (89.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 68368, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.007674s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 68392, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.028178s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 68408, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.024848s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/522(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.191490s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (89.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : End commit to database; 0.075055s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.5%)

PHY-1001 : Current memory(MB): used = 506, reserve = 484, peak = 506.
PHY-1001 : End phase 3; 0.460473s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (78.0%)

PHY-1003 : Routed, final wirelength = 68408
PHY-1001 : Current memory(MB): used = 506, reserve = 484, peak = 506.
PHY-1001 : End export database. 0.012463s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (125.4%)

PHY-1001 : End detail routing;  8.169248s wall, 7.140625s user + 0.031250s system = 7.171875s CPU (87.8%)

RUN-1003 : finish command "route" in  8.572624s wall, 7.437500s user + 0.031250s system = 7.468750s CPU (87.1%)

RUN-1004 : used memory is 451 MB, reserved memory is 429 MB, peak memory is 506 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      409   out of  19600    2.09%
#reg                      240   out of  19600    1.22%
#le                       452
  #lut only               212   out of    452   46.90%
  #reg only                43   out of    452    9.51%
  #lut&reg                197   out of    452   43.58%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet       Type               DriverType         Driver                      Fanout
#1        clk_dup_3      GCLK               io                 clk_syn_4.di                151
#2        adc/clk_adc    GCLK               mslice             adc/clk_adc_reg_syn_8.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------+
|Instance       |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------+
|top            |top            |452    |336     |73      |240     |4       |0       |
|  adc          |adc_ctrl       |19     |11      |0       |19      |0       |0       |
|  anjian_list  |anjian         |41     |34      |6       |23      |0       |0       |
|  fifo_list    |fifo_ctrl      |146    |81      |45      |60      |4       |0       |
|    fifo_list  |fifo           |110    |54      |36      |47      |4       |0       |
|      ram_inst |ram_infer_fifo |0      |0       |0       |0       |4       |0       |
|  rx           |uart_rx        |54     |48      |6       |38      |0       |0       |
|  tx           |uart_tx        |76     |54      |8       |37      |0       |0       |
|  type         |type_choice    |116    |108     |8       |63      |0       |0       |
+------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       306   
    #2         2       129   
    #3         3        48   
    #4         4        29   
    #5        5-10      60   
    #6       11-50      10   
    #7       51-100     1    
  Average     2.63           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 263
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 605, pip num: 5185
BIT-1002 : Init feedthrough completely, num: 1
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 767 valid insts, and 14809 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000000000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.151065s wall, 7.531250s user + 0.046875s system = 7.578125s CPU (352.3%)

RUN-1004 : used memory is 467 MB, reserved memory is 445 MB, peak memory is 652 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_185213.log"
