Return-Path: <platform-driver-x86+bounces-14683-lists+platform-driver-x86=lfdr.de@vger.kernel.org>
X-Original-To: lists+platform-driver-x86@lfdr.de
Delivered-To: lists+platform-driver-x86@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id C707CBDDCE6
	for <lists+platform-driver-x86@lfdr.de>; Wed, 15 Oct 2025 11:37:13 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 7B2673E6192
	for <lists+platform-driver-x86@lfdr.de>; Wed, 15 Oct 2025 09:37:12 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 84FFF302CA2;
	Wed, 15 Oct 2025 09:37:10 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=temperror (0-bit key) header.d=antheas.dev header.i=@antheas.dev header.b="McQeEYzG"
X-Original-To: platform-driver-x86@vger.kernel.org
Received: from relay12.grserver.gr (relay12.grserver.gr [88.99.38.195])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id CB932192B84
	for <platform-driver-x86@vger.kernel.org>; Wed, 15 Oct 2025 09:37:07 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=88.99.38.195
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1760521030; cv=none; b=TvnrxIjjtmdDu8C/8NTOLt5dne8B2oUA4c45WUNj9gLPXuykykV6Ah94VYOXkiXs2rgfIZeJO9ywoCNA15fP1c7/FE6U/h6wOCOhSNeQrMJtOvQwhnE2E6YGJYDPLZVztG9juwUhfYPqpQdGheJms/cpppuXRl1JZmFPDezDolY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1760521030; c=relaxed/simple;
	bh=B0oMaUdYjRdEyByan9Pt9Jz9/rkhXk2Xc3vs9j29EUE=;
	h=MIME-Version:References:In-Reply-To:From:Date:Message-ID:Subject:
	 To:Cc:Content-Type; b=lNWhES6z5NTb1P3RXrJyHMYyo6SkxaOzDQVOwgOo98vcAlc/t/UgCk1pM0pjvmVrHPAJGqVEdEkVIZZOmKT/AZn0xX2FSN8HXe1hSUZ6qdQw5Hvya9G8U/y/3zhiCTUGBcu5gdmkqOPSgj2C3Y2OHYmlH21ScLuQSJYo4Wssar8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=antheas.dev; spf=pass smtp.mailfrom=antheas.dev; dkim=temperror (0-bit key) header.d=antheas.dev header.i=@antheas.dev header.b=McQeEYzG; arc=none smtp.client-ip=88.99.38.195
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=antheas.dev
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=antheas.dev
Received: from relay12 (localhost [127.0.0.1])
	by relay12.grserver.gr (Proxmox) with ESMTP id 14820BCF27
	for <platform-driver-x86@vger.kernel.org>; Wed, 15 Oct 2025 12:37:06 +0300 (EEST)
Received: from linux3247.grserver.gr (linux3247.grserver.gr [213.158.90.240])
	(using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits)
	 key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256)
	(No client certificate requested)
	by relay12.grserver.gr (Proxmox) with ESMTPS id 662A2BDBB2
	for <platform-driver-x86@vger.kernel.org>; Wed, 15 Oct 2025 12:37:05 +0300 (EEST)
Received: from mail-lj1-f180.google.com (mail-lj1-f180.google.com [209.85.208.180])
	by linux3247.grserver.gr (Postfix) with ESMTPSA id 9453A1FF719
	for <platform-driver-x86@vger.kernel.org>; Wed, 15 Oct 2025 12:37:04 +0300 (EEST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=antheas.dev;
	s=default; t=1760521025;
	bh=3KJ19sAhKdzvwonEQ+SbE6TMb08QUbjVKHEJaoizp78=;
	h=Received:From:Subject:To;
	b=McQeEYzGJahO+ZMIt6zWVzJqewSAlgctkniVwP9JMYAIA4m1XhGeP+ctprA804etF
	 vHMRRbSEbg6c4FY+Gapom8C9+iNqlFDrOntGiGv9RbU7LkLPMPitxCpaZboMZl10PQ
	 8uEMVmWqXfeRU5zLZEMOVMnjXWPNajz7yHbqfAuIcwWDTKne1F4zaTg7fHw+BJIL2p
	 IjI1B0v2BKMPonIbG+x2t4Mm82ur1Q3xNQyxOTQRSCpO9yHtv/q0nq/gNiPvY0VLel
	 7uUpu4VXRaeZGj3ru3QIRL7M7EaFD/s3jylViXabDRza/terd2OrA7GLKchaGChssr
	 tOJrHXkEtRm1Q==
Authentication-Results: linux3247.grserver.gr;
        spf=pass (sender IP is 209.85.208.180) smtp.mailfrom=lkml@antheas.dev smtp.helo=mail-lj1-f180.google.com
Received-SPF: pass (linux3247.grserver.gr: connection is authenticated)
Received: by mail-lj1-f180.google.com with SMTP id
 38308e7fff4ca-3682ac7f33fso9861991fa.0
        for <platform-driver-x86@vger.kernel.org>;
 Wed, 15 Oct 2025 02:37:04 -0700 (PDT)
X-Gm-Message-State: AOJu0YxiroGhuxoc1dVzMbzM5oCu8iXh4DXRty5HJ94fPnbIPZjNBXMG
	NwoAolPdM2x5CHQTr/5ah9ox3rNQ7iOFPJ3OFIfZwBmvWFPiEymqHaI6ChD7c3WS8llK91PANp/
	/fB6RimGtmmUIYc6KCetKs0WwWZo9WhI=
X-Google-Smtp-Source: 
 AGHT+IHoSWRyoBMGwT7Rkn+C2M7zERut5QTfwEN2X+CDmTOb2PI+hxJJCMVE6YnEC+onLTR4la6mAEldiZNCj8JQ6rk=
X-Received: by 2002:a2e:b8c4:0:b0:336:aebe:27d7 with SMTP id
 38308e7fff4ca-3760a511824mr69128031fa.11.1760521023567; Wed, 15 Oct 2025
 02:37:03 -0700 (PDT)
Precedence: bulk
X-Mailing-List: platform-driver-x86@vger.kernel.org
List-Id: <platform-driver-x86.vger.kernel.org>
List-Subscribe: <mailto:platform-driver-x86+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:platform-driver-x86+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
References: <20251015084414.1391595-1-lkml@antheas.dev>
 <20251015084414.1391595-7-lkml@antheas.dev>
 <de1f9cd3-183e-7b01-72aa-23fa4d30334e@linux.intel.com>
 <CAGwozwHsMErRA+eDSCH+3XU6Q4Up7qTSqJ5y29-SdP0aMErUTg@mail.gmail.com>
 <f4f51eef-424e-2290-f6e3-ba4e5c3427e9@linux.intel.com>
In-Reply-To: <f4f51eef-424e-2290-f6e3-ba4e5c3427e9@linux.intel.com>
From: Antheas Kapenekakis <lkml@antheas.dev>
Date: Wed, 15 Oct 2025 11:36:52 +0200
X-Gmail-Original-Message-ID: 
 <CAGwozwHCp-NCSx+B2mD_nRxtLktSNgiZgDGwCr4O8prXxNJ2AA@mail.gmail.com>
X-Gm-Features: AS18NWBHLDP2yFxyF_IG3ZlB4RoGd8fXHBoodlG2uIziazg26wQE-qeTY9CZt3Y
Message-ID: 
 <CAGwozwHCp-NCSx+B2mD_nRxtLktSNgiZgDGwCr4O8prXxNJ2AA@mail.gmail.com>
Subject: Re: [PATCH v2 6/6] platform/x86: ayaneo-ec: Add suspend hook
To: =?UTF-8?Q?Ilpo_J=C3=A4rvinen?= <ilpo.jarvinen@linux.intel.com>
Cc: platform-driver-x86@vger.kernel.org, LKML <linux-kernel@vger.kernel.org>,
	linux-hwmon@vger.kernel.org, Hans de Goede <hansg@kernel.org>,
	Derek John Clark <derekjohn.clark@gmail.com>,
	=?UTF-8?Q?Joaqu=C3=ADn_Ignacio_Aramend=C3=ADa?= <samsagax@gmail.com>,
	Jean Delvare <jdelvare@suse.com>, Guenter Roeck <linux@roeck-us.net>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-PPP-Message-ID: 
 <176052102496.1157683.8622763961931261209@linux3247.grserver.gr>
X-PPP-Vhost: antheas.dev
X-Virus-Scanned: clamav-milter 1.4.3 at linux3247.grserver.gr
X-Virus-Status: Clean

On Wed, 15 Oct 2025 at 11:27, Ilpo J=C3=A4rvinen
<ilpo.jarvinen@linux.intel.com> wrote:
>
> On Wed, 15 Oct 2025, Antheas Kapenekakis wrote:
>
> > On Wed, 15 Oct 2025 at 11:11, Ilpo J=C3=A4rvinen
> > <ilpo.jarvinen@linux.intel.com> wrote:
> > >
> > > On Wed, 15 Oct 2025, Antheas Kapenekakis wrote:
> > >
> > > > The Ayaneo EC resets after hibernation, losing the charge control s=
tate.
> > > > Add a small PM hook to restore this state on hibernation resume.
> > > >
> > > > The fan speed is also lost during hibernation, but since hibernatio=
n
> > > > failures are common with this class of devices, setting a low fan s=
peed
> > > > when the userspace program controlling the fan will potentially not
> > > > take over could cause the device to overheat, so it is not restored=
.
> > > >
> > > > Signed-off-by: Antheas Kapenekakis <lkml@antheas.dev>
> > > > ---
> > > >  drivers/platform/x86/ayaneo-ec.c | 42 ++++++++++++++++++++++++++++=
++++
> > > >  1 file changed, 42 insertions(+)
> > > >
> > > > diff --git a/drivers/platform/x86/ayaneo-ec.c b/drivers/platform/x8=
6/ayaneo-ec.c
> > > > index 73e9dd39c703..8529f6f8dc69 100644
> > > > --- a/drivers/platform/x86/ayaneo-ec.c
> > > > +++ b/drivers/platform/x86/ayaneo-ec.c
> > > > @@ -37,6 +37,8 @@
> > > >  #define AYANEO_MODULE_LEFT   BIT(0)
> > > >  #define AYANEO_MODULE_RIGHT  BIT(1)
> > > >
> > > > +#define AYANEO_CACHE_LEN     1
> > > > +
> > > >  struct ayaneo_ec_quirk {
> > > >       bool has_fan_control;
> > > >       bool has_charge_control;
> > > > @@ -47,6 +49,8 @@ struct ayaneo_ec_platform_data {
> > > >       struct platform_device *pdev;
> > > >       struct ayaneo_ec_quirk *quirks;
> > > >       struct acpi_battery_hook battery_hook;
> > > > +
> > > > +     u8 cache[AYANEO_CACHE_LEN];
> > > >  };
> > > >
> > > >  static const struct ayaneo_ec_quirk quirk_fan =3D {
> > > > @@ -464,10 +468,48 @@ static int ayaneo_ec_probe(struct platform_de=
vice *pdev)
> > > >       return 0;
> > > >  }
> > > >
> > > > +static int ayaneo_freeze(struct device *dev)
> > > > +{
> > > > +     struct platform_device *pdev =3D to_platform_device(dev);
> > > > +     struct ayaneo_ec_platform_data *data =3D platform_get_drvdata=
(pdev);
> > > > +     int ret, i =3D 0;
> > > > +
> > > > +     if (data->quirks->has_charge_control) {
> > > > +             ret =3D ec_read(AYANEO_CHARGE_REG, &data->cache[i]);
> > > > +             if (ret)
> > > > +                     return ret;
> > > > +             i++;
> > >
> > > What is this for?
> >
> > Adding additional registers to restore. Currently, there is only one
> > so it looks out of place.
>
> When are patches for those additional registers going to be submitted?
> If it's not like right around the corner, I'd prefer i be added only
> at that time.

I can move the increment to be inside the access to remove the extra
line. The idea was to minimize the diff when adding other registers.

As we test the driver more registers might get added, I cannot answer
that currently. I was also testing the controller power register, but
results were mixed.

> In any case, please mention in the changelog there's going to be more to
> registers cache so it becomes justified why you're using an array for the
> cache.

Ok.

Antheas

> --
>  i.
>
> > > > +     }
> > > > +
> > > > +     return 0;
> > > > +}
> > > > +
> > > > +static int ayaneo_thaw(struct device *dev)
> > > > +{
> > > > +     struct platform_device *pdev =3D to_platform_device(dev);
> > > > +     struct ayaneo_ec_platform_data *data =3D platform_get_drvdata=
(pdev);
> > > > +     int ret, i =3D 0;
> > > > +
> > > > +     if (data->quirks->has_charge_control) {
> > > > +             ret =3D ec_write(AYANEO_CHARGE_REG, data->cache[i]);
> > > > +             if (ret)
> > > > +                     return ret;
> > > > +             i++;
> > >
> > > Same question here.
> > >
> > > > +     }
> > > > +
> > > > +     return 0;
> > > > +}
> > > > +
> > > > +static const struct dev_pm_ops ayaneo_pm_ops =3D {
> > > > +     .freeze =3D ayaneo_freeze,
> > > > +     .thaw =3D ayaneo_thaw,
> > > > +};
> > > > +
> > > >  static struct platform_driver ayaneo_platform_driver =3D {
> > > >       .driver =3D {
> > > >               .name =3D "ayaneo-ec",
> > > >               .dev_groups =3D ayaneo_ec_groups,
> > > > +             .pm =3D &ayaneo_pm_ops,
> > > >       },
> > > >       .probe =3D ayaneo_ec_probe,
> > > >  };
> > > >
> > >
> > > --
> > >  i.
> > >
> > >
> >


