# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do TopDE_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored {C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/Parametros.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Jun 21,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored" C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/Parametros.v 
# 
# Top level modules:
# 	--none--
# End time: 19:24:02 on Jun 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored {C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ramU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Jun 21,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored" C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ramU.v 
# -- Compiling module ramU
# 
# Top level modules:
# 	ramU
# End time: 19:24:02 on Jun 21,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored {C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:24:02 on Jun 21,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored" C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v 
# -- Compiling module ALUControl
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(10): (vlog-2730) Undefined variable: 'OPADD'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(11): (vlog-2730) Undefined variable: 'OPSUB'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(14): (vlog-2730) Undefined variable: 'FUNCT3_ADD'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(14): (vlog-2730) Undefined variable: 'FUNCT7_SUB'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(15): (vlog-2730) Undefined variable: 'FUNCT3_AND'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(15): (vlog-2730) Undefined variable: 'OPAND'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(16): (vlog-2730) Undefined variable: 'FUNCT3_OR'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(16): (vlog-2730) Undefined variable: 'OPOR'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(17): (vlog-2730) Undefined variable: 'FUNCT3_SLT'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(17): (vlog-2730) Undefined variable: 'OPSLT'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(18): (vlog-2730) Undefined variable: 'OPNULL'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(23): (vlog-2730) Undefined variable: 'FUNCT3_ADD'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(24): (vlog-2730) Undefined variable: 'OPNULL'.
# ** Error: C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored/ALUControl.v(27): (vlog-2730) Undefined variable: 'OPNULL'.
# End time: 19:24:02 on Jun 21,2025, Elapsed time: 0:00:00
# Errors: 14, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./TopDE_run_msim_rtl_verilog.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/TopDE_restored {C:/Users/Evelyn/Downloads/GrupoD4_Lab2/GrupoD4_Lab2/To..."
# Load canceled
