// Seed: 2237669784
module module_0;
  tri0 id_1;
  supply1 id_2;
  wire id_3;
  assign id_2 = id_1;
  assign id_2 = -1'h0;
  assign module_1.id_23 = 0;
  wire id_4, id_5, id_6;
  assign id_2 = 1;
  id_7(
      .id_0(id_1), .id_1(1'd0), .id_2(id_2), .id_3(-1)
  );
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    input wire id_8,
    input tri1 id_9,
    output logic id_10,
    input tri0 void id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri id_14,
    input supply0 id_15,
    input tri id_16,
    output tri1 id_17,
    input wire id_18,
    output wire id_19,
    output tri id_20,
    output wor id_21,
    output uwire id_22,
    id_29,
    input logic id_23,
    input tri id_24,
    input tri1 id_25,
    input supply0 id_26,
    input supply1 id_27
);
  initial id_10 <= id_23;
  module_0 modCall_1 ();
endmodule
