Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Mar 15 18:03:45 2024
| Host             : lab35 running 64-bit major release  (build 9200)
| Command          : report_power -file NEXYS4_DDR_power_routed.rpt -pb NEXYS4_DDR_power_summary_routed.pb -rpx NEXYS4_DDR_power_routed.rpx
| Design           : NEXYS4_DDR
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.387        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.289        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 98.2         |
| Junction Temperature (C) | 26.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.019 |        8 |       --- |             --- |
| Slice Logic             |     0.046 |    10740 |       --- |             --- |
|   LUT as Logic          |     0.043 |     6734 |     63400 |           10.62 |
|   CARRY4                |     0.001 |      500 |     15850 |            3.15 |
|   Register              |    <0.001 |     2178 |    126800 |            1.72 |
|   LUT as Shift Register |    <0.001 |       15 |     19000 |            0.08 |
|   Others                |     0.000 |      246 |       --- |             --- |
| Signals                 |     0.056 |    13125 |       --- |             --- |
| Block RAM               |     0.002 |        1 |       135 |            0.74 |
| MMCM                    |     0.106 |        1 |         6 |           16.67 |
| DSPs                    |     0.061 |       98 |       240 |           40.83 |
| I/O                     |    <0.001 |       36 |       210 |           17.14 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.387 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.199 |       0.183 |      0.016 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------+-----------------+
| Clock              | Domain                        | Constraint (ns) |
+--------------------+-------------------------------+-----------------+
| CLK100MHZ          | CLK100MHZ                     |            10.0 |
| clk_out1_sys_clk   | sys_clk/inst/clk_out1_sys_clk |            10.0 |
| clk_out1_sys_clk_1 | sys_clk/inst/clk_out1_sys_clk |            10.0 |
| clkfbout_sys_clk   | sys_clk/inst/clkfbout_sys_clk |            10.0 |
| clkfbout_sys_clk_1 | sys_clk/inst/clkfbout_sys_clk |            10.0 |
| sys_clk_pin        | CLK100MHZ                     |            10.0 |
+--------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| NEXYS4_DDR                   |     0.289 |
|   sys_clk                    |     0.106 |
|     inst                     |     0.106 |
|   testmem                    |     0.002 |
|   teylor_sqrt                |     0.174 |
|     conv                     |     0.034 |
|       genblk1[2].F_Div       |     0.003 |
|       genblk1[3].F_Div       |     0.003 |
|       genblk1[4].F_Div       |     0.003 |
|       genblk1[5].F_Div       |     0.003 |
|       genblk1[6].F_Div       |     0.003 |
|       genblk1[7].F_Div       |     0.004 |
|       genblk1[8].F_Div       |     0.003 |
|       genblk1[9].F_Div       |     0.002 |
|     genblk1[0].term          |     0.006 |
|     genblk1[1].term          |     0.003 |
|       genblk1[2].F_Mult      |     0.002 |
|     genblk1[2].term          |     0.007 |
|       genblk1[2].F_Mult      |     0.003 |
|       genblk1[3].F_Mult      |     0.003 |
|     genblk1[3].term          |     0.010 |
|       F_MultWithCoeff        |     0.001 |
|       genblk1[2].F_Mult      |     0.002 |
|       genblk1[3].F_Mult      |     0.003 |
|       genblk1[4].F_Mult      |     0.003 |
|     genblk1[4].term          |     0.013 |
|       F_MultWithCoeff        |     0.002 |
|       genblk1[2].F_Mult      |     0.002 |
|       genblk1[3].F_Mult      |     0.003 |
|       genblk1[4].F_Mult      |     0.003 |
|       genblk1[5].F_Mult      |     0.003 |
|     genblk1[5].term          |     0.017 |
|       F_MultWithCoeff        |     0.002 |
|       genblk1[2].F_Mult      |     0.002 |
|       genblk1[3].F_Mult      |     0.003 |
|       genblk1[4].F_Mult      |     0.003 |
|       genblk1[5].F_Mult      |     0.003 |
|       genblk1[6].F_Mult      |     0.003 |
|     genblk1[6].term          |     0.020 |
|       F_MultWithCoeff        |     0.002 |
|       genblk1[2].F_Mult      |     0.002 |
|       genblk1[3].F_Mult      |     0.003 |
|       genblk1[4].F_Mult      |     0.003 |
|       genblk1[5].F_Mult      |     0.003 |
|       genblk1[6].F_Mult      |     0.003 |
|       genblk1[7].F_Mult      |     0.003 |
|     genblk2[1].term_grp1_sum |     0.001 |
|       pe                     |     0.001 |
|     genblk2[2].term_grp1_sum |     0.002 |
|       pe                     |     0.002 |
|     genblk2[3].term_grp1_sum |     0.002 |
|       pe                     |     0.002 |
|     genblk3[0].term_grp1_sum |     0.001 |
|       pe                     |     0.001 |
|     genblk3[1].term_grp1_sum |     0.001 |
|       pe                     |     0.001 |
|     mul_back                 |     0.013 |
|       genblk1[1].F_mul       |     0.002 |
|       genblk1[2].F_mul       |     0.003 |
|       genblk1[3].F_mul       |     0.002 |
|   udm                        |     0.005 |
|     uart_rx                  |     0.002 |
|     udm_controller           |     0.003 |
+------------------------------+-----------+


