

================================================================
== Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'
================================================================
* Date:           Wed Dec 27 21:20:00 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 25.00 ns | 20.923 ns |   3.12 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       13|       13| 0.325 us | 0.325 us |   14|   14| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                           |                                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_276  |dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0  |       12|       12| 0.300 us | 0.300 us |   13|   13| function |
        |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_311  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s        |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    342|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      5|    1792|   2475|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    176|    -|
|Register         |        -|      -|     674|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|    2466|   2993|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       2|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_276  |dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0  |        0|      5|  1279|  2219|    0|
    |call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_311  |shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s        |        0|      0|   513|   256|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                      |                                                                |        0|      5|  1792|  2475|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_923_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_934_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_877_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_888_p2        |     +    |      0|  0|  39|          32|           1|
    |and_ln289_1_fu_426_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_432_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_420_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_392           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_567           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op138  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln289_1_fu_374_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_2_fu_394_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_3_fu_414_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_364_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_872_p2       |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln317_fu_918_p2       |   icmp   |      0|  0|  18|          32|           3|
    |select_ln323_fu_939_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_893_p3     |  select  |      0|  0|  32|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 342|         327|          27|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  62|         15|    1|         15|
    |ap_phi_mux_storemerge_phi_fu_269_p4  |  15|          3|   32|         96|
    |pX_2                                 |   9|          2|   32|         64|
    |pY_2                                 |   9|          2|   32|         64|
    |res_stream_V_data_0_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n          |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n          |   9|          2|    1|          2|
    |sX_2                                 |   9|          2|   32|         64|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 176|         40|  137|        319|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln289_2_reg_991                                                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                                                               |  14|   0|   14|          0|
    |ap_port_reg_in_elem_data_0_V_read                                                       |  16|   0|   16|          0|
    |ap_port_reg_in_elem_data_1_V_read                                                       |  16|   0|   16|          0|
    |ap_port_reg_in_elem_data_2_V_read                                                       |  16|   0|   16|          0|
    |ap_port_reg_in_elem_data_3_V_read                                                       |  16|   0|   16|          0|
    |grp_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_276_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln289_1_reg_974                                                                    |   1|   0|    1|          0|
    |icmp_ln289_reg_964                                                                      |   1|   0|    1|          0|
    |kernel_data_V_1_10                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_11                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_17                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_18                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_19                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_20                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_21                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_22                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_23                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_28                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_29                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_30                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_31                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_32                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_33                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_34                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_35                                                                      |  16|   0|   16|          0|
    |kernel_data_V_1_4                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_6                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_7                                                                       |  16|   0|   16|          0|
    |kernel_data_V_1_8                                                                       |  16|   0|   16|          0|
    |pX_2                                                                                    |  32|   0|   32|          0|
    |pX_2_load_reg_985                                                                       |  32|   0|   32|          0|
    |pY_2                                                                                    |  32|   0|   32|          0|
    |pY_2_load_reg_979                                                                       |  32|   0|   32|          0|
    |sX_2                                                                                    |  32|   0|   32|          0|
    |sX_2_load_reg_959                                                                       |  32|   0|   32|          0|
    |sY_2                                                                                    |  32|   0|   32|          0|
    |sY_2_load_reg_969                                                                       |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 674|   0|  674|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_done                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_0_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_1_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_2_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_3_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_4_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_5_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_6_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|res_stream_V_data_7_V_blk_n   | out |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_ce                         |  in |    1| ap_ctrl_hs | compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|in_elem_data_0_V_read         |  in |   16|   ap_none  |                          in_elem_data_0_V_read                         |    scalar    |
|in_elem_data_1_V_read         |  in |   16|   ap_none  |                          in_elem_data_1_V_read                         |    scalar    |
|in_elem_data_2_V_read         |  in |   16|   ap_none  |                          in_elem_data_2_V_read                         |    scalar    |
|in_elem_data_3_V_read         |  in |   16|   ap_none  |                          in_elem_data_3_V_read                         |    scalar    |
|res_stream_V_data_0_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_0_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_0_V                         |    pointer   |
|res_stream_V_data_1_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_1_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_1_V                         |    pointer   |
|res_stream_V_data_2_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_2_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_2_V                         |    pointer   |
|res_stream_V_data_3_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_3_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_3_V                         |    pointer   |
|res_stream_V_data_4_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_4_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_4_V                         |    pointer   |
|res_stream_V_data_5_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_5_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_5_V                         |    pointer   |
|res_stream_V_data_6_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_6_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_6_V                         |    pointer   |
|res_stream_V_data_7_V_din     | out |   16|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_full_n  |  in |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
|res_stream_V_data_7_V_write   | out |    1|   ap_fifo  |                          res_stream_V_data_7_V                         |    pointer   |
+------------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

