##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Printer
		4.2::Critical Path Report for Clock_Pump
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for Display1_IntClock
		4.5::Critical Path Report for Display2_IntClock
		4.6::Critical Path Report for RF_Physical_IntClock
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Printer:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. RF_Physical_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
		5.8::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.9::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
		5.10::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
		5.11::Critical Path Report for (Clock_Printer:R vs. Clock_Printer:R)
		5.12::Critical Path Report for (RF_Physical_IntClock:R vs. RF_Physical_IntClock:R)
		5.13::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_Printer                  | Frequency: 46.81 MHz  | Target: 0.08 MHz   | 
Clock: Clock_Pump                     | Frequency: 42.61 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 38.93 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 60.00 MHz  | 
Clock: Display1_IntClock              | Frequency: 43.99 MHz  | Target: 0.46 MHz   | 
Clock: Display2_IntClock              | Frequency: 53.16 MHz  | Target: 0.46 MHz   | 
Clock: RF_Physical_IntClock           | Frequency: 51.17 MHz  | Target: 0.08 MHz   | 
Clock: timer_clock                    | Frequency: 61.16 MHz  | Target: 1.00 MHz   | 
Clock: timer_clock_1                  | N/A                   | Target: 1.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                   | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Printer         Clock_Printer         1.30167e+007     12995305    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Pump            Clock_Pump            2.17e+007        21676534    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Clock_Printer         16666.7          -648        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Clock_Pump            16666.7          1742        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             CyBUS_CLK             16666.7          -9018       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Display1_IntClock     16666.7          4205        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Display2_IntClock     16666.7          2646        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             RF_Physical_IntClock  16666.7          2214        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             timer_clock           16666.7          2110        N/A              N/A         N/A              N/A         N/A              N/A         
Display1_IntClock     Display1_IntClock     2.16667e+006     2143935     N/A              N/A         N/A              N/A         N/A              N/A         
Display2_IntClock     Display2_IntClock     2.16667e+006     2147855     N/A              N/A         N/A              N/A         N/A              N/A         
RF_Physical_IntClock  RF_Physical_IntClock  1.30167e+007     12997125    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock           timer_clock           1e+006           983651      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase             
------------------  ------------  ---------------------------  
SCL_Bus(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_Bus(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
Tx_Disp1(0)_PAD     30072         Display1_IntClock:R          
Tx_Disp2(0)_PAD     28280         Display2_IntClock:R          
Tx_Print(0)_PAD     30877         Clock_Printer:R              
Tx_Pump(0)_PAD      30860         Clock_Pump:R                 
Tx_RF(0)_PAD        32818         RF_Physical_IntClock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Printer
*******************************************
Clock: Clock_Printer
Frequency: 46.81 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Printer:BUART:sRX:RxBitCounter\/clock
Path slack     : 12995305p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16002
-------------------------------------   ----- 
End-of-path arrival time (ps)           16002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q            macrocell68   1250   1250  12995305  RISE       1
\Printer:BUART:rx_counter_load\/main_1  macrocell17   9074  10324  12995305  RISE       1
\Printer:BUART:rx_counter_load\/q       macrocell17   3350  13674  12995305  RISE       1
\Printer:BUART:sRX:RxBitCounter\/load   count7cell    2328  16002  12995305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_Pump
****************************************
Clock: Clock_Pump
Frequency: 42.61 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Dispenser:BUART:sRX:RxBitCounter\/clock
Path slack     : 21676534p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21694640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18106
-------------------------------------   ----- 
End-of-path arrival time (ps)           18106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q            macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_counter_load\/main_1  macrocell25   9861  11111  21676534  RISE       1
\Dispenser:BUART:rx_counter_load\/q       macrocell25   3350  14461  21676534  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/load   count7cell    3645  18106  21676534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.93 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -9018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22214
-------------------------------------   ----- 
End-of-path arrival time (ps)           22214
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_iButton:Sync:ctrl_reg\/busclk                        controlcell10       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Reset_iButton:Sync:ctrl_reg\/control_0                     controlcell10    2050   2050  -9018  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_0  datapathcell21   4055   6105  -9018  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/so_comb    datapathcell21   6940  13045  -9018  RISE       1
Net_87/main_1                                               macrocell12      3530  16575  -9018  RISE       1
Net_87/q                                                    macrocell12      3350  19925  -9018  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/route_si   datapathcell6    2290  22214  -9018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell6       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Display1_IntClock
***********************************************
Clock: Display1_IntClock
Frequency: 43.99 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2143935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17371
-------------------------------------   ----- 
End-of-path arrival time (ps)           17371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q     macrocell103   1250   1250  2143935  RISE       1
\Display1:BUART:rx_counter_load\/main_0  macrocell33    6198   7448  2143935  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell33    3350  10798  2143935  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell     6573  17371  2143935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Display2_IntClock
***********************************************
Clock: Display2_IntClock
Frequency: 53.16 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147855p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                      macrocell116     1250   1250  2147855  RISE       1
\Display2:BUART:counter_load_not\/main_1           macrocell38      5100   6350  2147855  RISE       1
\Display2:BUART:counter_load_not\/q                macrocell38      3350   9700  2147855  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell19   2922  12622  2147855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for RF_Physical_IntClock
**************************************************
Clock: RF_Physical_IntClock
Frequency: 51.17 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RF_Physical:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997125p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q     macrocell51   1250   1250  12997125  RISE       1
\RF_Physical:BUART:rx_counter_load\/main_0  macrocell5    5939   7189  12997125  RISE       1
\RF_Physical:BUART:rx_counter_load\/q       macrocell5    3350  10539  12997125  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/load   count7cell    3643  14182  12997125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 61.16 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_DispenserState:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_DispenserState:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983651p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15849
-------------------------------------   ----- 
End-of-path arrival time (ps)           15849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  983651  RISE       1
\Timer_DispenserState:TimerUDB:status_tc\/main_1         macrocell9      3581   7081  983651  RISE       1
\Timer_DispenserState:TimerUDB:status_tc\/q              macrocell9      3350  10431  983651  RISE       1
\Timer_DispenserState:TimerUDB:rstSts:stsreg\/status_0   statusicell3    5418  15849  983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:rstSts:stsreg\/clock        statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -9018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22214
-------------------------------------   ----- 
End-of-path arrival time (ps)           22214
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_iButton:Sync:ctrl_reg\/busclk                        controlcell10       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Reset_iButton:Sync:ctrl_reg\/control_0                     controlcell10    2050   2050  -9018  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_0  datapathcell21   4055   6105  -9018  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/so_comb    datapathcell21   6940  13045  -9018  RISE       1
Net_87/main_1                                               macrocell12      3530  16575  -9018  RISE       1
Net_87/q                                                    macrocell12      3350  19925  -9018  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/route_si   datapathcell6    2290  22214  -9018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell6       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. timer_clock:R)
*************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_DispenserTimer:Sync:ctrl_reg\/control_0
Path End       : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 2110p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock:R#2)   16667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_DispenserTimer:Sync:ctrl_reg\/busclk                 controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Reset_DispenserTimer:Sync:ctrl_reg\/control_0             controlcell1    2050   2050   2110  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   3147   5197   2110  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  10327   2110  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  10327   2110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock      datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)_SYNC/out
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display2_IntClock:R#2)   16667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)_SYNC/out                        synccell         1020   1020   2646  RISE       1
\Display2:BUART:rx_postpoll\/main_2         macrocell42      3868   4888   2646  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell42      3350   8238   2646  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell20   2312  10551   2646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)_SYNC/out
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 4205p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display1_IntClock:R#2)   16667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8992
-------------------------------------   ---- 
End-of-path arrival time (ps)           8992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)_SYNC/out                        synccell         1020   1020   4205  RISE       1
\Display1:BUART:rx_postpoll\/main_2         macrocell34      2310   3330   4205  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell34      3350   6680   4205  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell17   2313   8992   4205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Printer:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : -648p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Clock_Printer:R#2)   16667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13844
-------------------------------------   ----- 
End-of-path arrival time (ps)           13844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                       synccell         1020   1020   -648  RISE       1
\Printer:BUART:rx_postpoll\/main_2         macrocell18      7158   8178   -648  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell18      3350  11528   -648  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2317  13844   -648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. RF_Physical_IntClock:R)
**********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)_SYNC/out
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#781 vs. RF_Physical_IntClock:R#2)   16667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10982
-------------------------------------   ----- 
End-of-path arrival time (ps)           10982
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RF(0)_SYNC/out                              synccell        1020   1020   2214  RISE       1
\RF_Physical:BUART:rx_postpoll\/main_2         macrocell6      4300   5320   2214  RISE       1
\RF_Physical:BUART:rx_postpoll\/q              macrocell6      3350   8670   2214  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  10982   2214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : \Dispenser:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Dispenser:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1742p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11455
-------------------------------------   ----- 
End-of-path arrival time (ps)           11455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out                          synccell         1020   1020   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/main_2         macrocell26      2917   3937   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/q              macrocell26      3350   7287   1742  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/route_si  datapathcell14   4168  11455   1742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/clock                   datapathcell14      0      0  RISE       1


5.8::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_DispenserState:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_DispenserState:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983651p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15849
-------------------------------------   ----- 
End-of-path arrival time (ps)           15849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  983651  RISE       1
\Timer_DispenserState:TimerUDB:status_tc\/main_1         macrocell9      3581   7081  983651  RISE       1
\Timer_DispenserState:TimerUDB:status_tc\/q              macrocell9      3350  10431  983651  RISE       1
\Timer_DispenserState:TimerUDB:rstSts:stsreg\/status_0   statusicell3    5418  15849  983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:rstSts:stsreg\/clock        statusicell3        0      0  RISE       1


5.9::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
***************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147855p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                      macrocell116     1250   1250  2147855  RISE       1
\Display2:BUART:counter_load_not\/main_1           macrocell38      5100   6350  2147855  RISE       1
\Display2:BUART:counter_load_not\/q                macrocell38      3350   9700  2147855  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell19   2922  12622  2147855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1


5.10::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
****************************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2143935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17371
-------------------------------------   ----- 
End-of-path arrival time (ps)           17371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q     macrocell103   1250   1250  2143935  RISE       1
\Display1:BUART:rx_counter_load\/main_0  macrocell33    6198   7448  2143935  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell33    3350  10798  2143935  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell     6573  17371  2143935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.11::Critical Path Report for (Clock_Printer:R vs. Clock_Printer:R)
********************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Printer:BUART:sRX:RxBitCounter\/clock
Path slack     : 12995305p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16002
-------------------------------------   ----- 
End-of-path arrival time (ps)           16002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q            macrocell68   1250   1250  12995305  RISE       1
\Printer:BUART:rx_counter_load\/main_1  macrocell17   9074  10324  12995305  RISE       1
\Printer:BUART:rx_counter_load\/q       macrocell17   3350  13674  12995305  RISE       1
\Printer:BUART:sRX:RxBitCounter\/load   count7cell    2328  16002  12995305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1


5.12::Critical Path Report for (RF_Physical_IntClock:R vs. RF_Physical_IntClock:R)
**********************************************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RF_Physical:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997125p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q     macrocell51   1250   1250  12997125  RISE       1
\RF_Physical:BUART:rx_counter_load\/main_0  macrocell5    5939   7189  12997125  RISE       1
\RF_Physical:BUART:rx_counter_load\/q       macrocell5    3350  10539  12997125  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/load   count7cell    3643  14182  12997125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1


5.13::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
**************************************************************

++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Dispenser:BUART:sRX:RxBitCounter\/clock
Path slack     : 21676534p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21694640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18106
-------------------------------------   ----- 
End-of-path arrival time (ps)           18106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q            macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_counter_load\/main_1  macrocell25   9861  11111  21676534  RISE       1
\Dispenser:BUART:rx_counter_load\/q       macrocell25   3350  14461  21676534  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/load   count7cell    3645  18106  21676534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -9018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22214
-------------------------------------   ----- 
End-of-path arrival time (ps)           22214
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_iButton:Sync:ctrl_reg\/busclk                        controlcell10       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Reset_iButton:Sync:ctrl_reg\/control_0                     controlcell10    2050   2050  -9018  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_0  datapathcell21   4055   6105  -9018  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/so_comb    datapathcell21   6940  13045  -9018  RISE       1
Net_87/main_1                                               macrocell12      3530  16575  -9018  RISE       1
Net_87/q                                                    macrocell12      3350  19925  -9018  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/route_si   datapathcell6    2290  22214  -9018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/route_si
Capture Clock  : \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : -5023p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3470
------------------------------------------------   ----- 
End-of-path required time (ps)                     13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18220
-------------------------------------   ----- 
End-of-path arrival time (ps)           18220
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_iButton:Sync:ctrl_reg\/busclk                        controlcell10       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Reset_iButton:Sync:ctrl_reg\/control_0                     controlcell10    2050   2050  -9018  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_0  datapathcell6    5994   8044  -5023  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/so_comb    datapathcell6    6940  14984  -5023  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/route_si   datapathcell21   3236  18220  -5023  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell21      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : \CRC_Security:sC8:CRCdp:u0\/route_ci
Capture Clock  : \CRC_Security:sC8:CRCdp:u0\/clock
Path slack     : -1938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6260
------------------------------------------------   ----- 
End-of-path required time (ps)                     10407

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell8   4370   4370  -1938  RISE       1
\CRC_Security:si\/main_1                            macrocell10     2312   6682  -1938  RISE       1
\CRC_Security:si\/q                                 macrocell10     3350  10032  -1938  RISE       1
\CRC_Security:sC8:CRCdp:u0\/route_ci                datapathcell7   2313  12345  -1938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CRC_Security:sC8:CRCdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : -648p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Clock_Printer:R#2)   16667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13844
-------------------------------------   ----- 
End-of-path arrival time (ps)           13844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                       synccell         1020   1020   -648  RISE       1
\Printer:BUART:rx_postpoll\/main_2         macrocell18      7158   8178   -648  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell18      3350  11528   -648  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell11   2317  13844   -648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/so_comb
Path End       : \CRC_Security:sC8:CRCdp:u0\/route_si
Capture Clock  : \CRC_Security:sC8:CRCdp:u0\/clock
Path slack     : 822p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -3500
------------------------------------------------   ----- 
End-of-path required time (ps)                     13167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12345
-------------------------------------   ----- 
End-of-path arrival time (ps)           12345
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/so_comb  datapathcell8   4370   4370  -1938  RISE       1
\CRC_Security:si\/main_1                            macrocell10     2312   6682  -1938  RISE       1
\CRC_Security:si\/q                                 macrocell10     3350  10032  -1938  RISE       1
\CRC_Security:sC8:CRCdp:u0\/route_si                datapathcell7   2313  12345    822  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CRC_Security:sC8:CRCdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : \Dispenser:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Dispenser:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1742p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11455
-------------------------------------   ----- 
End-of-path arrival time (ps)           11455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out                          synccell         1020   1020   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/main_2         macrocell26      2917   3937   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/q              macrocell26      3350   7287   1742  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/route_si  datapathcell14   4168  11455   1742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/clock                   datapathcell14      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_DispenserTimer:Sync:ctrl_reg\/control_0
Path End       : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 2110p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock:R#2)   16667
- Setup time                                          -4230
---------------------------------------------------   ----- 
End-of-path required time (ps)                        12437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10327
-------------------------------------   ----- 
End-of-path arrival time (ps)           10327
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_DispenserTimer:Sync:ctrl_reg\/busclk                 controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Reset_DispenserTimer:Sync:ctrl_reg\/control_0             controlcell1    2050   2050   2110  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   3147   5197   2110  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell4   5130  10327   2110  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/ci         datapathcell5      0  10327   2110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_Security:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 2194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                     10657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8463
-------------------------------------   ---- 
End-of-path arrival time (ps)           8463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_Security:bSR:SyncCtl:CtrlReg\/clock               controlcell7        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_Security:bSR:SyncCtl:CtrlReg\/control_0     controlcell7    1210   1210   2194  RISE       1
\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell8   7253   8463   2194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)_SYNC/out
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2214p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#781 vs. RF_Physical_IntClock:R#2)   16667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10982
-------------------------------------   ----- 
End-of-path arrival time (ps)           10982
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RF(0)_SYNC/out                              synccell        1020   1020   2214  RISE       1
\RF_Physical:BUART:rx_postpoll\/main_2         macrocell6      4300   5320   2214  RISE       1
\RF_Physical:BUART:rx_postpoll\/q              macrocell6      3350   8670   2214  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2313  10982   2214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_0
Capture Clock  : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 2433p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     10477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_iButton:Sync:ctrl_reg\/busclk                        controlcell10       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Reset_iButton:Sync:ctrl_reg\/control_0                     controlcell10   2050   2050  -9018  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_0  datapathcell6   5994   8044   2433  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell6       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : \Dispenser:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Dispenser:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2622p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10535
-------------------------------------   ----- 
End-of-path arrival time (ps)           10535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out                           synccell      1020   1020   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/main_2          macrocell26   2917   3937   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/q               macrocell26   3350   7287   1742  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/main_3  macrocell95   3247  10535   2622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : \Dispenser:BUART:rx_state_0\/main_3
Capture Clock  : \Dispenser:BUART:rx_state_0\/clock_0
Path slack     : 2631p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out                   synccell      1020   1020   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/main_2  macrocell26   2917   3937   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/q       macrocell26   3350   7287   1742  RISE       1
\Dispenser:BUART:rx_state_0\/main_3   macrocell85   3238  10525   2631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : \Dispenser:BUART:rx_status_3\/main_3
Capture Clock  : \Dispenser:BUART:rx_status_3\/clock_0
Path slack     : 2631p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out                   synccell      1020   1020   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/main_2  macrocell26   2917   3937   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/q       macrocell26   3350   7287   1742  RISE       1
\Dispenser:BUART:rx_status_3\/main_3  macrocell94   3238  10525   2631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_3\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : \Dispenser:BUART:rx_parity_bit\/main_3
Capture Clock  : \Dispenser:BUART:rx_parity_bit\/clock_0
Path slack     : 2631p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out                     synccell      1020   1020   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/main_2    macrocell26   2917   3937   1742  RISE       1
\Dispenser:BUART:rx_postpoll\/q         macrocell26   3350   7287   1742  RISE       1
\Dispenser:BUART:rx_parity_bit\/main_3  macrocell97   3238  10525   2631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_bit\/clock_0                    macrocell97         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)_SYNC/out
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2646p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display2_IntClock:R#2)   16667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)_SYNC/out                        synccell         1020   1020   2646  RISE       1
\Display2:BUART:rx_postpoll\/main_2         macrocell42      3868   4888   2646  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell42      3350   8238   2646  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell20   2312  10551   2646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_CRC:Sync:ctrl_reg\/control_0
Path End       : \CRC_Security:sC8:CRCdp:u0\/cs_addr_2
Capture Clock  : \CRC_Security:sC8:CRCdp:u0\/clock
Path slack     : 3581p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      8537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_CRC:Sync:ctrl_reg\/busclk                            controlcell9        0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\Reset_CRC:Sync:ctrl_reg\/control_0    controlcell9    2050   2050   3581  RISE       1
\CRC_Security:sC8:CRCdp:u0\/cs_addr_2  datapathcell7   2906   4956   3581  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CRC_Security:sC8:CRCdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Printer:BUART:rx_status_3\/main_7
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 3889p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Clock_Printer:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9268
-------------------------------------   ---- 
End-of-path arrival time (ps)           9268
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                synccell      1020   1020   -648  RISE       1
\Printer:BUART:rx_status_3\/main_7  macrocell76   8248   9268   3889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Printer:BUART:rx_state_0\/main_10
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 3908p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Clock_Printer:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9248
-------------------------------------   ---- 
End-of-path arrival time (ps)           9248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out                synccell      1020   1020   -648  RISE       1
\Printer:BUART:rx_state_0\/main_10  macrocell68   8228   9248   3908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Printer:BUART:rx_state_2\/main_9
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 3908p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Clock_Printer:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9248
-------------------------------------   ---- 
End-of-path arrival time (ps)           9248
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out               synccell      1020   1020   -648  RISE       1
\Printer:BUART:rx_state_2\/main_9  macrocell71   8228   9248   3908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CRC_Security:SyncCtrl:CtrlReg\/control_0
Path End       : \CRC_Security:sC8:CRCdp:u0\/cs_addr_0
Capture Clock  : \CRC_Security:sC8:CRCdp:u0\/clock
Path slack     : 4174p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -8130
------------------------------------------------   ----- 
End-of-path required time (ps)                      8537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CRC_Security:SyncCtrl:CtrlReg\/busclk                      controlcell6        0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\CRC_Security:SyncCtrl:CtrlReg\/control_0  controlcell6    2050   2050   4174  RISE       1
\CRC_Security:sC8:CRCdp:u0\/cs_addr_0      datapathcell7   2313   4363   4174  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CRC_Security:sC8:CRCdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)_SYNC/out
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 4205p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display1_IntClock:R#2)   16667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8992
-------------------------------------   ---- 
End-of-path arrival time (ps)           8992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)_SYNC/out                        synccell         1020   1020   4205  RISE       1
\Display1:BUART:rx_postpoll\/main_2         macrocell34      2310   3330   4205  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell34      3350   6680   4205  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell17   2313   8992   4205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_0
Capture Clock  : \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 4372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     10477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_iButton:Sync:ctrl_reg\/busclk                        controlcell10       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Reset_iButton:Sync:ctrl_reg\/control_0                     controlcell10    2050   2050  -9018  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_0  datapathcell21   4055   6105   4372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell21      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 4979p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Clock_Printer:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out  synccell      1020   1020   -648  RISE       1
MODIN5_1/main_4       macrocell74   7158   8178   4979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 4979p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Clock_Printer:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name   delay     AT  slack  edge  Fanout
--------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out  synccell      1020   1020   -648  RISE       1
MODIN5_0/main_3       macrocell75   7158   8178   4979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell75         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_DispenserTimer:Sync:ctrl_reg\/control_0
Path End       : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 5410p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock:R#2)   16667
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5197
-------------------------------------   ---- 
End-of-path arrival time (ps)           5197
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_DispenserTimer:Sync:ctrl_reg\/busclk                 controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Reset_DispenserTimer:Sync:ctrl_reg\/control_0             controlcell1    2050   2050   2110  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell4   3147   5197   5410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock      datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_DispenserTimer:Sync:ctrl_reg\/control_0
Path End       : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 5416p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock:R#2)   16667
- Setup time                                          -6060
---------------------------------------------------   ----- 
End-of-path required time (ps)                        10607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_DispenserTimer:Sync:ctrl_reg\/busclk                 controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Reset_DispenserTimer:Sync:ctrl_reg\/control_0             controlcell1    2050   2050   2110  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell5   3141   5191   5416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_CRC:Sync:ctrl_reg\/control_0
Path End       : \CRC_Security:sC8:CRCdp:u0\/clk_en
Capture Clock  : \CRC_Security:sC8:CRCdp:u0\/clock
Path slack     : 5780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8787
-------------------------------------   ---- 
End-of-path arrival time (ps)           8787
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_CRC:Sync:ctrl_reg\/busclk                            controlcell8        0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\Clock_CRC:Sync:ctrl_reg\/control_0  controlcell8    2050   2050   5780  RISE       1
\CRC_Security:sC8:CRCdp:u0\/clk_en   datapathcell7   6737   8787   5780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\CRC_Security:sC8:CRCdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_CRC:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/clk_en
Capture Clock  : \ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 5783p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8784
-------------------------------------   ---- 
End-of-path arrival time (ps)           8784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_CRC:Sync:ctrl_reg\/busclk                            controlcell8        0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Clock_CRC:Sync:ctrl_reg\/control_0                controlcell8    2050   2050   5780  RISE       1
\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/clk_en  datapathcell8   6734   8784   5783  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_Security:bSR:sC8:BShiftRegDp:u0\/clock            datapathcell8       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC4LSB:bSR:StsReg\/status_2
Capture Clock  : \ShiftReg_iButtonCRC4LSB:bSR:StsReg\/clock
Path slack     : 6027p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     16167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10140
-------------------------------------   ----- 
End-of-path arrival time (ps)           10140
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_iButton:Sync:ctrl_reg\/busclk                        controlcell10       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Reset_iButton:Sync:ctrl_reg\/control_0        controlcell10   2050   2050  -9018  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:StsReg\/status_2  statusicell4    8090  10140   6027  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:StsReg\/clock                  statusicell4        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)_SYNC/out
Path End       : \RF_Physical:BUART:rx_state_2\/main_9
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 6215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#781 vs. RF_Physical_IntClock:R#2)   16667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)_SYNC/out                      synccell      1020   1020   2214  RISE       1
\RF_Physical:BUART:rx_state_2\/main_9  macrocell55   5922   6942   6215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)_SYNC/out
Path End       : \RF_Physical:BUART:rx_status_3\/main_7
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 6215p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#781 vs. RF_Physical_IntClock:R#2)   16667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)_SYNC/out                       synccell      1020   1020   2214  RISE       1
\RF_Physical:BUART:rx_status_3\/main_7  macrocell60   5922   6942   6215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 6348p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     10477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\/control_0     controlcell3    1210   1210  -1108  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell6   2918   4128   6348  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell6       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 6962p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     10477

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\/clock         controlcell11       0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\/control_0     controlcell11    1210   1210  -6427  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/cs_addr_2  datapathcell21   2304   3514   6962  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell21      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)_SYNC/out
Path End       : \Display2:BUART:rx_status_3\/main_7
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 7273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display2_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)_SYNC/out                 synccell       1020   1020   2646  RISE       1
\Display2:BUART:rx_status_3\/main_7  macrocell128   4864   5884   7273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 7342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_iButton:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Clock_iButton:Sync:ctrl_reg\/control_0               controlcell5   2050   2050   7342  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\/clk_en  controlcell3   5175   7225   7342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC4LSB:bSR:StsReg\/clk_en
Capture Clock  : \ShiftReg_iButtonCRC4LSB:bSR:StsReg\/clock
Path slack     : 7342p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7225
-------------------------------------   ---- 
End-of-path arrival time (ps)           7225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_iButton:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Clock_iButton:Sync:ctrl_reg\/control_0      controlcell5   2050   2050   7342  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:StsReg\/clk_en  statusicell4   5175   7225   7342  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:StsReg\/clock                  statusicell4        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)_SYNC/out
Path End       : \Printer:BUART:rx_last\/main_0
Capture Clock  : \Printer:BUART:rx_last\/clock_0
Path slack     : 7342p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#781 vs. Clock_Printer:R#2)   16667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)_SYNC/out            synccell      1020   1020   -648  RISE       1
\Printer:BUART:rx_last\/main_0  macrocell77   4794   5814   7342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)_SYNC/out
Path End       : \Display1:BUART:rx_state_0\/main_10
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 7529p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display1_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)_SYNC/out                 synccell       1020   1020   4205  RISE       1
\Display1:BUART:rx_state_0\/main_10  macrocell104   4607   5627   7529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)_SYNC/out
Path End       : \Display1:BUART:rx_status_3\/main_7
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 7529p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display1_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)_SYNC/out                 synccell       1020   1020   4205  RISE       1
\Display1:BUART:rx_status_3\/main_7  macrocell112   4607   5627   7529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)_SYNC/out
Path End       : \RF_Physical:BUART:rx_state_0\/main_10
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 7837p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#781 vs. RF_Physical_IntClock:R#2)   16667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5320
-------------------------------------   ---- 
End-of-path arrival time (ps)           5320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)_SYNC/out                       synccell      1020   1020   2214  RISE       1
\RF_Physical:BUART:rx_state_0\/main_10  macrocell52   4300   5320   7837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)_SYNC/out
Path End       : \Display2:BUART:rx_state_0\/main_10
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 7845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display2_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)_SYNC/out                 synccell       1020   1020   2646  RISE       1
\Display2:BUART:rx_state_0\/main_10  macrocell120   4292   5312   7845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)_SYNC/out
Path End       : \Display2:BUART:rx_state_2\/main_9
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 7845p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display2_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)_SYNC/out                synccell       1020   1020   2646  RISE       1
\Display2:BUART:rx_state_2\/main_9  macrocell123   4292   5312   7845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_CRC:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_Security:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ShiftReg_Security:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 7949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_CRC:Sync:ctrl_reg\/busclk                            controlcell8        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Clock_CRC:Sync:ctrl_reg\/control_0             controlcell8   2050   2050   5780  RISE       1
\ShiftReg_Security:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   4568   6618   7949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_Security:bSR:SyncCtl:CtrlReg\/clock               controlcell7        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_CRC:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_Security:bSR:StsReg\/clk_en
Capture Clock  : \ShiftReg_Security:bSR:StsReg\/clock
Path slack     : 7949p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_CRC:Sync:ctrl_reg\/busclk                            controlcell8        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\Clock_CRC:Sync:ctrl_reg\/control_0    controlcell8   2050   2050   5780  RISE       1
\ShiftReg_Security:bSR:StsReg\/clk_en  statusicell5   4568   6618   7949  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_Security:bSR:StsReg\/clock                        statusicell5        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC3MSB:bSR:StsReg\/status_2
Capture Clock  : \ShiftReg_iButtonCRC3MSB:bSR:StsReg\/clock
Path slack     : 8016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     16167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8150
-------------------------------------   ---- 
End-of-path arrival time (ps)           8150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_iButton:Sync:ctrl_reg\/busclk                        controlcell10       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\Reset_iButton:Sync:ctrl_reg\/control_0        controlcell10   2050   2050  -9018  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:StsReg\/status_2  statusicell14   6100   8150   8016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:StsReg\/clock                  statusicell14       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)_SYNC/out
Path End       : \Display1:BUART:rx_state_2\/main_9
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 8069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display1_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)_SYNC/out                synccell       1020   1020   4205  RISE       1
\Display1:BUART:rx_state_2\/main_9  macrocell107   4067   5087   8069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)_SYNC/out
Path End       : \Display1:BUART:rx_last\/main_0
Capture Clock  : \Display1:BUART:rx_last\/clock_0
Path slack     : 8069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display1_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5087
-------------------------------------   ---- 
End-of-path arrival time (ps)           5087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)_SYNC/out             synccell       1020   1020   4205  RISE       1
\Display1:BUART:rx_last\/main_0  macrocell113   4067   5087   8069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell113        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clk_en
Capture Clock  : \ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 8250p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_iButton:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Clock_iButton:Sync:ctrl_reg\/control_0                  controlcell5    2050   2050   7342  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clk_en  datapathcell6   4267   6317   8250  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC4LSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)_SYNC/out
Path End       : \Display2:BUART:pollcount_1\/main_4
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 8268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display2_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)_SYNC/out                 synccell       1020   1020   2646  RISE       1
\Display2:BUART:pollcount_1\/main_4  macrocell126   3868   4888   8268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell126        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)_SYNC/out
Path End       : \Display2:BUART:pollcount_0\/main_3
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 8268p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display2_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)_SYNC/out                 synccell       1020   1020   2646  RISE       1
\Display2:BUART:pollcount_0\/main_3  macrocell127   3868   4888   8268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell127        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : \Dispenser:BUART:rx_state_2\/main_6
Capture Clock  : \Dispenser:BUART:rx_state_2\/clock_0
Path slack     : 8303p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out                  synccell      1020   1020   1742  RISE       1
\Dispenser:BUART:rx_state_2\/main_6  macrocell88   3834   4854   8303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : \Dispenser:BUART:rx_last\/main_0
Capture Clock  : \Dispenser:BUART:rx_last\/clock_0
Path slack     : 8303p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out               synccell      1020   1020   1742  RISE       1
\Dispenser:BUART:rx_last\/main_0  macrocell96   3834   4854   8303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_last\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)_SYNC/out
Path End       : \Display2:BUART:rx_last\/main_0
Capture Clock  : \Display2:BUART:rx_last\/clock_0
Path slack     : 8872p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display2_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4284
-------------------------------------   ---- 
End-of-path arrival time (ps)           4284
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)_SYNC/out             synccell       1020   1020   2646  RISE       1
\Display2:BUART:rx_last\/main_0  macrocell129   3264   4284   8872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell129        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 9158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_iButton:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Clock_iButton:Sync:ctrl_reg\/control_0               controlcell5    2050   2050   7342  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\/clk_en  controlcell11   3359   5409   9158  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:SyncCtl:CtrlReg\/clock         controlcell11       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clk_en
Capture Clock  : \ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clock
Path slack     : 9158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_iButton:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Clock_iButton:Sync:ctrl_reg\/control_0                  controlcell5     2050   2050   7342  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clk_en  datapathcell21   3359   5409   9158  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:sC8:BShiftRegDp:u0\/clock      datapathcell21      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 9219p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out  synccell      1020   1020   1742  RISE       1
MODIN9_1/main_4      macrocell91   2917   3937   9219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)_SYNC/out
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 9219p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#1302 vs. Clock_Pump:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)_SYNC/out  synccell      1020   1020   1742  RISE       1
MODIN9_0/main_3      macrocell92   2917   3937   9219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 9231p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#781 vs. RF_Physical_IntClock:R#2)   16667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3926
-------------------------------------   ---- 
End-of-path arrival time (ps)           3926
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)_SYNC/out  synccell      1020   1020   2214  RISE       1
MODIN1_1/main_4    macrocell58   2906   3926   9231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 9239p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#781 vs. RF_Physical_IntClock:R#2)   16667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)_SYNC/out  synccell      1020   1020   2214  RISE       1
MODIN1_0/main_3    macrocell59   2898   3918   9239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)_SYNC/out
Path End       : \RF_Physical:BUART:rx_last\/main_0
Capture Clock  : \RF_Physical:BUART:rx_last\/clock_0
Path slack     : 9239p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#781 vs. RF_Physical_IntClock:R#2)   16667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)_SYNC/out                   synccell      1020   1020   2214  RISE       1
\RF_Physical:BUART:rx_last\/main_0  macrocell61   2898   3918   9239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_last\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)_SYNC/out
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 9827p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display1_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3330
-------------------------------------   ---- 
End-of-path arrival time (ps)           3330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name    delay     AT  slack  edge  Fanout
--------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)_SYNC/out  synccell       1020   1020   4205  RISE       1
MODIN13_1/main_4      macrocell110   2310   3330   9827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell110        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)_SYNC/out
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 9827p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#130 vs. Display1_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3330
-------------------------------------   ---- 
End-of-path arrival time (ps)           3330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name              model name    delay     AT  slack  edge  Fanout
--------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)_SYNC/out  synccell       1020   1020   4205  RISE       1
MODIN13_0/main_3      macrocell111   2310   3330   9827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell111        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Clock_iButton:Sync:ctrl_reg\/control_0
Path End       : \ShiftReg_iButtonCRC3MSB:bSR:StsReg\/clk_en
Capture Clock  : \ShiftReg_iButtonCRC3MSB:bSR:StsReg\/clock
Path slack     : 10219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   16667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     14567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Clock_iButton:Sync:ctrl_reg\/busclk                        controlcell5        0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\Clock_iButton:Sync:ctrl_reg\/control_0      controlcell5    2050   2050   7342  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:StsReg\/clk_en  statusicell14   2297   4347  10219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ShiftReg_iButtonCRC3MSB:bSR:StsReg\/clock                  statusicell14       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Reset_DispenserTimer:Sync:ctrl_reg\/control_0
Path End       : \Timer_DispenserState:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_DispenserState:TimerUDB:rstSts:stsreg\/clock
Path slack     : 11472p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#60 vs. timer_clock:R#2)   16667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        16667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Reset_DispenserTimer:Sync:ctrl_reg\/busclk                 controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Reset_DispenserTimer:Sync:ctrl_reg\/control_0       controlcell1   2050   2050   2110  RISE       1
\Timer_DispenserState:TimerUDB:rstSts:stsreg\/reset  statusicell3   3144   5194  11472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:rstSts:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_DispenserState:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_DispenserState:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983651p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15849
-------------------------------------   ----- 
End-of-path arrival time (ps)           15849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0       datapathcell4    760    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell5      0    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell5   2740   3500  983651  RISE       1
\Timer_DispenserState:TimerUDB:status_tc\/main_1         macrocell9      3581   7081  983651  RISE       1
\Timer_DispenserState:TimerUDB:status_tc\/q              macrocell9      3350  10431  983651  RISE       1
\Timer_DispenserState:TimerUDB:rstSts:stsreg\/status_0   statusicell3    5418  15849  983651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:rstSts:stsreg\/clock        statusicell3        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987763p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell4   2677   6177  987763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock      datapathcell4       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987769p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock      datapathcell4       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/z0         datapathcell4    760    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell5      0    760  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell5   2740   3500  983651  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell5   2671   6171  987769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989900p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  986070  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell5   2830   4040  989900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u1\/clock      datapathcell5       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989904p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                           clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_DispenserState:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  986070  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell4   2826   4036  989904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_DispenserState:TimerUDB:sT16:timerdp:u0\/clock      datapathcell4       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2143935p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17371
-------------------------------------   ----- 
End-of-path arrival time (ps)           17371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q     macrocell103   1250   1250  2143935  RISE       1
\Display1:BUART:rx_counter_load\/main_0  macrocell33    6198   7448  2143935  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell33    3350  10798  2143935  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell     6573  17371  2143935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2144266p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16210
-------------------------------------   ----- 
End-of-path arrival time (ps)           16210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q                      macrocell100     1250   1250  2144266  RISE       1
\Display1:BUART:counter_load_not\/main_1           macrocell30      7941   9191  2144266  RISE       1
\Display1:BUART:counter_load_not\/q                macrocell30      3350  12541  2144266  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell16   3670  16210  2144266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147855p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                      macrocell116     1250   1250  2147855  RISE       1
\Display2:BUART:counter_load_not\/main_1           macrocell38      5100   6350  2147855  RISE       1
\Display2:BUART:counter_load_not\/q                macrocell38      3350   9700  2147855  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell19   2922  12622  2147855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149571p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11735
-------------------------------------   ----- 
End-of-path arrival time (ps)           11735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q            macrocell120   1250   1250  2149571  RISE       1
\Display2:BUART:rx_counter_load\/main_1  macrocell41    4825   6075  2149571  RISE       1
\Display2:BUART:rx_counter_load\/q       macrocell41    3350   9425  2149571  RISE       1
\Display2:BUART:sRX:RxBitCounter\/load   count7cell     2310  11735  2149571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display2:BUART:sTX:TxSts\/clock
Path slack     : 2149714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16453
-------------------------------------   ----- 
End-of-path arrival time (ps)           16453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  2149714  RISE       1
\Display2:BUART:tx_status_0\/main_3                 macrocell39      4133   7713  2149714  RISE       1
\Display2:BUART:tx_status_0\/q                      macrocell39      3350  11063  2149714  RISE       1
\Display2:BUART:sTX:TxSts\/status_0                 statusicell12    5390  16453  2149714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxSts\/clock                           statusicell12       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:txn\/main_6
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2149997p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13159
-------------------------------------   ----- 
End-of-path arrival time (ps)           13159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q  macrocell102   1250   1250  2149997  RISE       1
\Display1:BUART:txn\/main_6   macrocell98   11909  13159  2149997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display1:BUART:sTX:TxSts\/clock
Path slack     : 2150278p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15889
-------------------------------------   ----- 
End-of-path arrival time (ps)           15889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  2148783  RISE       1
\Display1:BUART:tx_status_0\/main_2              macrocell31      9412   9602  2150278  RISE       1
\Display1:BUART:tx_status_0\/q                   macrocell31      3350  12952  2150278  RISE       1
\Display1:BUART:sTX:TxSts\/status_0              statusicell10    2937  15889  2150278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2150426p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15741
-------------------------------------   ----- 
End-of-path arrival time (ps)           15741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell17   3580   3580  2150426  RISE       1
\Display1:BUART:rx_status_4\/main_1                 macrocell35      2894   6474  2150426  RISE       1
\Display1:BUART:rx_status_4\/q                      macrocell35      3350   9824  2150426  RISE       1
\Display1:BUART:sRX:RxSts\/status_4                 statusicell11    5917  15741  2150426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell11       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_0\/main_2
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2151989p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell108   1250   1250  2151989  RISE       1
\Display1:BUART:rx_state_0\/main_2   macrocell104   9918  11168  2151989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_status_3\/main_2
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2151989p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11168
-------------------------------------   ----- 
End-of-path arrival time (ps)           11168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell108   1250   1250  2151989  RISE       1
\Display1:BUART:rx_status_3\/main_2  macrocell112   9918  11168  2151989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152323p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell108        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q          macrocell108     1250   1250  2151989  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell17   7084   8334  2152323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152379p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8278
-------------------------------------   ---- 
End-of-path arrival time (ps)           8278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  2148783  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell15   8088   8278  2152379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152489p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q                macrocell99      1250   1250  2148957  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell15   6918   8168  2152489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2152906p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10251
-------------------------------------   ----- 
End-of-path arrival time (ps)           10251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell108        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q   macrocell108   1250   1250  2151989  RISE       1
\Display1:BUART:rx_load_fifo\/main_2  macrocell105   9001  10251  2152906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_3\/main_2
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2152906p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10251
-------------------------------------   ----- 
End-of-path arrival time (ps)           10251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell108   1250   1250  2151989  RISE       1
\Display1:BUART:rx_state_3\/main_2   macrocell106   9001  10251  2152906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_2\/main_2
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2152906p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10251
-------------------------------------   ----- 
End-of-path arrival time (ps)           10251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell108        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell108   1250   1250  2151989  RISE       1
\Display1:BUART:rx_state_2\/main_2   macrocell107   9001  10251  2152906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_1\/main_5
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2152916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell102   1250   1250  2149997  RISE       1
\Display1:BUART:tx_state_1\/main_5  macrocell99    8991  10241  2152916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_2\/main_5
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2152916p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell102   1250   1250  2149997  RISE       1
\Display1:BUART:tx_state_2\/main_5  macrocell101   8991  10241  2152916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2152976p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q                macrocell100     1250   1250  2144266  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell15   6431   7681  2152976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2152998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2152998  RISE       1
\Display1:BUART:rx_load_fifo\/main_6       macrocell105   8219  10159  2152998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_3\/main_6
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2152998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2152998  RISE       1
\Display1:BUART:rx_state_3\/main_6         macrocell106   8219  10159  2152998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_2\/main_7
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2152998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10159
-------------------------------------   ----- 
End-of-path arrival time (ps)           10159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2152998  RISE       1
\Display1:BUART:rx_state_2\/main_7         macrocell107   8219  10159  2152998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153110p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7546
-------------------------------------   ---- 
End-of-path arrival time (ps)           7546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q                macrocell120     1250   1250  2149571  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell20   6296   7546  2153110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2153139p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2153139  RISE       1
\Display1:BUART:rx_load_fifo\/main_5       macrocell105   8078  10018  2153139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_3\/main_5
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2153139p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2153139  RISE       1
\Display1:BUART:rx_state_3\/main_5         macrocell106   8078  10018  2153139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_2\/main_6
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2153139p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10018
-------------------------------------   ----- 
End-of-path arrival time (ps)           10018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2153139  RISE       1
\Display1:BUART:rx_state_2\/main_6         macrocell107   8078  10018  2153139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_0\/main_8
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2153547p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2152998  RISE       1
\Display1:BUART:rx_state_0\/main_8         macrocell104   7670   9610  2153547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_0\/main_2
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2153555p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9602
-------------------------------------   ---- 
End-of-path arrival time (ps)           9602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  2148783  RISE       1
\Display1:BUART:tx_state_0\/main_2               macrocell100     9412   9602  2153555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_bitclk\/main_2
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2153555p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9602
-------------------------------------   ---- 
End-of-path arrival time (ps)           9602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  2148783  RISE       1
\Display1:BUART:tx_bitclk\/main_2                macrocell102     9412   9602  2153555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_0\/main_7
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2153693p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9464
-------------------------------------   ---- 
End-of-path arrival time (ps)           9464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2153139  RISE       1
\Display1:BUART:rx_state_0\/main_7         macrocell104   7524   9464  2153693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153920p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6737
-------------------------------------   ---- 
End-of-path arrival time (ps)           6737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q                macrocell104     1250   1250  2146634  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell17   5487   6737  2153920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_1\/main_1
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2153966p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell100   1250   1250  2144266  RISE       1
\Display1:BUART:tx_state_1\/main_1  macrocell99    7941   9191  2153966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_2\/main_1
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2153966p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9191
-------------------------------------   ---- 
End-of-path arrival time (ps)           9191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell100   1250   1250  2144266  RISE       1
\Display1:BUART:tx_state_2\/main_1  macrocell101   7941   9191  2153966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_0\/main_0
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2154074p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell99    1250   1250  2148957  RISE       1
\Display1:BUART:tx_state_0\/main_0  macrocell100   7832   9082  2154074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_bitclk\/main_0
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2154074p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9082
-------------------------------------   ---- 
End-of-path arrival time (ps)           9082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q      macrocell99    1250   1250  2148957  RISE       1
\Display1:BUART:tx_bitclk\/main_0  macrocell102   7832   9082  2154074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_0\/main_4
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2154334p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8823
-------------------------------------   ---- 
End-of-path arrival time (ps)           8823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell101   1250   1250  2148723  RISE       1
\Display1:BUART:tx_state_0\/main_4  macrocell100   7573   8823  2154334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_bitclk\/main_3
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2154334p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8823
-------------------------------------   ---- 
End-of-path arrival time (ps)           8823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q      macrocell101   1250   1250  2148723  RISE       1
\Display1:BUART:tx_bitclk\/main_3  macrocell102   7573   8823  2154334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_0\/main_9
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2154355p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154355  RISE       1
\Display1:BUART:rx_state_0\/main_9         macrocell104   6862   8802  2154355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2154363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154355  RISE       1
\Display1:BUART:rx_load_fifo\/main_7       macrocell105   6854   8794  2154363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_3\/main_7
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2154363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154355  RISE       1
\Display1:BUART:rx_state_3\/main_7         macrocell106   6854   8794  2154363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_2\/main_8
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2154363p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2154355  RISE       1
\Display1:BUART:rx_state_2\/main_8         macrocell107   6854   8794  2154363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2154491p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2154491  RISE       1
MODIN13_1/main_1                           macrocell110   6726   8666  2154491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell110        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2154491p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8666
-------------------------------------   ---- 
End-of-path arrival time (ps)           8666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2154491  RISE       1
MODIN13_0/main_1                           macrocell111   6726   8666  2154491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell111        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2154616p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell20   3580   3580  2154616  RISE       1
\Display2:BUART:rx_status_4\/main_1                 macrocell43      2294   5874  2154616  RISE       1
\Display2:BUART:rx_status_4\/q                      macrocell43      3350   9224  2154616  RISE       1
\Display2:BUART:sRX:RxSts\/status_4                 statusicell13    2327  11551  2154616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell13       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2154631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2154631  RISE       1
MODIN13_1/main_0                           macrocell110   6586   8526  2154631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell110        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2154631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8526
-------------------------------------   ---- 
End-of-path arrival time (ps)           8526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2154631  RISE       1
MODIN13_0/main_0                           macrocell111   6586   8526  2154631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell111        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                macrocell116     1250   1250  2147855  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell18   4697   5947  2154710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:txn\/main_1
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2154992p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q  macrocell99   1250   1250  2148957  RISE       1
\Display1:BUART:txn\/main_1    macrocell98   6915   8165  2154992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:txn\/main_4
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2155076p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q  macrocell101   1250   1250  2148723  RISE       1
\Display1:BUART:txn\/main_4    macrocell98    6831   8081  2155076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:tx_state_0\/main_3
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2155444p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7713
-------------------------------------   ---- 
End-of-path arrival time (ps)           7713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  2149714  RISE       1
\Display2:BUART:tx_state_0\/main_3                  macrocell116     4133   7713  2155444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:txn\/main_2
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2155468p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7688
-------------------------------------   ---- 
End-of-path arrival time (ps)           7688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q  macrocell100   1250   1250  2144266  RISE       1
\Display1:BUART:txn\/main_2    macrocell98    6438   7688  2155468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155487p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q         macrocell103     1250   1250  2143935  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell17   3920   5170  2155487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_0\/main_0
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2155709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell103   1250   1250  2143935  RISE       1
\Display1:BUART:rx_state_0\/main_0    macrocell104   6198   7448  2155709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q        macrocell103   1250   1250  2143935  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_0  macrocell109   6198   7448  2155709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell109        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_status_3\/main_0
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2155709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell103   1250   1250  2143935  RISE       1
\Display1:BUART:rx_status_3\/main_0   macrocell112   6198   7448  2155709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell103   1250   1250  2143935  RISE       1
\Display1:BUART:rx_load_fifo\/main_0  macrocell105   6189   7439  2155718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_3\/main_0
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2155718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell103   1250   1250  2143935  RISE       1
\Display1:BUART:rx_state_3\/main_0    macrocell106   6189   7439  2155718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_0
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2155718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell103   1250   1250  2143935  RISE       1
\Display1:BUART:rx_state_2\/main_0    macrocell107   6189   7439  2155718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155797p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q         macrocell119     1250   1250  2150390  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell20   3610   4860  2155797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_0\/main_5
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2155829p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7328
-------------------------------------   ---- 
End-of-path arrival time (ps)           7328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell102   1250   1250  2149997  RISE       1
\Display1:BUART:tx_state_0\/main_5  macrocell100   6078   7328  2155829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:txn\/main_5
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2156069p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7088
-------------------------------------   ---- 
End-of-path arrival time (ps)           7088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell16    190    190  2156069  RISE       1
\Display1:BUART:txn\/main_5                      macrocell98      6898   7088  2156069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:tx_state_0\/main_3
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2156153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7004
-------------------------------------   ---- 
End-of-path arrival time (ps)           7004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2152876  RISE       1
\Display1:BUART:tx_state_0\/main_3                  macrocell100     3424   7004  2156153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:txn\/main_2
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2156233p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6924
-------------------------------------   ---- 
End-of-path arrival time (ps)           6924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q  macrocell116   1250   1250  2147855  RISE       1
\Display2:BUART:txn\/main_2    macrocell114   5674   6924  2156233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell114        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q                macrocell115     1250   1250  2149870  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell18   3088   4338  2156319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display2:BUART:txn\/main_3
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2156461p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell18   4370   4370  2156461  RISE       1
\Display2:BUART:txn\/main_3                macrocell114     2326   6696  2156461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell114        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display1:BUART:txn\/main_3
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2156474p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell15   4370   4370  2156474  RISE       1
\Display1:BUART:txn\/main_3                macrocell98      2313   6683  2156474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156501p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q          macrocell124     1250   1250  2156501  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell20   2906   4156  2156501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_1\/main_1
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2156807p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell116   1250   1250  2147855  RISE       1
\Display2:BUART:tx_state_1\/main_1  macrocell115   5100   6350  2156807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_2\/main_1
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2156807p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell116   1250   1250  2147855  RISE       1
\Display2:BUART:tx_state_2\/main_1  macrocell117   5100   6350  2156807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_status_3\/main_5
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2156949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6208
-------------------------------------   ---- 
End-of-path arrival time (ps)           6208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell126        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell126   1250   1250  2152296  RISE       1
\Display2:BUART:rx_status_3\/main_5  macrocell128   4958   6208  2156949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157081p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q         macrocell120   1250   1250  2149571  RISE       1
\Display2:BUART:rx_load_fifo\/main_1  macrocell121   4825   6075  2157081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157081p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q               macrocell120   1250   1250  2149571  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_1  macrocell125   4825   6075  2157081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell125        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_1
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2157081p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q        macrocell120   1250   1250  2149571  RISE       1
\Display2:BUART:rx_status_3\/main_1  macrocell128   4825   6075  2157081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_0\/main_0
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2157320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell119   1250   1250  2150390  RISE       1
\Display2:BUART:rx_state_0\/main_0    macrocell120   4587   5837  2157320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_3\/main_0
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2157320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell119   1250   1250  2150390  RISE       1
\Display2:BUART:rx_state_3\/main_0    macrocell122   4587   5837  2157320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_0
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2157320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5837
-------------------------------------   ---- 
End-of-path arrival time (ps)           5837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell119   1250   1250  2150390  RISE       1
\Display2:BUART:rx_state_2\/main_0    macrocell123   4587   5837  2157320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157379p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3277
-------------------------------------   ---- 
End-of-path arrival time (ps)           3277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2150924  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell18   3087   3277  2157379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell18      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157404p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2154631  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_0   macrocell108   3813   5753  2157404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_state_0\/main_5
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2157423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                         macrocell110   1250   1250  2153097  RISE       1
\Display1:BUART:rx_state_0\/main_5  macrocell104   4484   5734  2157423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_status_3\/main_5
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2157423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5734
-------------------------------------   ---- 
End-of-path arrival time (ps)           5734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell110        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                          macrocell110   1250   1250  2153097  RISE       1
\Display1:BUART:rx_status_3\/main_5  macrocell112   4484   5734  2157423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157769p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5388
-------------------------------------   ---- 
End-of-path arrival time (ps)           5388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2154491  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_1   macrocell108   3448   5388  2157769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157874p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q         macrocell104   1250   1250  2146634  RISE       1
\Display1:BUART:rx_load_fifo\/main_1  macrocell105   4033   5283  2157874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_3\/main_1
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2157874p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell104   1250   1250  2146634  RISE       1
\Display1:BUART:rx_state_3\/main_1  macrocell106   4033   5283  2157874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_2\/main_1
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157874p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell104   1250   1250  2146634  RISE       1
\Display1:BUART:rx_state_2\/main_1  macrocell107   4033   5283  2157874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_0\/main_1
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2157888p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell116   1250   1250  2147855  RISE       1
\Display2:BUART:tx_state_0\/main_1  macrocell116   4019   5269  2157888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_bitclk\/main_1
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2157888p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q      macrocell116   1250   1250  2147855  RISE       1
\Display2:BUART:tx_bitclk\/main_1  macrocell118   4019   5269  2157888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell118        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2157900p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell119   1250   1250  2150390  RISE       1
\Display2:BUART:rx_load_fifo\/main_0  macrocell121   4006   5256  2157900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157900p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q        macrocell119   1250   1250  2150390  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_0  macrocell125   4006   5256  2157900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell125        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_status_3\/main_0
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2157900p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell119        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell119   1250   1250  2150390  RISE       1
\Display2:BUART:rx_status_3\/main_0   macrocell128   4006   5256  2157900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:pollcount_1\/main_2
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2157919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell126        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell126   1250   1250  2152296  RISE       1
\Display2:BUART:pollcount_1\/main_2  macrocell126   3988   5238  2157919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell126        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_load_fifo\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157919p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_load_fifo\/q            macrocell105     1250   1250  2152601  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell17   4368   5618  2157919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell17      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_0\/main_0
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2157955p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell115   1250   1250  2149870  RISE       1
\Display2:BUART:tx_state_0\/main_0  macrocell116   3952   5202  2157955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_bitclk\/main_0
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2157955p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5202
-------------------------------------   ---- 
End-of-path arrival time (ps)           5202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q      macrocell115   1250   1250  2149870  RISE       1
\Display2:BUART:tx_bitclk\/main_0  macrocell118   3952   5202  2157955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell118        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_1
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158020p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell120   1250   1250  2149571  RISE       1
\Display2:BUART:rx_state_0\/main_1  macrocell120   3887   5137  2158020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_3\/main_1
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158020p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell120   1250   1250  2149571  RISE       1
\Display2:BUART:rx_state_3\/main_1  macrocell122   3887   5137  2158020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_2\/main_1
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158020p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell120   1250   1250  2149571  RISE       1
\Display2:BUART:rx_state_2\/main_1  macrocell123   3887   5137  2158020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_8
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158258p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_last\/q          macrocell129   1250   1250  2158258  RISE       1
\Display2:BUART:rx_state_2\/main_8  macrocell123   3648   4898  2158258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_0\/main_1
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158407p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell104   1250   1250  2146634  RISE       1
\Display1:BUART:rx_state_0\/main_1  macrocell104   3500   4750  2158407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158407p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q               macrocell104   1250   1250  2146634  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_1  macrocell109   3500   4750  2158407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell109        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_status_3\/main_1
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158407p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q        macrocell104   1250   1250  2146634  RISE       1
\Display1:BUART:rx_status_3\/main_1  macrocell112   3500   4750  2158407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_0\/main_6
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158420  RISE       1
\Display2:BUART:rx_state_0\/main_6         macrocell120   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_3\/main_6
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158420  RISE       1
\Display2:BUART:rx_state_3\/main_6         macrocell122   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_2\/main_6
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158420p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158420  RISE       1
\Display2:BUART:rx_state_2\/main_6         macrocell123   2797   4737  2158420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158420  RISE       1
\Display2:BUART:rx_load_fifo\/main_6       macrocell121   2794   4734  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_1\/main_3
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell101   1250   1250  2148723  RISE       1
\Display1:BUART:tx_state_1\/main_3  macrocell99    3484   4734  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_2\/main_3
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell101   1250   1250  2148723  RISE       1
\Display1:BUART:tx_state_2\/main_3  macrocell101   3484   4734  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_0\/main_5
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\Display2:BUART:rx_state_0\/main_5         macrocell120   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_3\/main_5
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\Display2:BUART:rx_state_3\/main_5         macrocell122   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_2\/main_5
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158423p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\Display2:BUART:rx_state_2\/main_5         macrocell123   2793   4733  2158423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158425p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2158423  RISE       1
\Display2:BUART:rx_load_fifo\/main_5       macrocell121   2792   4732  2158425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_0\/main_4
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2158441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell117   1250   1250  2150369  RISE       1
\Display2:BUART:tx_state_0\/main_4  macrocell116   3466   4716  2158441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_bitclk\/main_3
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2158441p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q      macrocell117   1250   1250  2150369  RISE       1
\Display2:BUART:tx_bitclk\/main_3  macrocell118   3466   4716  2158441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell118        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_1\/main_2
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158482p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  2148783  RISE       1
\Display1:BUART:tx_state_1\/main_2               macrocell99      4484   4674  2158482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_2\/main_2
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158482p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell16    190    190  2148783  RISE       1
\Display1:BUART:tx_state_2\/main_2               macrocell101     4484   4674  2158482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_1\/main_4
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158486p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell16    190    190  2156069  RISE       1
\Display1:BUART:tx_state_1\/main_4               macrocell99      4480   4670  2158486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_2\/main_4
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158486p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell16      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell16    190    190  2156069  RISE       1
\Display1:BUART:tx_state_2\/main_4               macrocell101     4480   4670  2158486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_state_0\/main_8
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158494p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q      macrocell126   1250   1250  2152296  RISE       1
\Display2:BUART:rx_state_0\/main_8  macrocell120   3412   4662  2158494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_1\/main_4
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2158495p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell19    190    190  2158495  RISE       1
\Display2:BUART:tx_state_1\/main_4               macrocell115     4472   4662  2158495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_2\/main_4
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2158495p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell19    190    190  2158495  RISE       1
\Display2:BUART:tx_state_2\/main_4               macrocell117     4472   4662  2158495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_1\/main_5
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2158585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell118   1250   1250  2158585  RISE       1
\Display2:BUART:tx_state_1\/main_5  macrocell115   3321   4571  2158585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_2\/main_5
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2158585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell118   1250   1250  2158585  RISE       1
\Display2:BUART:tx_state_2\/main_5  macrocell117   3321   4571  2158585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_0\/main_7
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158586p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158586  RISE       1
\Display2:BUART:rx_state_0\/main_7         macrocell120   2631   4571  2158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_3\/main_7
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158586p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158586  RISE       1
\Display2:BUART:rx_state_3\/main_7         macrocell122   2631   4571  2158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_2\/main_7
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158586p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158586  RISE       1
\Display2:BUART:rx_state_2\/main_7         macrocell123   2631   4571  2158586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158598p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158586  RISE       1
\Display2:BUART:rx_load_fifo\/main_7       macrocell121   2619   4559  2158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:txn\/main_6
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4555
-------------------------------------   ---- 
End-of-path arrival time (ps)           4555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell118        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q  macrocell118   1250   1250  2158585  RISE       1
\Display2:BUART:txn\/main_6   macrocell114   3305   4555  2158602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell114        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_1\/main_3
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell127        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell127   1250   1250  2152993  RISE       1
\Display2:BUART:pollcount_1\/main_3  macrocell126   3291   4541  2158615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell126        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_0\/main_2
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell127        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell127   1250   1250  2152993  RISE       1
\Display2:BUART:pollcount_0\/main_2  macrocell127   3291   4541  2158615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell127        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_9
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158622p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell127        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q      macrocell127   1250   1250  2152993  RISE       1
\Display2:BUART:rx_state_0\/main_9  macrocell120   3285   4535  2158622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_6
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell127        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell127   1250   1250  2152993  RISE       1
\Display2:BUART:rx_status_3\/main_6  macrocell128   3272   4522  2158635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_1\/main_0
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158657p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell99   1250   1250  2148957  RISE       1
\Display1:BUART:tx_state_1\/main_0  macrocell99   3250   4500  2158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_2\/main_0
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158657p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell99    1250   1250  2148957  RISE       1
\Display1:BUART:tx_state_2\/main_0  macrocell101   3250   4500  2158657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_state_0\/main_6
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158705p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                         macrocell111   1250   1250  2153973  RISE       1
\Display1:BUART:rx_state_0\/main_6  macrocell104   3202   4452  2158705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_status_3\/main_6
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158705p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell111        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                          macrocell111   1250   1250  2153973  RISE       1
\Display1:BUART:rx_status_3\/main_6  macrocell112   3202   4452  2158705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2158719p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell110        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell110   1250   1250  2153097  RISE       1
MODIN13_1/main_2  macrocell110   3187   4437  2158719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell110        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_1\/main_0
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2158822p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell115   1250   1250  2149870  RISE       1
\Display2:BUART:tx_state_1\/main_0  macrocell115   3085   4335  2158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_2\/main_0
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2158822p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell115   1250   1250  2149870  RISE       1
\Display2:BUART:tx_state_2\/main_0  macrocell117   3085   4335  2158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158880p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158880  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_2   macrocell124   2336   4276  2158880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158881  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_1   macrocell124   2336   4276  2158881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_1\/main_1
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158881  RISE       1
\Display2:BUART:pollcount_1\/main_1        macrocell126   2336   4276  2158881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell126        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_0\/main_1
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158881  RISE       1
\Display2:BUART:pollcount_0\/main_1        macrocell127   2336   4276  2158881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell127        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158881  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_0   macrocell124   2336   4276  2158881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_1\/main_0
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158881  RISE       1
\Display2:BUART:pollcount_1\/main_0        macrocell126   2336   4276  2158881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell126        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_0\/main_0
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158881  RISE       1
\Display2:BUART:pollcount_0\/main_0        macrocell127   2336   4276  2158881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell127        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158911  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_2   macrocell108   2305   4245  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:txn\/main_1
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q  macrocell115   1250   1250  2149870  RISE       1
\Display2:BUART:txn\/main_1    macrocell114   2944   4194  2158962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell114        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_0\/main_2
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2158993p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2150924  RISE       1
\Display2:BUART:tx_state_0\/main_2               macrocell116     3974   4164  2158993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_bitclk\/main_2
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2158993p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2150924  RISE       1
\Display2:BUART:tx_bitclk\/main_2                macrocell118     3974   4164  2158993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell118        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159008p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q   macrocell124   1250   1250  2156501  RISE       1
\Display2:BUART:rx_load_fifo\/main_2  macrocell121   2898   4148  2159008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_status_3\/main_2
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2159008p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell124   1250   1250  2156501  RISE       1
\Display2:BUART:rx_status_3\/main_2  macrocell128   2898   4148  2159008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_0\/main_2
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2159014p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell124   1250   1250  2156501  RISE       1
\Display2:BUART:rx_state_0\/main_2   macrocell120   2893   4143  2159014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_3\/main_2
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159014p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell124   1250   1250  2156501  RISE       1
\Display2:BUART:rx_state_3\/main_2   macrocell122   2893   4143  2159014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_2\/main_2
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159014p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell124   1250   1250  2156501  RISE       1
\Display2:BUART:rx_state_2\/main_2   macrocell123   2893   4143  2159014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:txn\/main_5
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2159052p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell19    190    190  2158495  RISE       1
\Display2:BUART:txn\/main_5                      macrocell114     3915   4105  2159052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell114        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159091p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q         macrocell122   1250   1250  2151581  RISE       1
\Display2:BUART:rx_load_fifo\/main_3  macrocell121   2816   4066  2159091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159091p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q               macrocell122   1250   1250  2151581  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_2  macrocell125   2816   4066  2159091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell125        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_status_3\/main_3
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2159091p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q        macrocell122   1250   1250  2151581  RISE       1
\Display2:BUART:rx_status_3\/main_3  macrocell128   2816   4066  2159091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_0\/main_3
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2159100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell122   1250   1250  2151581  RISE       1
\Display2:BUART:rx_state_0\/main_3  macrocell120   2807   4057  2159100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_3\/main_3
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell122   1250   1250  2151581  RISE       1
\Display2:BUART:rx_state_3\/main_3  macrocell122   2807   4057  2159100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_2\/main_3
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159100p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell122   1250   1250  2151581  RISE       1
\Display2:BUART:rx_state_2\/main_3  macrocell123   2807   4057  2159100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:txn\/q
Path End       : \Display2:BUART:txn\/main_0
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2159105p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell114        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:txn\/q       macrocell114   1250   1250  2159105  RISE       1
\Display2:BUART:txn\/main_0  macrocell114   2802   4052  2159105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell114        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_0\/main_3
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2159194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell106   1250   1250  2147421  RISE       1
\Display1:BUART:rx_state_0\/main_3  macrocell104   2713   3963  2159194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q               macrocell106   1250   1250  2147421  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_2  macrocell109   2713   3963  2159194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell109        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_status_3\/main_3
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2159194p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3963
-------------------------------------   ---- 
End-of-path arrival time (ps)           3963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q        macrocell106   1250   1250  2147421  RISE       1
\Display1:BUART:rx_status_3\/main_3  macrocell112   2713   3963  2159194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159198p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q         macrocell106   1250   1250  2147421  RISE       1
\Display1:BUART:rx_load_fifo\/main_3  macrocell105   2709   3959  2159198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_3\/main_3
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2159198p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell106   1250   1250  2147421  RISE       1
\Display1:BUART:rx_state_3\/main_3  macrocell106   2709   3959  2159198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_2\/main_3
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159198p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell106   1250   1250  2147421  RISE       1
\Display1:BUART:rx_state_2\/main_3  macrocell107   2709   3959  2159198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_0\/main_1
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell100   1250   1250  2144266  RISE       1
\Display1:BUART:tx_state_0\/main_1  macrocell100   2626   3876  2159281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_bitclk\/main_1
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2159281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q      macrocell100   1250   1250  2144266  RISE       1
\Display1:BUART:tx_bitclk\/main_1  macrocell102   2626   3876  2159281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159296p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q         macrocell123   1250   1250  2151786  RISE       1
\Display2:BUART:rx_load_fifo\/main_4  macrocell121   2611   3861  2159296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell121        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159296p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q               macrocell123   1250   1250  2151786  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_3  macrocell125   2611   3861  2159296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell125        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_status_3\/main_4
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2159296p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q        macrocell123   1250   1250  2151786  RISE       1
\Display2:BUART:rx_status_3\/main_4  macrocell128   2611   3861  2159296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell128        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_0\/main_4
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell123   1250   1250  2151786  RISE       1
\Display2:BUART:rx_state_0\/main_4  macrocell120   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell120        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_3\/main_4
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell123   1250   1250  2151786  RISE       1
\Display2:BUART:rx_state_3\/main_4  macrocell122   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell122        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_2\/main_4
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159300p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell123   1250   1250  2151786  RISE       1
\Display2:BUART:rx_state_2\/main_4  macrocell123   2607   3857  2159300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell123        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:txn\/main_4
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q  macrocell117   1250   1250  2150369  RISE       1
\Display2:BUART:txn\/main_4    macrocell114   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell114        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_1\/main_3
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell117   1250   1250  2150369  RISE       1
\Display2:BUART:tx_state_1\/main_3  macrocell115   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_2\/main_3
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell117   1250   1250  2150369  RISE       1
\Display2:BUART:tx_state_2\/main_3  macrocell117   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159349p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q         macrocell107   1250   1250  2147579  RISE       1
\Display1:BUART:rx_load_fifo\/main_4  macrocell105   2557   3807  2159349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell105        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_3\/main_4
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2159349p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell107   1250   1250  2147579  RISE       1
\Display1:BUART:rx_state_3\/main_4  macrocell106   2557   3807  2159349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell106        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_2\/main_4
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159349p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell107   1250   1250  2147579  RISE       1
\Display1:BUART:rx_state_2\/main_4  macrocell107   2557   3807  2159349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_0\/main_4
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2159352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell107   1250   1250  2147579  RISE       1
\Display1:BUART:rx_state_0\/main_4  macrocell104   2555   3805  2159352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell104        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q               macrocell107   1250   1250  2147579  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_3  macrocell109   2555   3805  2159352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell109        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_status_3\/main_4
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2159352p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q        macrocell107   1250   1250  2147579  RISE       1
\Display1:BUART:rx_status_3\/main_4  macrocell112   2555   3805  2159352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell112        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_load_fifo\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell121        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_load_fifo\/q            macrocell121     1250   1250  2156447  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell20   2793   4043  2159493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell20      0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell111        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell111   1250   1250  2153973  RISE       1
MODIN13_1/main_3  macrocell110   2311   3561  2159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell110        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2159596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell111        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell111   1250   1250  2153973  RISE       1
MODIN13_0/main_2  macrocell111   2311   3561  2159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell111        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:txn\/q
Path End       : \Display1:BUART:txn\/main_0
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2159603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell98         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:txn\/q       macrocell98   1250   1250  2159603  RISE       1
\Display1:BUART:txn\/main_0  macrocell98   2304   3554  2159603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell98         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_5
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159649p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_last\/q          macrocell113   1250   1250  2159649  RISE       1
\Display1:BUART:rx_state_2\/main_5  macrocell107   2258   3508  2159649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell107        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_0\/main_5
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2159664p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell118   1250   1250  2158585  RISE       1
\Display2:BUART:tx_state_0\/main_5  macrocell116   2243   3493  2159664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell116        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_1\/main_2
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159877p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3280
-------------------------------------   ---- 
End-of-path arrival time (ps)           3280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2150924  RISE       1
\Display2:BUART:tx_state_1\/main_2               macrocell115     3090   3280  2159877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_2\/main_2
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159877p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3280
-------------------------------------   ---- 
End-of-path arrival time (ps)           3280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell19      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell19    190    190  2150924  RISE       1
\Display2:BUART:tx_state_2\/main_2               macrocell117     3090   3280  2159877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_status_3\/q
Path End       : \Display2:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2160706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5460
-------------------------------------   ---- 
End-of-path arrival time (ps)           5460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell128        0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_status_3\/q       macrocell128    1250   1250  2160706  RISE       1
\Display2:BUART:sRX:RxSts\/status_3  statusicell13   4210   5460  2160706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell13       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_status_3\/q
Path End       : \Display1:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2160911p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell112        0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_status_3\/q       macrocell112    1250   1250  2160911  RISE       1
\Display1:BUART:sRX:RxSts\/status_3  statusicell11   4006   5256  2160911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell11       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Printer:BUART:sRX:RxBitCounter\/clock
Path slack     : 12995305p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16002
-------------------------------------   ----- 
End-of-path arrival time (ps)           16002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q            macrocell68   1250   1250  12995305  RISE       1
\Printer:BUART:rx_counter_load\/main_1  macrocell17   9074  10324  12995305  RISE       1
\Printer:BUART:rx_counter_load\/q       macrocell17   3350  13674  12995305  RISE       1
\Printer:BUART:sRX:RxBitCounter\/load   count7cell    2328  16002  12995305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RF_Physical:BUART:sRX:RxBitCounter\/clock
Path slack     : 12997125p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13011307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q     macrocell51   1250   1250  12997125  RISE       1
\RF_Physical:BUART:rx_counter_load\/main_0  macrocell5    5939   7189  12997125  RISE       1
\RF_Physical:BUART:rx_counter_load\/q       macrocell5    3350  10539  12997125  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/load   count7cell    3643  14182  12997125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 12997542p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13010657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13115
-------------------------------------   ----- 
End-of-path arrival time (ps)           13115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q                macrocell68      1250   1250  12995305  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell11  11865  13115  12997542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 12999437p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11039
-------------------------------------   ----- 
End-of-path arrival time (ps)           11039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q                      macrocell47     1250   1250  12999437  RISE       1
\RF_Physical:BUART:counter_load_not\/main_0           macrocell2      4116   5366  12999437  RISE       1
\RF_Physical:BUART:counter_load_not\/q                macrocell2      3350   8716  12999437  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2323  11039  12999437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13000355p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13010477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10122
-------------------------------------   ----- 
End-of-path arrival time (ps)           10122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                      macrocell63      1250   1250  13000355  RISE       1
\Printer:BUART:counter_load_not\/main_0           macrocell14      3263   4513  13000355  RISE       1
\Printer:BUART:counter_load_not\/q                macrocell14      3350   7863  13000355  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell10   2259  10122  13000355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sTX:TxSts\/status_0
Capture Clock  : \Printer:BUART:sTX:TxSts\/clock
Path slack     : 13001353p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14814
-------------------------------------   ----- 
End-of-path arrival time (ps)           14814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13001353  RISE       1
\Printer:BUART:tx_status_0\/main_3                 macrocell15     3061   6641  13001353  RISE       1
\Printer:BUART:tx_status_0\/q                      macrocell15     3350   9991  13001353  RISE       1
\Printer:BUART:sTX:TxSts\/status_0                 statusicell6    4823  14814  13001353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxSts\/clock                            statusicell6        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Physical:BUART:sTX:TxSts\/status_0
Capture Clock  : \RF_Physical:BUART:sTX:TxSts\/clock
Path slack     : 13001955p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14212
-------------------------------------   ----- 
End-of-path arrival time (ps)           14212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13001955  RISE       1
\RF_Physical:BUART:tx_status_0\/main_3                 macrocell3      4372   7952  13001955  RISE       1
\RF_Physical:BUART:tx_status_0\/q                      macrocell3      3350  11302  13001955  RISE       1
\RF_Physical:BUART:sTX:TxSts\/status_0                 statusicell1    2909  14212  13001955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13002121p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8536
-------------------------------------   ---- 
End-of-path arrival time (ps)           8536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q         macrocell51     1250   1250  12997125  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7286   8536  13002121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Physical:BUART:sRX:RxSts\/status_4
Capture Clock  : \RF_Physical:BUART:sRX:RxSts\/clock
Path slack     : 13002140p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14027
-------------------------------------   ----- 
End-of-path arrival time (ps)           14027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13002140  RISE       1
\RF_Physical:BUART:rx_status_4\/main_1                 macrocell7      2887   6467  13002140  RISE       1
\RF_Physical:BUART:rx_status_4\/q                      macrocell7      3350   9817  13002140  RISE       1
\RF_Physical:BUART:sRX:RxSts\/status_4                 statusicell2    4210  14027  13002140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_0\/main_1
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13002773p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell68   1250   1250  12995305  RISE       1
\Printer:BUART:rx_state_0\/main_1  macrocell68   9134  10384  13002773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_3\/main_1
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13002773p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell68   1250   1250  12995305  RISE       1
\Printer:BUART:rx_state_3\/main_1  macrocell70   9134  10384  13002773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_2\/main_1
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13002773p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10384
-------------------------------------   ----- 
End-of-path arrival time (ps)           10384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell68   1250   1250  12995305  RISE       1
\Printer:BUART:rx_state_2\/main_1  macrocell71   9134  10384  13002773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_1
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13002833p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q         macrocell68   1250   1250  12995305  RISE       1
\Printer:BUART:rx_load_fifo\/main_1  macrocell69   9074  10324  13002833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13002833p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q               macrocell68   1250   1250  12995305  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_1  macrocell73   9074  10324  13002833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_status_3\/main_1
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13002833p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q        macrocell68   1250   1250  12995305  RISE       1
\Printer:BUART:rx_status_3\/main_1  macrocell76   9074  10324  13002833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13003127p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q          macrocell56     1250   1250  13003127  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6280   7530  13003127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13003742p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q          macrocell72      1250   1250  13003742  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell11   5665   6915  13003742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13004044p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q         macrocell67      1250   1250  13000901  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell11   5362   6612  13004044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Physical:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13004322p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6335
-------------------------------------   ---- 
End-of-path arrival time (ps)           6335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q                macrocell47     1250   1250  12999437  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5085   6335  13004322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13004352p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6304
-------------------------------------   ---- 
End-of-path arrival time (ps)           6304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13002319  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6114   6304  13004352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13004589p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  13003127  RISE       1
\RF_Physical:BUART:rx_state_0\/main_2   macrocell52   7317   8567  13004589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13004589p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8567
-------------------------------------   ---- 
End-of-path arrival time (ps)           8567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  13003127  RISE       1
\RF_Physical:BUART:rx_state_3\/main_2   macrocell54   7317   8567  13004589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_7
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13004602p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8555
-------------------------------------   ---- 
End-of-path arrival time (ps)           8555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13004602  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_7       macrocell53   6615   8555  13004602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_state_2\/main_8
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13004602p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8555
-------------------------------------   ---- 
End-of-path arrival time (ps)           8555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13004602  RISE       1
\RF_Physical:BUART:rx_state_2\/main_8         macrocell55   6615   8555  13004602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sRX:RxSts\/status_4
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13004616p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13016167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11550
-------------------------------------   ----- 
End-of-path arrival time (ps)           11550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  13004616  RISE       1
\Printer:BUART:rx_status_4\/main_1                 macrocell19      2289   5869  13004616  RISE       1
\Printer:BUART:rx_status_4\/q                      macrocell19      3350   9219  13004616  RISE       1
\Printer:BUART:sRX:RxSts\/status_4                 statusicell7     2331  11550  13004616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_2
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13004682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8475
-------------------------------------   ---- 
End-of-path arrival time (ps)           8475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q   macrocell56   1250   1250  13003127  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_2  macrocell53   7225   8475  13004682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13004682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8475
-------------------------------------   ---- 
End-of-path arrival time (ps)           8475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  13003127  RISE       1
\RF_Physical:BUART:rx_state_2\/main_2   macrocell55   7225   8475  13004682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_2
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13004682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8475
-------------------------------------   ---- 
End-of-path arrival time (ps)           8475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  13003127  RISE       1
\RF_Physical:BUART:rx_status_3\/main_2  macrocell60   7225   8475  13004682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_2
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13004758p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q   macrocell72   1250   1250  13003742  RISE       1
\Printer:BUART:rx_load_fifo\/main_2  macrocell69   7149   8399  13004758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_status_3\/main_2
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13004758p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8399
-------------------------------------   ---- 
End-of-path arrival time (ps)           8399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  13003742  RISE       1
\Printer:BUART:rx_status_3\/main_2  macrocell76   7149   8399  13004758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_0\/main_2
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13004771p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  13003742  RISE       1
\Printer:BUART:rx_state_0\/main_2   macrocell68   7136   8386  13004771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_3\/main_2
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13004771p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  13003742  RISE       1
\Printer:BUART:rx_state_3\/main_2   macrocell70   7136   8386  13004771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_2\/main_2
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13004771p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8386
-------------------------------------   ---- 
End-of-path arrival time (ps)           8386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  13003742  RISE       1
\Printer:BUART:rx_state_2\/main_2   macrocell71   7136   8386  13004771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Physical:BUART:tx_state_0\/main_3
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13005204p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7952
-------------------------------------   ---- 
End-of-path arrival time (ps)           7952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13001955  RISE       1
\RF_Physical:BUART:tx_state_0\/main_3                  macrocell48     4372   7952  13005204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_state_0\/main_9
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13005525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13004602  RISE       1
\RF_Physical:BUART:rx_state_0\/main_9         macrocell52   5692   7632  13005525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_state_3\/main_7
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13005525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13004602  RISE       1
\RF_Physical:BUART:rx_state_3\/main_7         macrocell54   5692   7632  13005525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_5
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13005576p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_last\/q          macrocell77   1250   1250  13005576  RISE       1
\Printer:BUART:rx_state_2\/main_5  macrocell71   6331   7581  13005576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Physical:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13005897p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q                macrocell48     1250   1250  13000035  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3510   4760  13005897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RF_Physical:BUART:txn\/main_3
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13005903p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13005903  RISE       1
\RF_Physical:BUART:txn\/main_3                macrocell46     2884   7254  13005903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13005968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7189
-------------------------------------   ---- 
End-of-path arrival time (ps)           7189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  12997125  RISE       1
\RF_Physical:BUART:rx_state_0\/main_0    macrocell52   5939   7189  13005968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13005968p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7189
-------------------------------------   ---- 
End-of-path arrival time (ps)           7189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  12997125  RISE       1
\RF_Physical:BUART:rx_state_3\/main_0    macrocell54   5939   7189  13005968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_5
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13006188p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6969
-------------------------------------   ---- 
End-of-path arrival time (ps)           6969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                              macrocell58   1250   1250  13001492  RISE       1
\RF_Physical:BUART:rx_status_3\/main_5  macrocell60   5719   6969  13006188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13006245p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4412
-------------------------------------   ---- 
End-of-path arrival time (ps)           4412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q                macrocell64     1250   1250  13000485  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell9   3162   4412  13006245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13006402p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                macrocell63     1250   1250  13000355  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell9   3005   4255  13006402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:tx_state_0\/main_3
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13006515p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  13001353  RISE       1
\Printer:BUART:tx_state_0\/main_3                  macrocell64     3061   6641  13006515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Printer:BUART:txn\/main_3
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13006559p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/so_comb  datapathcell9   4370   4370  13006559  RISE       1
\Printer:BUART:txn\/main_3                macrocell62     2228   6598  13006559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_load_fifo\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13006606p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6931
-------------------------------------   ---- 
End-of-path arrival time (ps)           6931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell69         0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_load_fifo\/q            macrocell69      1250   1250  13005045  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/f0_load  datapathcell11   5681   6931  13006606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell11      0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_6
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13006649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006649  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_6       macrocell53   4568   6508  13006649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_state_2\/main_7
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13006649p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6508
-------------------------------------   ---- 
End-of-path arrival time (ps)           6508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006649  RISE       1
\RF_Physical:BUART:rx_state_2\/main_7         macrocell55   4568   6508  13006649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_5
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13006665p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006665  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_5       macrocell53   4552   6492  13006665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_state_2\/main_6
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13006665p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006665  RISE       1
\RF_Physical:BUART:rx_state_2\/main_6         macrocell55   4552   6492  13006665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_6
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13006760p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                              macrocell59   1250   1250  13002476  RISE       1
\RF_Physical:BUART:rx_status_3\/main_6  macrocell60   5147   6397  13006760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_3
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13006779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q         macrocell54   1250   1250  13000760  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_3  macrocell53   5128   6378  13006779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13006779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q       macrocell54   1250   1250  13000760  RISE       1
\RF_Physical:BUART:rx_state_2\/main_3  macrocell55   5128   6378  13006779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_3
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13006779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q        macrocell54   1250   1250  13000760  RISE       1
\RF_Physical:BUART:rx_status_3\/main_3  macrocell60   5128   6378  13006779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13006781p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6376
-------------------------------------   ---- 
End-of-path arrival time (ps)           6376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q               macrocell54   1250   1250  13000760  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_2  macrocell57   5126   6376  13006781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13006792p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q                macrocell52     1250   1250  13000461  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2615   3865  13006792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_1
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13006920p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q         macrocell52   1250   1250  13000461  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_1  macrocell53   4987   6237  13006920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13006920p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q       macrocell52   1250   1250  13000461  RISE       1
\RF_Physical:BUART:rx_state_2\/main_1  macrocell55   4987   6237  13006920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_1
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13006920p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q        macrocell52   1250   1250  13000461  RISE       1
\RF_Physical:BUART:rx_status_3\/main_1  macrocell60   4987   6237  13006920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_load_fifo\/main_5
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13006971p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6185
-------------------------------------   ---- 
End-of-path arrival time (ps)           6185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006971  RISE       1
\Printer:BUART:rx_load_fifo\/main_5       macrocell69   4245   6185  13006971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13007028p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13010657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3629
-------------------------------------   ---- 
End-of-path arrival time (ps)           3629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13000589  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell9    3439   3629  13007028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell9       0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_status_3\/main_6
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13007041p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6115
-------------------------------------   ---- 
End-of-path arrival time (ps)           6115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                          macrocell75   1250   1250  13003647  RISE       1
\Printer:BUART:rx_status_3\/main_6  macrocell76   4865   6115  13007041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_5
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13007115p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6042
-------------------------------------   ---- 
End-of-path arrival time (ps)           6042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                             macrocell58   1250   1250  13001492  RISE       1
\RF_Physical:BUART:rx_state_0\/main_5  macrocell52   4792   6042  13007115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_0\/main_0
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13007455p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  13000901  RISE       1
\Printer:BUART:rx_state_0\/main_0    macrocell68   4452   5702  13007455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_3\/main_0
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13007455p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  13000901  RISE       1
\Printer:BUART:rx_state_3\/main_0    macrocell70   4452   5702  13007455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_0
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13007455p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  13000901  RISE       1
\Printer:BUART:rx_state_2\/main_0    macrocell71   4452   5702  13007455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13007483p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5674
-------------------------------------   ---- 
End-of-path arrival time (ps)           5674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q               macrocell52   1250   1250  13000461  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_1  macrocell57   4424   5674  13007483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_0\/main_7
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13007557p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006971  RISE       1
\Printer:BUART:rx_state_0\/main_7         macrocell68   3660   5600  13007557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_3\/main_5
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13007557p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006971  RISE       1
\Printer:BUART:rx_state_3\/main_5         macrocell70   3660   5600  13007557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_2\/main_6
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13007557p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006971  RISE       1
\Printer:BUART:rx_state_2\/main_6         macrocell71   3660   5600  13007557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_state_0\/main_8
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13007571p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006649  RISE       1
\RF_Physical:BUART:rx_state_0\/main_8         macrocell52   3646   5586  13007571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_state_3\/main_6
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13007571p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13006649  RISE       1
\RF_Physical:BUART:rx_state_3\/main_6         macrocell54   3646   5586  13007571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_state_0\/main_7
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13007589p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006665  RISE       1
\RF_Physical:BUART:rx_state_0\/main_7         macrocell52   3628   5568  13007589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_state_3\/main_5
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13007589p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5568
-------------------------------------   ---- 
End-of-path arrival time (ps)           5568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13006665  RISE       1
\RF_Physical:BUART:rx_state_3\/main_5         macrocell54   3628   5568  13007589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_state_1\/main_2
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13007607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13002319  RISE       1
\RF_Physical:BUART:tx_state_1\/main_2               macrocell47     5359   5549  13007607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_state_0\/main_6
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13007616p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                         macrocell75   1250   1250  13003647  RISE       1
\Printer:BUART:rx_state_0\/main_6  macrocell68   4291   5541  13007616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:txn\/main_1
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13007737p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q  macrocell47   1250   1250  12999437  RISE       1
\RF_Physical:BUART:txn\/main_1    macrocell46   4170   5420  13007737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_0
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13007737p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q       macrocell47   1250   1250  12999437  RISE       1
\RF_Physical:BUART:tx_state_1\/main_0  macrocell47   4170   5420  13007737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_0
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13007790p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q       macrocell47   1250   1250  12999437  RISE       1
\RF_Physical:BUART:tx_state_2\/main_0  macrocell49   4116   5366  13007790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13007963p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell59   1250   1250  13002476  RISE       1
MODIN1_1/main_3  macrocell58   3944   5194  13007963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_6
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13008098p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5058
-------------------------------------   ---- 
End-of-path arrival time (ps)           5058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                             macrocell59   1250   1250  13002476  RISE       1
\RF_Physical:BUART:rx_state_0\/main_6  macrocell52   3808   5058  13008098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_state_0\/main_2
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13008201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13002319  RISE       1
\RF_Physical:BUART:tx_state_0\/main_2               macrocell48     4766   4956  13008201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_bitclk\/main_2
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13008201p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13002319  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_2                macrocell50     4766   4956  13008201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_last\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_5
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13008256p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_last\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_last\/q          macrocell61   1250   1250  13008256  RISE       1
\RF_Physical:BUART:rx_state_2\/main_5  macrocell55   3651   4901  13008256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : \Printer:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008263p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008263  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_1   macrocell72   2954   4894  13008263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13008263p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008263  RISE       1
MODIN5_1/main_1                           macrocell74   2954   4894  13008263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13008263p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4894
-------------------------------------   ---- 
End-of-path arrival time (ps)           4894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008263  RISE       1
MODIN5_0/main_1                           macrocell75   2954   4894  13008263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell75         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_0
Path End       : \Printer:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008278p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13008278  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_2   macrocell72   2939   4879  13008278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_0
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13008286p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q       macrocell47   1250   1250  12999437  RISE       1
\RF_Physical:BUART:tx_state_0\/main_0  macrocell48   3620   4870  13008286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_bitclk\/main_0
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13008286p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q      macrocell47   1250   1250  12999437  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_0  macrocell50   3620   4870  13008286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : \Printer:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008288  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_0   macrocell72   2928   4868  13008288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell72         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13008288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008288  RISE       1
MODIN5_1/main_0                           macrocell74   2928   4868  13008288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13008288p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008288  RISE       1
MODIN5_0/main_0                           macrocell75   2928   4868  13008288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell75         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_0
Path End       : \RF_Physical:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RF_Physical:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008298p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13008298  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/main_2   macrocell56   2918   4858  13008298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_2
Path End       : \RF_Physical:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RF_Physical:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008301p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008301  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/main_0   macrocell56   2915   4855  13008301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13008301p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008301  RISE       1
MODIN1_1/main_0                               macrocell58   2915   4855  13008301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_1
Path End       : \RF_Physical:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RF_Physical:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13008316p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008316  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/main_1   macrocell56   2901   4841  13008316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell56         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13008316p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008316  RISE       1
MODIN1_1/main_1                               macrocell58   2901   4841  13008316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13008320p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13008301  RISE       1
MODIN1_0/main_0                               macrocell59   2897   4837  13008320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13008330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13008316  RISE       1
MODIN1_0/main_1                               macrocell59   2887   4827  13008330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_bitclk\/main_2
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13008345p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13000589  RISE       1
\Printer:BUART:tx_bitclk\/main_2                macrocell66      4622   4812  13008345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_5
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13008385p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q        macrocell50   1250   1250  13008385  RISE       1
\RF_Physical:BUART:tx_state_2\/main_5  macrocell49   3521   4771  13008385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_1
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13008388p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q       macrocell48   1250   1250  13000035  RISE       1
\RF_Physical:BUART:tx_state_2\/main_1  macrocell49   3519   4769  13008388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_4
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13008402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q       macrocell55   1250   1250  12999558  RISE       1
\RF_Physical:BUART:rx_state_0\/main_4  macrocell52   3505   4755  13008402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_4
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13008402p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q       macrocell55   1250   1250  12999558  RISE       1
\RF_Physical:BUART:rx_state_3\/main_4  macrocell54   3505   4755  13008402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_0\/main_8
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13008418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008418  RISE       1
\Printer:BUART:rx_state_0\/main_8         macrocell68   2799   4739  13008418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_3\/main_6
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13008418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008418  RISE       1
\Printer:BUART:rx_state_3\/main_6         macrocell70   2799   4739  13008418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_2\/main_7
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13008418p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008418  RISE       1
\Printer:BUART:rx_state_2\/main_7         macrocell71   2799   4739  13008418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_load_fifo\/main_6
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13008422p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13008418  RISE       1
\Printer:BUART:rx_load_fifo\/main_6       macrocell69   2795   4735  13008422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_0
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13008429p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  13000901  RISE       1
\Printer:BUART:rx_load_fifo\/main_0  macrocell69   3477   4727  13008429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13008429p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q        macrocell67   1250   1250  13000901  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_0  macrocell73   3477   4727  13008429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_status_3\/main_0
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13008429p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell67   1250   1250  13000901  RISE       1
\Printer:BUART:rx_status_3\/main_0   macrocell76   3477   4727  13008429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13008433p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q        macrocell51   1250   1250  12997125  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_0  macrocell57   3474   4724  13008433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_status_3\/main_5
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13008519p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                          macrocell74   1250   1250  13003970  RISE       1
\Printer:BUART:rx_status_3\/main_5  macrocell76   3388   4638  13008519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:txn\/main_4
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13008525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q  macrocell49   1250   1250  13001264  RISE       1
\RF_Physical:BUART:txn\/main_4    macrocell46   3382   4632  13008525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_3
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13008525p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q       macrocell49   1250   1250  13001264  RISE       1
\RF_Physical:BUART:tx_state_1\/main_3  macrocell47   3382   4632  13008525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_4
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13008540p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q       macrocell49   1250   1250  13001264  RISE       1
\RF_Physical:BUART:tx_state_0\/main_4  macrocell48   3366   4616  13008540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_bitclk\/main_3
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13008540p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q      macrocell49   1250   1250  13001264  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_3  macrocell50   3366   4616  13008540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_state_0\/main_5
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13008541p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                         macrocell74   1250   1250  13003970  RISE       1
\Printer:BUART:rx_state_0\/main_5  macrocell68   3365   4615  13008541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_0\/main_9
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13008586p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008586  RISE       1
\Printer:BUART:rx_state_0\/main_9         macrocell68   2631   4571  13008586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_3\/main_7
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13008586p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008586  RISE       1
\Printer:BUART:rx_state_3\/main_7         macrocell70   2631   4571  13008586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_2\/main_8
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13008586p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008586  RISE       1
\Printer:BUART:rx_state_2\/main_8         macrocell71   2631   4571  13008586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_load_fifo\/main_7
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13008598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13008586  RISE       1
\Printer:BUART:rx_load_fifo\/main_7       macrocell69   2619   4559  13008598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:txn\/main_1
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13008637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q  macrocell63   1250   1250  13000355  RISE       1
\Printer:BUART:txn\/main_1    macrocell62   3270   4520  13008637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_bitclk\/main_0
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13008637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4520
-------------------------------------   ---- 
End-of-path arrival time (ps)           4520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q      macrocell63   1250   1250  13000355  RISE       1
\Printer:BUART:tx_bitclk\/main_0  macrocell66   3270   4520  13008637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_0\/main_0
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13008640p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4516
-------------------------------------   ---- 
End-of-path arrival time (ps)           4516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell63   1250   1250  13000355  RISE       1
\Printer:BUART:tx_state_0\/main_0  macrocell64   3266   4516  13008640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_1\/main_0
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13008644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell63   1250   1250  13000355  RISE       1
\Printer:BUART:tx_state_1\/main_0  macrocell63   3263   4513  13008644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_2\/main_0
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13008644p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell63   1250   1250  13000355  RISE       1
\Printer:BUART:tx_state_2\/main_0  macrocell65   3263   4513  13008644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_0
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13008704p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  12997125  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_0  macrocell53   3203   4453  13008704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13008704p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  12997125  RISE       1
\RF_Physical:BUART:rx_state_2\/main_0    macrocell55   3203   4453  13008704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_0
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13008704p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell51   1250   1250  12997125  RISE       1
\RF_Physical:BUART:rx_status_3\/main_0   macrocell60   3203   4453  13008704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:txn\/q
Path End       : \RF_Physical:BUART:txn\/main_0
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13008720p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:txn\/q       macrocell46   1250   1250  13008720  RISE       1
\RF_Physical:BUART:txn\/main_0  macrocell46   3186   4436  13008720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_0\/main_1
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13008757p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell64   1250   1250  13000485  RISE       1
\Printer:BUART:tx_state_0\/main_1  macrocell64   3150   4400  13008757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:txn\/main_2
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13008775p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q  macrocell64   1250   1250  13000485  RISE       1
\Printer:BUART:txn\/main_2    macrocell62   3132   4382  13008775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_bitclk\/main_1
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13008775p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q      macrocell64   1250   1250  13000485  RISE       1
\Printer:BUART:tx_bitclk\/main_1  macrocell66   3132   4382  13008775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_1\/main_1
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13008775p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell64   1250   1250  13000485  RISE       1
\Printer:BUART:tx_state_1\/main_1  macrocell63   3132   4382  13008775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_2\/main_1
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13008775p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell64   1250   1250  13000485  RISE       1
\Printer:BUART:tx_state_2\/main_1  macrocell65   3132   4382  13008775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_1\/main_2
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13008878p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13000589  RISE       1
\Printer:BUART:tx_state_1\/main_2               macrocell63      4088   4278  13008878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_2\/main_2
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13008878p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4278
-------------------------------------   ---- 
End-of-path arrival time (ps)           4278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13000589  RISE       1
\Printer:BUART:tx_state_2\/main_2               macrocell65      4088   4278  13008878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_1\/main_3
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13008890p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell65   1250   1250  13000601  RISE       1
\Printer:BUART:tx_state_1\/main_3  macrocell63   3016   4266  13008890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_2\/main_3
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13008890p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell65   1250   1250  13000601  RISE       1
\Printer:BUART:tx_state_2\/main_3  macrocell65   3016   4266  13008890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:txn\/main_4
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13008894p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q  macrocell65   1250   1250  13000601  RISE       1
\Printer:BUART:txn\/main_4    macrocell62   3012   4262  13008894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_bitclk\/main_3
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13008894p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q      macrocell65   1250   1250  13000601  RISE       1
\Printer:BUART:tx_bitclk\/main_3  macrocell66   3012   4262  13008894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_0\/main_4
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13009050p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell65   1250   1250  13000601  RISE       1
\Printer:BUART:tx_state_0\/main_4  macrocell64   2857   4107  13009050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_load_fifo\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13009061p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3130
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_load_fifo\/q            macrocell53     1250   1250  13005038  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3226   4476  13009061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_1\/main_5
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13009080p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell66   1250   1250  13009080  RISE       1
\Printer:BUART:tx_state_1\/main_5  macrocell63   2827   4077  13009080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_2\/main_5
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13009080p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4077
-------------------------------------   ---- 
End-of-path arrival time (ps)           4077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell66   1250   1250  13009080  RISE       1
\Printer:BUART:tx_state_2\/main_5  macrocell65   2827   4077  13009080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:txn\/main_6
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13009082p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4074
-------------------------------------   ---- 
End-of-path arrival time (ps)           4074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q  macrocell66   1250   1250  13009080  RISE       1
\Printer:BUART:txn\/main_6   macrocell62   2824   4074  13009082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_0\/main_5
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13009084p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4072
-------------------------------------   ---- 
End-of-path arrival time (ps)           4072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell66   1250   1250  13009080  RISE       1
\Printer:BUART:tx_state_0\/main_5  macrocell64   2822   4072  13009084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_0\/main_4
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13009118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell71   1250   1250  13001608  RISE       1
\Printer:BUART:rx_state_0\/main_4  macrocell68   2789   4039  13009118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_3\/main_4
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13009118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell71   1250   1250  13001608  RISE       1
\Printer:BUART:rx_state_3\/main_4  macrocell70   2789   4039  13009118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_2\/main_4
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13009118p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell71   1250   1250  13001608  RISE       1
\Printer:BUART:rx_state_2\/main_4  macrocell71   2789   4039  13009118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_4
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13009136p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q         macrocell71   1250   1250  13001608  RISE       1
\Printer:BUART:rx_load_fifo\/main_4  macrocell69   2771   4021  13009136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009136p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q               macrocell71   1250   1250  13001608  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_3  macrocell73   2771   4021  13009136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_status_3\/main_4
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13009136p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q        macrocell71   1250   1250  13001608  RISE       1
\Printer:BUART:rx_status_3\/main_4  macrocell76   2771   4021  13009136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13009274p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell75         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell75   1250   1250  13003647  RISE       1
MODIN5_1/main_3  macrocell74   2633   3883  13009274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13009274p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell75         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell75   1250   1250  13003647  RISE       1
MODIN5_0/main_2  macrocell75   2633   3883  13009274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell75         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_5
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13009300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q        macrocell50   1250   1250  13008385  RISE       1
\RF_Physical:BUART:tx_state_0\/main_5  macrocell48   2606   3856  13009300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:txn\/main_6
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13009301p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q  macrocell50   1250   1250  13008385  RISE       1
\RF_Physical:BUART:txn\/main_6   macrocell46   2606   3856  13009301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_5
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13009301p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q        macrocell50   1250   1250  13008385  RISE       1
\RF_Physical:BUART:tx_state_1\/main_5  macrocell47   2606   3856  13009301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_1
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13009303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q       macrocell48   1250   1250  13000035  RISE       1
\RF_Physical:BUART:tx_state_0\/main_1  macrocell48   2603   3853  13009303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_bitclk\/main_1
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13009303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q      macrocell48   1250   1250  13000035  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_1  macrocell50   2603   3853  13009303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:txn\/main_2
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13009303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q  macrocell48   1250   1250  13000035  RISE       1
\RF_Physical:BUART:txn\/main_2    macrocell46   2603   3853  13009303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_1
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13009303p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q       macrocell48   1250   1250  13000035  RISE       1
\RF_Physical:BUART:tx_state_1\/main_1  macrocell47   2603   3853  13009303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13009304p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q       macrocell52   1250   1250  13000461  RISE       1
\RF_Physical:BUART:rx_state_0\/main_1  macrocell52   2603   3853  13009304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13009304p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q       macrocell52   1250   1250  13000461  RISE       1
\RF_Physical:BUART:rx_state_3\/main_1  macrocell54   2603   3853  13009304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_3
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13009316p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q         macrocell70   1250   1250  13001788  RISE       1
\Printer:BUART:rx_load_fifo\/main_3  macrocell69   2591   3841  13009316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009316p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q               macrocell70   1250   1250  13001788  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_2  macrocell73   2591   3841  13009316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell73         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_status_3\/main_3
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13009316p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q        macrocell70   1250   1250  13001788  RISE       1
\Printer:BUART:rx_status_3\/main_3  macrocell76   2591   3841  13009316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell76         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_0\/main_3
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13009318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell70   1250   1250  13001788  RISE       1
\Printer:BUART:rx_state_0\/main_3  macrocell68   2588   3838  13009318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell68         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_3\/main_3
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13009318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell70   1250   1250  13001788  RISE       1
\Printer:BUART:rx_state_3\/main_3  macrocell70   2588   3838  13009318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_2\/main_3
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13009318p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell70   1250   1250  13001788  RISE       1
\Printer:BUART:rx_state_2\/main_3  macrocell71   2588   3838  13009318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell71         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13009325p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q               macrocell55   1250   1250  12999558  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_3  macrocell57   2582   3832  13009325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell57         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_4
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13009330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q         macrocell55   1250   1250  12999558  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_4  macrocell53   2576   3826  13009330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_4
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13009330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q       macrocell55   1250   1250  12999558  RISE       1
\RF_Physical:BUART:rx_state_2\/main_4  macrocell55   2576   3826  13009330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_4
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13009330p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q        macrocell55   1250   1250  12999558  RISE       1
\RF_Physical:BUART:rx_status_3\/main_4  macrocell60   2576   3826  13009330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13009375p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell58   1250   1250  13001492  RISE       1
MODIN1_1/main_2  macrocell58   2531   3781  13009375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_0\/main_2
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13009512p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3644
-------------------------------------   ---- 
End-of-path arrival time (ps)           3644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell10    190    190  13000589  RISE       1
\Printer:BUART:tx_state_0\/main_2               macrocell64      3454   3644  13009512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell64         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Physical:BUART:txn\/main_5
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13009557p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3600
-------------------------------------   ---- 
End-of-path arrival time (ps)           3600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13009557  RISE       1
\RF_Physical:BUART:txn\/main_5                      macrocell46     3410   3600  13009557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Physical:BUART:tx_state_1\/main_4
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13009557p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3600
-------------------------------------   ---- 
End-of-path arrival time (ps)           3600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13009557  RISE       1
\RF_Physical:BUART:tx_state_1\/main_4               macrocell47     3410   3600  13009557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13009597p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell74         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell74   1250   1250  13003970  RISE       1
MODIN5_1/main_2  macrocell74   2310   3560  13009597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell74         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13009600p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell59   1250   1250  13002476  RISE       1
MODIN1_0/main_2  macrocell59   2307   3557  13009600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13009603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q       macrocell54   1250   1250  13000760  RISE       1
\RF_Physical:BUART:rx_state_0\/main_3  macrocell52   2304   3554  13009603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell52         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13009603p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q       macrocell54   1250   1250  13000760  RISE       1
\RF_Physical:BUART:rx_state_3\/main_3  macrocell54   2304   3554  13009603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_3
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13009617p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q       macrocell49   1250   1250  13001264  RISE       1
\RF_Physical:BUART:tx_state_2\/main_3  macrocell49   2290   3540  13009617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:txn\/q
Path End       : \Printer:BUART:txn\/main_0
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13009670p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell62         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:txn\/q       macrocell62   1250   1250  13009670  RISE       1
\Printer:BUART:txn\/main_0  macrocell62   2237   3487  13009670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Physical:BUART:tx_state_2\/main_4
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13010345p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2812
-------------------------------------   ---- 
End-of-path arrival time (ps)           2812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13009557  RISE       1
\RF_Physical:BUART:tx_state_2\/main_4               macrocell49     2622   2812  13010345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_status_3\/q
Path End       : \Printer:BUART:sRX:RxSts\/status_3
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13010383p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13016167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5784
-------------------------------------   ---- 
End-of-path arrival time (ps)           5784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell76         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_status_3\/q       macrocell76    1250   1250  13010383  RISE       1
\Printer:BUART:sRX:RxSts\/status_3  statusicell7   4534   5784  13010383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell7        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_1\/main_4
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13010427p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2730
-------------------------------------   ---- 
End-of-path arrival time (ps)           2730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  13010427  RISE       1
\Printer:BUART:tx_state_1\/main_4               macrocell63      2540   2730  13010427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_2\/main_4
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13010427p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2730
-------------------------------------   ---- 
End-of-path arrival time (ps)           2730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  13010427  RISE       1
\Printer:BUART:tx_state_2\/main_4               macrocell65      2540   2730  13010427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:txn\/main_5
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13010431p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (Clock_Printer:R#1 vs. Clock_Printer:R#2)   13016667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2726
-------------------------------------   ---- 
End-of-path arrival time (ps)           2726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT     slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell10    190    190  13010427  RISE       1
\Printer:BUART:txn\/main_5                      macrocell62      2536   2726  13010431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell62         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_state_2\/main_2
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13010673p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13013157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2484
-------------------------------------   ---- 
End-of-path arrival time (ps)           2484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13002319  RISE       1
\RF_Physical:BUART:tx_state_2\/main_2               macrocell49     2294   2484  13010673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_status_3\/q
Path End       : \RF_Physical:BUART:sRX:RxSts\/status_3
Capture Clock  : \RF_Physical:BUART:sRX:RxSts\/clock
Path slack     : 13012607p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13016667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13016167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell60         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_status_3\/q       macrocell60    1250   1250  13012607  RISE       1
\RF_Physical:BUART:sRX:RxSts\/status_3  statusicell2   2310   3560  13012607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Dispenser:BUART:sRX:RxBitCounter\/clock
Path slack     : 21676534p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21694640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18106
-------------------------------------   ----- 
End-of-path arrival time (ps)           18106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q            macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_counter_load\/main_1  macrocell25   9861  11111  21676534  RISE       1
\Dispenser:BUART:rx_counter_load\/q       macrocell25   3350  14461  21676534  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/load   count7cell    3645  18106  21676534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Dispenser:BUART:sRX:RxSts\/status_4
Capture Clock  : \Dispenser:BUART:sRX:RxSts\/clock
Path slack     : 21682286p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21699500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17214
-------------------------------------   ----- 
End-of-path arrival time (ps)           17214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/clock                   datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell14   3580   3580  21682286  RISE       1
\Dispenser:BUART:rx_status_4\/main_1                 macrocell27      2903   6483  21682286  RISE       1
\Dispenser:BUART:rx_status_4\/q                      macrocell27      3350   9833  21682286  RISE       1
\Dispenser:BUART:sRX:RxSts\/status_4                 statusicell9     7382  17214  21682286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxSts\/clock                          statusicell9        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Dispenser:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21682816p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21693990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11174
-------------------------------------   ----- 
End-of-path arrival time (ps)           11174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q                macrocell85      1250   1250  21676534  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell14   9924  11174  21682816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/clock                   datapathcell14      0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_1\/q
Path End       : \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21682952p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -6190
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21693810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10858
-------------------------------------   ----- 
End-of-path arrival time (ps)           10858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_1\/q                      macrocell79      1250   1250  21682952  RISE       1
\Dispenser:BUART:counter_load_not\/main_0           macrocell22      3946   5196  21682952  RISE       1
\Dispenser:BUART:counter_load_not\/q                macrocell22      3350   8546  21682952  RISE       1
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell13   2312  10858  21682952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:rx_load_fifo\/main_1
Capture Clock  : \Dispenser:BUART:rx_load_fifo\/clock_0
Path slack     : 21685379p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11111
-------------------------------------   ----- 
End-of-path arrival time (ps)           11111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q         macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_load_fifo\/main_1  macrocell86   9861  11111  21685379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_load_fifo\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Dispenser:BUART:sTX:TxSts\/status_0
Capture Clock  : \Dispenser:BUART:sTX:TxSts\/clock
Path slack     : 21686092p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21699500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13408
-------------------------------------   ----- 
End-of-path arrival time (ps)           13408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  21686092  RISE       1
\Dispenser:BUART:tx_status_0\/main_3                 macrocell23      4162   7742  21686092  RISE       1
\Dispenser:BUART:tx_status_0\/q                      macrocell23      3350  11092  21686092  RISE       1
\Dispenser:BUART:sTX:TxSts\/status_0                 statusicell8     2316  13408  21686092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:TxSts\/clock                          statusicell8        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_3\/q
Path End       : \Dispenser:BUART:rx_load_fifo\/main_3
Capture Clock  : \Dispenser:BUART:rx_load_fifo\/clock_0
Path slack     : 21687016p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_3\/q         macrocell87   1250   1250  21678171  RISE       1
\Dispenser:BUART:rx_load_fifo\/main_3  macrocell86   8224   9474  21687016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_load_fifo\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_3\/q
Path End       : \Dispenser:BUART:rx_state_2\/main_3
Capture Clock  : \Dispenser:BUART:rx_state_2\/clock_0
Path slack     : 21687118p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_3\/q       macrocell87   1250   1250  21678171  RISE       1
\Dispenser:BUART:rx_state_2\/main_3  macrocell88   8122   9372  21687118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_3\/q
Path End       : \Dispenser:BUART:rx_status_2\/main_3
Capture Clock  : \Dispenser:BUART:rx_status_2\/clock_0
Path slack     : 21687118p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_3\/q        macrocell87   1250   1250  21678171  RISE       1
\Dispenser:BUART:rx_status_2\/main_3  macrocell93   8122   9372  21687118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_2\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_3\/q
Path End       : \Dispenser:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Dispenser:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21687118p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9372
-------------------------------------   ---- 
End-of-path arrival time (ps)           9372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_3\/q                macrocell87   1250   1250  21678171  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/main_4  macrocell95   8122   9372  21687118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:rx_state_2\/main_1
Capture Clock  : \Dispenser:BUART:rx_state_2\/clock_0
Path slack     : 21687720p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q       macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_state_2\/main_1  macrocell88   7520   8770  21687720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:rx_status_2\/main_1
Capture Clock  : \Dispenser:BUART:rx_status_2\/clock_0
Path slack     : 21687720p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q        macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_status_2\/main_1  macrocell93   7520   8770  21687720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_2\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Dispenser:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21687720p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q                macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/main_1  macrocell95   7520   8770  21687720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_1\/q
Path End       : \Dispenser:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Dispenser:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21688227p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21693990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_1\/q                macrocell79      1250   1250  21682952  RISE       1
\Dispenser:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell12   4513   5763  21688227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_bitclk_enable\/q
Path End       : \Dispenser:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Dispenser:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21688267p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21693990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_bitclk_enable\/q          macrocell89      1250   1250  21688267  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell14   4473   5723  21688267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/clock                   datapathcell14      0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_2\/q
Path End       : \Dispenser:BUART:rx_state_0\/main_5
Capture Clock  : \Dispenser:BUART:rx_state_0\/clock_0
Path slack     : 21688848p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_2\/q       macrocell88   1250   1250  21681767  RISE       1
\Dispenser:BUART:rx_state_0\/main_5  macrocell85   6392   7642  21688848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_2\/q
Path End       : \Dispenser:BUART:rx_state_3\/main_4
Capture Clock  : \Dispenser:BUART:rx_state_3\/clock_0
Path slack     : 21688848p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_2\/q       macrocell88   1250   1250  21681767  RISE       1
\Dispenser:BUART:rx_state_3\/main_4  macrocell87   6392   7642  21688848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_2\/q
Path End       : \Dispenser:BUART:rx_status_3\/main_5
Capture Clock  : \Dispenser:BUART:rx_status_3\/clock_0
Path slack     : 21688848p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_2\/q        macrocell88   1250   1250  21681767  RISE       1
\Dispenser:BUART:rx_status_3\/main_5  macrocell94   6392   7642  21688848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_3\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_2\/q
Path End       : \Dispenser:BUART:rx_parity_bit\/main_5
Capture Clock  : \Dispenser:BUART:rx_parity_bit\/clock_0
Path slack     : 21688848p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_2\/q          macrocell88   1250   1250  21681767  RISE       1
\Dispenser:BUART:rx_parity_bit\/main_5  macrocell97   6392   7642  21688848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_bit\/clock_0                    macrocell97         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_2\/q
Path End       : \Dispenser:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Dispenser:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21688861p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7629
-------------------------------------   ---- 
End-of-path arrival time (ps)           7629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_2\/q               macrocell88   1250   1250  21681767  RISE       1
\Dispenser:BUART:rx_state_stop1_reg\/main_3  macrocell90   6379   7629  21688861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_stop1_reg\/clock_0               macrocell90         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_3\/q
Path End       : \Dispenser:BUART:rx_state_0\/main_4
Capture Clock  : \Dispenser:BUART:rx_state_0\/clock_0
Path slack     : 21688962p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_3\/q       macrocell87   1250   1250  21678171  RISE       1
\Dispenser:BUART:rx_state_0\/main_4  macrocell85   6278   7528  21688962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_3\/q
Path End       : \Dispenser:BUART:rx_state_3\/main_3
Capture Clock  : \Dispenser:BUART:rx_state_3\/clock_0
Path slack     : 21688962p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_3\/q       macrocell87   1250   1250  21678171  RISE       1
\Dispenser:BUART:rx_state_3\/main_3  macrocell87   6278   7528  21688962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_3\/q
Path End       : \Dispenser:BUART:rx_status_3\/main_4
Capture Clock  : \Dispenser:BUART:rx_status_3\/clock_0
Path slack     : 21688962p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_3\/q        macrocell87   1250   1250  21678171  RISE       1
\Dispenser:BUART:rx_status_3\/main_4  macrocell94   6278   7528  21688962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_3\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_3\/q
Path End       : \Dispenser:BUART:rx_parity_bit\/main_4
Capture Clock  : \Dispenser:BUART:rx_parity_bit\/clock_0
Path slack     : 21688962p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7528
-------------------------------------   ---- 
End-of-path arrival time (ps)           7528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_3\/q          macrocell87   1250   1250  21678171  RISE       1
\Dispenser:BUART:rx_parity_bit\/main_4  macrocell97   6278   7528  21688962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_bit\/clock_0                    macrocell97         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Dispenser:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Dispenser:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21689024p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21693990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4966
-------------------------------------   ---- 
End-of-path arrival time (ps)           4966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  21683887  RISE       1
\Dispenser:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell12   4776   4966  21689024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Dispenser:BUART:txn\/main_3
Capture Clock  : \Dispenser:BUART:txn\/clock_0
Path slack     : 21689184p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7306
-------------------------------------   ---- 
End-of-path arrival time (ps)           7306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:TxShifter:u0\/so_comb  datapathcell12   4370   4370  21689184  RISE       1
\Dispenser:BUART:txn\/main_3                macrocell78      2936   7306  21689184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:rx_state_0\/main_0
Capture Clock  : \Dispenser:BUART:rx_state_0\/clock_0
Path slack     : 21689268p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q  macrocell83   1250   1250  21684109  RISE       1
\Dispenser:BUART:rx_state_0\/main_0    macrocell85   5972   7222  21689268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:rx_state_3\/main_0
Capture Clock  : \Dispenser:BUART:rx_state_3\/clock_0
Path slack     : 21689268p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q  macrocell83   1250   1250  21684109  RISE       1
\Dispenser:BUART:rx_state_3\/main_0    macrocell87   5972   7222  21689268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:rx_status_3\/main_0
Capture Clock  : \Dispenser:BUART:rx_status_3\/clock_0
Path slack     : 21689268p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q  macrocell83   1250   1250  21684109  RISE       1
\Dispenser:BUART:rx_status_3\/main_0   macrocell94   5972   7222  21689268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_3\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:rx_parity_bit\/main_0
Capture Clock  : \Dispenser:BUART:rx_parity_bit\/clock_0
Path slack     : 21689268p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q   macrocell83   1250   1250  21684109  RISE       1
\Dispenser:BUART:rx_parity_bit\/main_0  macrocell97   5972   7222  21689268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_bit\/clock_0                    macrocell97         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Dispenser:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21689281p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7209
-------------------------------------   ---- 
End-of-path arrival time (ps)           7209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q        macrocell83   1250   1250  21684109  RISE       1
\Dispenser:BUART:rx_state_stop1_reg\/main_0  macrocell90   5959   7209  21689281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_stop1_reg\/clock_0               macrocell90         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:rx_state_0\/main_1
Capture Clock  : \Dispenser:BUART:rx_state_0\/clock_0
Path slack     : 21689330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q       macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_state_0\/main_1  macrocell85   5910   7160  21689330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:rx_state_3\/main_1
Capture Clock  : \Dispenser:BUART:rx_state_3\/clock_0
Path slack     : 21689330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q       macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_state_3\/main_1  macrocell87   5910   7160  21689330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:rx_status_3\/main_1
Capture Clock  : \Dispenser:BUART:rx_status_3\/clock_0
Path slack     : 21689330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q        macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_status_3\/main_1  macrocell94   5910   7160  21689330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_3\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:rx_parity_bit\/main_1
Capture Clock  : \Dispenser:BUART:rx_parity_bit\/clock_0
Path slack     : 21689330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q          macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_parity_bit\/main_1  macrocell97   5910   7160  21689330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_bit\/clock_0                    macrocell97         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_bitclk_enable\/q
Path End       : \Dispenser:BUART:rx_load_fifo\/main_2
Capture Clock  : \Dispenser:BUART:rx_load_fifo\/clock_0
Path slack     : 21689467p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_bitclk_enable\/q   macrocell89   1250   1250  21688267  RISE       1
\Dispenser:BUART:rx_load_fifo\/main_2  macrocell86   5773   7023  21689467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_load_fifo\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_parity_bit\/q
Path End       : \Dispenser:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Dispenser:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21689526p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_bit\/clock_0                    macrocell97         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_parity_bit\/q             macrocell97   1250   1250  21689526  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/main_7  macrocell95   5714   6964  21689526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Dispenser:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21689543p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21693990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q         macrocell83      1250   1250  21684109  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell14   3197   4447  21689543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/clock                   datapathcell14      0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Dispenser:BUART:tx_state_0\/main_3
Capture Clock  : \Dispenser:BUART:tx_state_0\/clock_0
Path slack     : 21689630p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  21686092  RISE       1
\Dispenser:BUART:tx_state_0\/main_3                  macrocell80      3280   6860  21689630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_parity_bit\/q
Path End       : \Dispenser:BUART:rx_parity_bit\/main_6
Capture Clock  : \Dispenser:BUART:rx_parity_bit\/clock_0
Path slack     : 21689759p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6731
-------------------------------------   ---- 
End-of-path arrival time (ps)           6731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_bit\/clock_0                    macrocell97         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_parity_bit\/q       macrocell97   1250   1250  21689526  RISE       1
\Dispenser:BUART:rx_parity_bit\/main_6  macrocell97   5481   6731  21689759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_bit\/clock_0                    macrocell97         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_bitclk_enable\/q
Path End       : \Dispenser:BUART:rx_state_0\/main_2
Capture Clock  : \Dispenser:BUART:rx_state_0\/clock_0
Path slack     : 21689818p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  21688267  RISE       1
\Dispenser:BUART:rx_state_0\/main_2   macrocell85   5422   6672  21689818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_bitclk_enable\/q
Path End       : \Dispenser:BUART:rx_state_3\/main_2
Capture Clock  : \Dispenser:BUART:rx_state_3\/clock_0
Path slack     : 21689818p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  21688267  RISE       1
\Dispenser:BUART:rx_state_3\/main_2   macrocell87   5422   6672  21689818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_bitclk_enable\/q
Path End       : \Dispenser:BUART:rx_status_3\/main_2
Capture Clock  : \Dispenser:BUART:rx_status_3\/clock_0
Path slack     : 21689818p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  21688267  RISE       1
\Dispenser:BUART:rx_status_3\/main_2  macrocell94   5422   6672  21689818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_3\/clock_0                      macrocell94         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_bitclk_enable\/q
Path End       : \Dispenser:BUART:rx_parity_bit\/main_2
Capture Clock  : \Dispenser:BUART:rx_parity_bit\/clock_0
Path slack     : 21689818p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_bitclk_enable\/q    macrocell89   1250   1250  21688267  RISE       1
\Dispenser:BUART:rx_parity_bit\/main_2  macrocell97   5422   6672  21689818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_bit\/clock_0                    macrocell97         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_0\/q
Path End       : \Dispenser:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Dispenser:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21689828p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21693990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_0\/q                macrocell80      1250   1250  21683997  RISE       1
\Dispenser:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell12   2912   4162  21689828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:TxShifter:u0\/clock                   datapathcell12      0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_3\/q
Path End       : \Dispenser:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Dispenser:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21690473p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6017
-------------------------------------   ---- 
End-of-path arrival time (ps)           6017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_3\/q               macrocell87   1250   1250  21678171  RISE       1
\Dispenser:BUART:rx_state_stop1_reg\/main_2  macrocell90   4767   6017  21690473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_stop1_reg\/clock_0               macrocell90         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_2\/q
Path End       : \Dispenser:BUART:rx_load_fifo\/main_4
Capture Clock  : \Dispenser:BUART:rx_load_fifo\/clock_0
Path slack     : 21690612p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5878
-------------------------------------   ---- 
End-of-path arrival time (ps)           5878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_2\/q         macrocell88   1250   1250  21681767  RISE       1
\Dispenser:BUART:rx_load_fifo\/main_4  macrocell86   4628   5878  21690612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_load_fifo\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_2\/q
Path End       : \Dispenser:BUART:rx_state_2\/main_4
Capture Clock  : \Dispenser:BUART:rx_state_2\/clock_0
Path slack     : 21690698p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_2\/q       macrocell88   1250   1250  21681767  RISE       1
\Dispenser:BUART:rx_state_2\/main_4  macrocell88   4542   5792  21690698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_2\/q
Path End       : \Dispenser:BUART:rx_status_2\/main_4
Capture Clock  : \Dispenser:BUART:rx_status_2\/clock_0
Path slack     : 21690698p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_2\/q        macrocell88   1250   1250  21681767  RISE       1
\Dispenser:BUART:rx_status_2\/main_4  macrocell93   4542   5792  21690698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_2\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_2\/q
Path End       : \Dispenser:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Dispenser:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21690698p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5792
-------------------------------------   ---- 
End-of-path arrival time (ps)           5792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_2\/q                macrocell88   1250   1250  21681767  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/main_5  macrocell95   4542   5792  21690698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_1\/q
Path End       : \Dispenser:BUART:txn\/main_1
Capture Clock  : \Dispenser:BUART:txn\/clock_0
Path slack     : 21690792p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5698
-------------------------------------   ---- 
End-of-path arrival time (ps)           5698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_1\/q  macrocell79   1250   1250  21682952  RISE       1
\Dispenser:BUART:txn\/main_1    macrocell78   4448   5698  21690792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_load_fifo\/q
Path End       : \Dispenser:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Dispenser:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21690821p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3130
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6049
-------------------------------------   ---- 
End-of-path arrival time (ps)           6049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_load_fifo\/clock_0                     macrocell86         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_load_fifo\/q            macrocell86      1250   1250  21684311  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/f0_load  datapathcell14   4799   6049  21690821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxShifter:u0\/clock                   datapathcell14      0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_state_0\/q
Path End       : \Dispenser:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Dispenser:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21690860p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_state_0\/q               macrocell85   1250   1250  21676534  RISE       1
\Dispenser:BUART:rx_state_stop1_reg\/main_1  macrocell90   4380   5630  21690860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_stop1_reg\/clock_0               macrocell90         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_4
Path End       : \Dispenser:BUART:rx_state_0\/main_8
Capture Clock  : \Dispenser:BUART:rx_state_0\/clock_0
Path slack     : 21690870p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21690870  RISE       1
\Dispenser:BUART:rx_state_0\/main_8         macrocell85   3680   5620  21690870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_4
Path End       : \Dispenser:BUART:rx_state_3\/main_7
Capture Clock  : \Dispenser:BUART:rx_state_3\/clock_0
Path slack     : 21690870p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5620
-------------------------------------   ---- 
End-of-path arrival time (ps)           5620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21690870  RISE       1
\Dispenser:BUART:rx_state_3\/main_7         macrocell87   3680   5620  21690870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_5
Path End       : \Dispenser:BUART:rx_state_0\/main_7
Capture Clock  : \Dispenser:BUART:rx_state_0\/clock_0
Path slack     : 21690871p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           5619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21690871  RISE       1
\Dispenser:BUART:rx_state_0\/main_7         macrocell85   3679   5619  21690871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_5
Path End       : \Dispenser:BUART:rx_state_3\/main_6
Capture Clock  : \Dispenser:BUART:rx_state_3\/clock_0
Path slack     : 21690871p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           5619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21690871  RISE       1
\Dispenser:BUART:rx_state_3\/main_6         macrocell87   3679   5619  21690871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_6
Path End       : \Dispenser:BUART:rx_state_0\/main_6
Capture Clock  : \Dispenser:BUART:rx_state_0\/clock_0
Path slack     : 21690874p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21690874  RISE       1
\Dispenser:BUART:rx_state_0\/main_6         macrocell85   3676   5616  21690874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_0\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_6
Path End       : \Dispenser:BUART:rx_state_3\/main_5
Capture Clock  : \Dispenser:BUART:rx_state_3\/clock_0
Path slack     : 21690874p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5616
-------------------------------------   ---- 
End-of-path arrival time (ps)           5616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21690874  RISE       1
\Dispenser:BUART:rx_state_3\/main_5         macrocell87   3676   5616  21690874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_3\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_last\/q
Path End       : \Dispenser:BUART:rx_state_2\/main_5
Capture Clock  : \Dispenser:BUART:rx_state_2\/clock_0
Path slack     : 21691020p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5470
-------------------------------------   ---- 
End-of-path arrival time (ps)           5470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_last\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_last\/q          macrocell96   1250   1250  21691020  RISE       1
\Dispenser:BUART:rx_state_2\/main_5  macrocell88   4220   5470  21691020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:rx_state_2\/main_0
Capture Clock  : \Dispenser:BUART:rx_state_2\/clock_0
Path slack     : 21691120p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q  macrocell83   1250   1250  21684109  RISE       1
\Dispenser:BUART:rx_state_2\/main_0    macrocell88   4120   5370  21691120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:rx_status_2\/main_0
Capture Clock  : \Dispenser:BUART:rx_status_2\/clock_0
Path slack     : 21691120p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q  macrocell83   1250   1250  21684109  RISE       1
\Dispenser:BUART:rx_status_2\/main_0   macrocell93   4120   5370  21691120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_2\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Dispenser:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21691120p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q         macrocell83   1250   1250  21684109  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/main_0  macrocell95   4120   5370  21691120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_1\/q
Path End       : \Dispenser:BUART:tx_state_2\/main_0
Capture Clock  : \Dispenser:BUART:tx_state_2\/clock_0
Path slack     : 21691294p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_1\/q       macrocell79   1250   1250  21682952  RISE       1
\Dispenser:BUART:tx_state_2\/main_0  macrocell81   3946   5196  21691294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_1\/q
Path End       : \Dispenser:BUART:tx_bitclk\/main_0
Capture Clock  : \Dispenser:BUART:tx_bitclk\/clock_0
Path slack     : 21691294p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_1\/q      macrocell79   1250   1250  21682952  RISE       1
\Dispenser:BUART:tx_bitclk\/main_0  macrocell82   3946   5196  21691294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_bitclk\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_0\/q
Path End       : \Dispenser:BUART:txn\/main_2
Capture Clock  : \Dispenser:BUART:txn\/clock_0
Path slack     : 21691415p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_0\/q  macrocell80   1250   1250  21683997  RISE       1
\Dispenser:BUART:txn\/main_2    macrocell78   3825   5075  21691415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Dispenser:BUART:tx_state_1\/main_2
Capture Clock  : \Dispenser:BUART:tx_state_1\/clock_0
Path slack     : 21691536p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  21683887  RISE       1
\Dispenser:BUART:tx_state_1\/main_2               macrocell79      4764   4954  21691536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Dispenser:BUART:tx_state_0\/main_2
Capture Clock  : \Dispenser:BUART:tx_state_0\/clock_0
Path slack     : 21691536p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  21683887  RISE       1
\Dispenser:BUART:tx_state_0\/main_2               macrocell80      4764   4954  21691536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_2
Path End       : \Dispenser:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Dispenser:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21691618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21691618  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/main_0   macrocell89   2932   4872  21691618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21691618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21691618  RISE       1
MODIN9_1/main_0                             macrocell91   2932   4872  21691618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21691618p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4872
-------------------------------------   ---- 
End-of-path arrival time (ps)           4872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21691618  RISE       1
MODIN9_0/main_0                             macrocell92   2932   4872  21691618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_0
Path End       : \Dispenser:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Dispenser:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21691626p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21691626  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/main_2   macrocell89   2924   4864  21691626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_1
Path End       : \Dispenser:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Dispenser:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21691627p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21691627  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/main_1   macrocell89   2923   4863  21691627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21691627p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21691627  RISE       1
MODIN9_1/main_1                             macrocell91   2923   4863  21691627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21691627p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4863
-------------------------------------   ---- 
End-of-path arrival time (ps)           4863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21691627  RISE       1
MODIN9_0/main_1                             macrocell92   2923   4863  21691627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_bitclk\/q
Path End       : \Dispenser:BUART:txn\/main_6
Capture Clock  : \Dispenser:BUART:txn\/clock_0
Path slack     : 21691670p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_bitclk\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_bitclk\/q  macrocell82   1250   1250  21691670  RISE       1
\Dispenser:BUART:txn\/main_6   macrocell78   3570   4820  21691670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_2\/q
Path End       : \Dispenser:BUART:txn\/main_4
Capture Clock  : \Dispenser:BUART:txn\/clock_0
Path slack     : 21691702p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_2\/q  macrocell81   1250   1250  21684287  RISE       1
\Dispenser:BUART:txn\/main_4    macrocell78   3538   4788  21691702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_1\/q
Path End       : \Dispenser:BUART:tx_state_1\/main_0
Capture Clock  : \Dispenser:BUART:tx_state_1\/clock_0
Path slack     : 21691719p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_1\/q       macrocell79   1250   1250  21682952  RISE       1
\Dispenser:BUART:tx_state_1\/main_0  macrocell79   3521   4771  21691719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_1\/q
Path End       : \Dispenser:BUART:tx_state_0\/main_0
Capture Clock  : \Dispenser:BUART:tx_state_0\/clock_0
Path slack     : 21691719p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_1\/q       macrocell79   1250   1250  21682952  RISE       1
\Dispenser:BUART:tx_state_0\/main_0  macrocell80   3521   4771  21691719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_1\/q
Path End       : \Dispenser:BUART:tx_parity_bit\/main_1
Capture Clock  : \Dispenser:BUART:tx_parity_bit\/clock_0
Path slack     : 21691719p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_1\/q          macrocell79   1250   1250  21682952  RISE       1
\Dispenser:BUART:tx_parity_bit\/main_1  macrocell84   3521   4771  21691719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_parity_bit\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:txn\/q
Path End       : \Dispenser:BUART:tx_parity_bit\/main_0
Capture Clock  : \Dispenser:BUART:tx_parity_bit\/clock_0
Path slack     : 21691733p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:txn\/q                 macrocell78   1250   1250  21691733  RISE       1
\Dispenser:BUART:tx_parity_bit\/main_0  macrocell84   3507   4757  21691733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_parity_bit\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_parity_bit\/q
Path End       : \Dispenser:BUART:txn\/main_7
Capture Clock  : \Dispenser:BUART:txn\/clock_0
Path slack     : 21692007p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_parity_bit\/clock_0                    macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_parity_bit\/q  macrocell84   1250   1250  21692007  RISE       1
\Dispenser:BUART:txn\/main_7       macrocell78   3233   4483  21692007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Dispenser:BUART:tx_state_2\/main_2
Capture Clock  : \Dispenser:BUART:tx_state_2\/clock_0
Path slack     : 21692229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  21683887  RISE       1
\Dispenser:BUART:tx_state_2\/main_2               macrocell81      4071   4261  21692229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Dispenser:BUART:tx_bitclk\/main_2
Capture Clock  : \Dispenser:BUART:tx_bitclk\/clock_0
Path slack     : 21692229p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell13    190    190  21683887  RISE       1
\Dispenser:BUART:tx_bitclk\/main_2                macrocell82      4071   4261  21692229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_bitclk\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_bitclk_enable\/q
Path End       : \Dispenser:BUART:rx_state_2\/main_2
Capture Clock  : \Dispenser:BUART:rx_state_2\/clock_0
Path slack     : 21692315p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  21688267  RISE       1
\Dispenser:BUART:rx_state_2\/main_2   macrocell88   2925   4175  21692315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_bitclk_enable\/q
Path End       : \Dispenser:BUART:rx_status_2\/main_2
Capture Clock  : \Dispenser:BUART:rx_status_2\/clock_0
Path slack     : 21692315p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_bitclk_enable\/q  macrocell89   1250   1250  21688267  RISE       1
\Dispenser:BUART:rx_status_2\/main_2  macrocell93   2925   4175  21692315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_2\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_bitclk_enable\/q
Path End       : \Dispenser:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Dispenser:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21692315p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_bitclk_enable\/clock_0                 macrocell89         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_bitclk_enable\/q          macrocell89   1250   1250  21688267  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/main_2  macrocell95   2925   4175  21692315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_bitclk\/q
Path End       : \Dispenser:BUART:tx_state_1\/main_4
Capture Clock  : \Dispenser:BUART:tx_state_1\/clock_0
Path slack     : 21692330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_bitclk\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_bitclk\/q        macrocell82   1250   1250  21691670  RISE       1
\Dispenser:BUART:tx_state_1\/main_4  macrocell79   2910   4160  21692330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_bitclk\/q
Path End       : \Dispenser:BUART:tx_state_0\/main_6
Capture Clock  : \Dispenser:BUART:tx_state_0\/clock_0
Path slack     : 21692330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_bitclk\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_bitclk\/q        macrocell82   1250   1250  21691670  RISE       1
\Dispenser:BUART:tx_state_0\/main_6  macrocell80   2910   4160  21692330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_bitclk\/q
Path End       : \Dispenser:BUART:tx_parity_bit\/main_4
Capture Clock  : \Dispenser:BUART:tx_parity_bit\/clock_0
Path slack     : 21692330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_bitclk\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_bitclk\/q           macrocell82   1250   1250  21691670  RISE       1
\Dispenser:BUART:tx_parity_bit\/main_4  macrocell84   2910   4160  21692330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_parity_bit\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_0\/q
Path End       : \Dispenser:BUART:tx_state_1\/main_1
Capture Clock  : \Dispenser:BUART:tx_state_1\/clock_0
Path slack     : 21692335p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_0\/q       macrocell80   1250   1250  21683997  RISE       1
\Dispenser:BUART:tx_state_1\/main_1  macrocell79   2905   4155  21692335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_0\/q
Path End       : \Dispenser:BUART:tx_state_0\/main_1
Capture Clock  : \Dispenser:BUART:tx_state_0\/clock_0
Path slack     : 21692335p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_0\/q       macrocell80   1250   1250  21683997  RISE       1
\Dispenser:BUART:tx_state_0\/main_1  macrocell80   2905   4155  21692335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_0\/q
Path End       : \Dispenser:BUART:tx_parity_bit\/main_2
Capture Clock  : \Dispenser:BUART:tx_parity_bit\/clock_0
Path slack     : 21692335p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_0\/q          macrocell80   1250   1250  21683997  RISE       1
\Dispenser:BUART:tx_parity_bit\/main_2  macrocell84   2905   4155  21692335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_parity_bit\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_bitclk\/q
Path End       : \Dispenser:BUART:tx_state_2\/main_4
Capture Clock  : \Dispenser:BUART:tx_state_2\/clock_0
Path slack     : 21692337p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_bitclk\/clock_0                        macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_bitclk\/q        macrocell82   1250   1250  21691670  RISE       1
\Dispenser:BUART:tx_state_2\/main_4  macrocell81   2903   4153  21692337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_0\/q
Path End       : \Dispenser:BUART:tx_state_2\/main_1
Capture Clock  : \Dispenser:BUART:tx_state_2\/clock_0
Path slack     : 21692340p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_0\/q       macrocell80   1250   1250  21683997  RISE       1
\Dispenser:BUART:tx_state_2\/main_1  macrocell81   2900   4150  21692340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_0\/q
Path End       : \Dispenser:BUART:tx_bitclk\/main_1
Capture Clock  : \Dispenser:BUART:tx_bitclk\/clock_0
Path slack     : 21692340p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_0\/q      macrocell80   1250   1250  21683997  RISE       1
\Dispenser:BUART:tx_bitclk\/main_1  macrocell82   2900   4150  21692340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_bitclk\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_2\/q
Path End       : \Dispenser:BUART:tx_state_1\/main_3
Capture Clock  : \Dispenser:BUART:tx_state_1\/clock_0
Path slack     : 21692627p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_2\/q       macrocell81   1250   1250  21684287  RISE       1
\Dispenser:BUART:tx_state_1\/main_3  macrocell79   2613   3863  21692627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_1\/clock_0                       macrocell79         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_2\/q
Path End       : \Dispenser:BUART:tx_state_0\/main_4
Capture Clock  : \Dispenser:BUART:tx_state_0\/clock_0
Path slack     : 21692627p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_2\/q       macrocell81   1250   1250  21684287  RISE       1
\Dispenser:BUART:tx_state_0\/main_4  macrocell80   2613   3863  21692627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_2\/q
Path End       : \Dispenser:BUART:tx_parity_bit\/main_3
Capture Clock  : \Dispenser:BUART:tx_parity_bit\/clock_0
Path slack     : 21692627p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_2\/q          macrocell81   1250   1250  21684287  RISE       1
\Dispenser:BUART:tx_parity_bit\/main_3  macrocell84   2613   3863  21692627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_parity_bit\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_2\/q
Path End       : \Dispenser:BUART:tx_state_2\/main_3
Capture Clock  : \Dispenser:BUART:tx_state_2\/clock_0
Path slack     : 21692629p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_2\/q       macrocell81   1250   1250  21684287  RISE       1
\Dispenser:BUART:tx_state_2\/main_3  macrocell81   2611   3861  21692629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_state_2\/q
Path End       : \Dispenser:BUART:tx_bitclk\/main_3
Capture Clock  : \Dispenser:BUART:tx_bitclk\/clock_0
Path slack     : 21692629p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_2\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_state_2\/q      macrocell81   1250   1250  21684287  RISE       1
\Dispenser:BUART:tx_bitclk\/main_3  macrocell82   2611   3861  21692629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_bitclk\/clock_0                        macrocell82         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:txn\/q
Path End       : \Dispenser:BUART:txn\/main_0
Capture Clock  : \Dispenser:BUART:txn\/clock_0
Path slack     : 21692651p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:txn\/q       macrocell78   1250   1250  21691733  RISE       1
\Dispenser:BUART:txn\/main_0  macrocell78   2589   3839  21692651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21692915p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell91         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell91   1250   1250  21685437  RISE       1
MODIN9_1/main_2  macrocell91   2325   3575  21692915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21692931p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell92         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell92   1250   1250  21685454  RISE       1
MODIN9_1/main_3  macrocell91   2309   3559  21692931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell91         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21692931p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell92         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell92   1250   1250  21685454  RISE       1
MODIN9_0/main_2  macrocell92   2309   3559  21692931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell92         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_parity_bit\/q
Path End       : \Dispenser:BUART:tx_parity_bit\/main_5
Capture Clock  : \Dispenser:BUART:tx_parity_bit\/clock_0
Path slack     : 21692931p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_parity_bit\/clock_0                    macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_parity_bit\/q       macrocell84   1250   1250  21692007  RISE       1
\Dispenser:BUART:tx_parity_bit\/main_5  macrocell84   2309   3559  21692931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_parity_bit\/clock_0                    macrocell84         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_parity_error_pre\/q
Path End       : \Dispenser:BUART:rx_status_2\/main_5
Capture Clock  : \Dispenser:BUART:rx_status_2\/clock_0
Path slack     : 21692946p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_parity_error_pre\/q  macrocell95   1250   1250  21692946  RISE       1
\Dispenser:BUART:rx_status_2\/main_5     macrocell93   2294   3544  21692946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_2\/clock_0                      macrocell93         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_parity_error_pre\/q
Path End       : \Dispenser:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Dispenser:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21692946p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_parity_error_pre\/q       macrocell95   1250   1250  21692946  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/main_6  macrocell95   2294   3544  21692946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_parity_error_pre\/clock_0              macrocell95         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:tx_ctrl_mark_last\/q
Path End       : \Dispenser:BUART:rx_load_fifo\/main_0
Capture Clock  : \Dispenser:BUART:rx_load_fifo\/clock_0
Path slack     : 21692954p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_ctrl_mark_last\/clock_0                macrocell83         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Dispenser:BUART:tx_ctrl_mark_last\/q  macrocell83   1250   1250  21684109  RISE       1
\Dispenser:BUART:rx_load_fifo\/main_0  macrocell86   2286   3536  21692954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_load_fifo\/clock_0                     macrocell86         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Dispenser:BUART:txn\/main_5
Capture Clock  : \Dispenser:BUART:txn\/clock_0
Path slack     : 21693056p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3434
-------------------------------------   ---- 
End-of-path arrival time (ps)           3434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    190    190  21693056  RISE       1
\Dispenser:BUART:txn\/main_5                      macrocell78      3244   3434  21693056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:txn\/clock_0                              macrocell78         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Dispenser:BUART:tx_state_0\/main_5
Capture Clock  : \Dispenser:BUART:tx_state_0\/clock_0
Path slack     : 21693985p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21696490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2505
-------------------------------------   ---- 
End-of-path arrival time (ps)           2505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Dispenser:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell13    190    190  21693056  RISE       1
\Dispenser:BUART:tx_state_0\/main_5               macrocell80      2315   2505  21693985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:tx_state_0\/clock_0                       macrocell80         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_status_3\/q
Path End       : \Dispenser:BUART:sRX:RxSts\/status_3
Capture Clock  : \Dispenser:BUART:sRX:RxSts\/clock
Path slack     : 21695318p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21699500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_3\/clock_0                      macrocell94         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_status_3\/q       macrocell94    1250   1250  21695318  RISE       1
\Dispenser:BUART:sRX:RxSts\/status_3  statusicell9   2932   4182  21695318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxSts\/clock                          statusicell9        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Dispenser:BUART:rx_status_2\/q
Path End       : \Dispenser:BUART:sRX:RxSts\/status_2
Capture Clock  : \Dispenser:BUART:sRX:RxSts\/clock
Path slack     : 21695336p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21700000
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21699500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4164
-------------------------------------   ---- 
End-of-path arrival time (ps)           4164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:rx_status_2\/clock_0                      macrocell93         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\Dispenser:BUART:rx_status_2\/q       macrocell93    1250   1250  21695336  RISE       1
\Dispenser:BUART:sRX:RxSts\/status_2  statusicell9   2914   4164  21695336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_6                                      clockblockcell      0      0  RISE       1
\Dispenser:BUART:sRX:RxSts\/clock                          statusicell9        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

