*----------------------------------------------------------------------------------------
*	Innovus 18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2021-Aug-16 09:27:36 (2021-Aug-16 08:27:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: SIGNALS_VDDL_128_64_16
*
*	Liberty Libraries used: 
*	        default_emulate_view: /usr/local/cadence/kits/tsmc/180n_FORTE/PDK_v02_1.6b_2021/tsmc_libraries/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a//tcb018gbwp7ttc.lib
*
*	Power Domain used: 
*              Rail:        VDD      Voltage:        1.8 
*
*       Power View : default_emulate_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile ../reports/SIGNALS_VDDL_128_64_16/SIGNALS_VDDL_128_64_16_innovus_power.rep
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        0.14867807 	    1.6842%
Total Switching Power:       8.67925257 	   98.3158%
Total Leakage Power:         0.00000604 	    0.0001%
Total Power:                 8.82793678 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.06325    0.008857   1.218e-06     0.07211      0.8169 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                    0.08542        8.67   4.823e-06       8.756       99.18 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                             0.1487       8.679   6.041e-06       8.828         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.8     0.1487       8.679   6.041e-06       8.828         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*                Highest Average Power:               U7_g6__1786 (BUFTD8BWP7T):           0.5254 
*                Highest Leakage Power:   FE_OFC0_NOT_READ_VDDL_1 (BUFFD12BWP7T):        3.466e-07 
*          Total Cap:      2.67878e-10 F
*          Total instances in design:    39
*          Total instances in design with no power:     0
*          Total instances in design with no activity:     0
*          Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

