<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>RobotCup17: /home/vzavza/robotCup17/mbed/TARGET_NUCLEO_F401RE/stm32f4xx_hal_rcc_ex.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RobotCup17
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_746369e733900accdb87dbe74aa188c4.html">mbed</a></li><li class="navelem"><a class="el" href="dir_9da8d60aeb5d392b24c686f6c742d316.html">TARGET_NUCLEO_F401RE</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_hal_rcc_ex.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__hal__rcc__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F4xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F4xx_HAL_RCC_EX_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html">   65</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">   67</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">PLLState</a>;   </div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">   70</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">PLLSource</a>;  </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">   73</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">PLLM</a>;       </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">   76</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">PLLN</a>;       </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">   79</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">PLLP</a>;       </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">   82</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">PLLQ</a>;       </div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">    defined(STM32F479xx) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  uint32_t PLLR;       </div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"> </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}<a class="code" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;{</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  uint32_t PLLI2SM;    </div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  uint32_t PLLI2SN;    </div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  uint32_t PLLI2SP;    </div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  uint32_t PLLI2SQ;    </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  uint32_t PLLI2SR;    </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}<a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  uint32_t PLLSAIM;    </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  uint32_t PLLSAIN;    </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  uint32_t PLLSAIP;    </div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  uint32_t PLLSAIQ;    </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;}RCC_PLLSAIInitTypeDef;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a> PLLI2S;  </div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  RCC_PLLSAIInitTypeDef PLLSAI;  </div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  uint32_t PLLI2SDivQ;           </div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  uint32_t PLLSAIDivQ;           </div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  uint32_t Sai1ClockSelection;    </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  uint32_t Sai2ClockSelection;    </div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  uint32_t I2sApb1ClockSelection;    </div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  uint32_t I2sApb2ClockSelection;    </div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  uint32_t SdioClockSelection;    </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  uint32_t CecClockSelection;      </div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  uint32_t Fmpi2c1ClockSelection;  </div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  uint32_t SpdifClockSelection;    </div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  uint32_t Clk48ClockSelection;     </div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  uint8_t TIMPresSelection;      </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor">   </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;{</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  uint32_t PeriphClockSelection;   </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  uint32_t I2SClockSelection;      </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  uint32_t Lptim1ClockSelection;   </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  uint32_t Fmpi2c1ClockSelection;  </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  uint8_t TIMPresSelection;        </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;}<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;{</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  uint32_t PLLI2SN;    </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  uint32_t PLLI2SR;    </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  uint32_t PLLI2SQ;    </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}<a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  uint32_t PLLSAIN;    </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  uint32_t PLLSAIP;    </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                 </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  uint32_t PLLSAIQ;    </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  uint32_t PLLSAIR;    </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}RCC_PLLSAIInitTypeDef;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  uint32_t PeriphClockSelection; </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a> PLLI2S;  </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  RCC_PLLSAIInitTypeDef PLLSAI;  </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  uint32_t PLLI2SDivQ;           </div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  uint32_t PLLSAIDivQ;           </div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  uint32_t PLLSAIDivR;           </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  uint32_t RTCClockSelection;      </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  uint8_t TIMPresSelection;      </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  uint32_t Clk48ClockSelection;  </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  uint32_t SdioClockSelection;   </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">  305</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;{</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#if defined(STM32F411xE)</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  uint32_t PLLI2SM;    </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">  312</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">PLLI2SN</a>;    </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">  316</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">PLLI2SR</a>;    </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;}<a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html">  326</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;{</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">  328</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">PeriphClockSelection</a>; </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">  331</a></span>&#160;  <a class="code" href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a> <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">PLLI2S</a>;  </div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">  334</a></span>&#160;  uint32_t <a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">RTCClockSelection</a>;      </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">/*------------------- Peripheral Clock source for STM32F410xx ----------------*/</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_FMPI2C1         ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_LPTIM1          ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/*------------------- Peripheral Clock source for STM32F446xx ----------------*/</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB1        ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S_APB2        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI1            ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI2            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CEC             ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_FMPI2C1         ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CK48            ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDIO            ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SPDIFRX         ((uint32_t)0x00000400)</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          ((uint32_t)0x00000800)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/*-----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/*----------- Peripheral Clock source for STM32F469xx/STM32F479xx -------------*/</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLI2S      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLSAI      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_LTDC            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_CK48            ((uint32_t)0x00000080)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SDIO            ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/*-------- Peripheral Clock source for STM32F42xxx/STM32F43xxx ---------------*/</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLI2S      ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_SAI_PLLSAI      ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_LTDC            ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_TIM             ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">/*-------- Peripheral Clock source for STM32F40xxx/STM32F41xxx ---------------*/</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) </span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_I2S             ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_RTC             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define RCC_PERIPHCLK_PLLI2S          ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_PLLI2S         ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define RCC_I2SCLKSOURCE_EXT            ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) ||\</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_2                ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_4                ((uint32_t)0x00010000)</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_8                ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define RCC_PLLSAIDIVR_16               ((uint32_t)0x00030000)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) </span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV2                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV4                  ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV6                  ((uint32_t)0x00000006)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define RCC_PLLI2SP_DIV8                  ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV2                  ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV4                  ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV6                  ((uint32_t)0x00000006)</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define RCC_PLLSAIP_DIV8                  ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLSAI             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_PLLI2S             ((uint32_t)0x00100000)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define RCC_SAIACLKSOURCE_EXT                ((uint32_t)0x00200000)</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLSAI             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_PLLI2S             ((uint32_t)0x00400000)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define RCC_SAIBCLKSOURCE_EXT                ((uint32_t)0x00800000)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      </div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define RCC_CK48CLKSOURCE_PLLQ              ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define RCC_CK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR_CK48MSEL)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_CK48              ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR_SDIOSEL)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define RCC_DSICLKSOURCE_DSIPHY             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define RCC_DSICLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_DSISEL)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLSAI             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI1SRC_0)</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1SRC_1)</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#define RCC_SAI1CLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1SRC)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSAI             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI2SRC_0)</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI2SRC_1)</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define RCC_SAI2CLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI2SRC)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLI2S          ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define RCC_I2SAPB1CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S1SRC)</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLI2S          ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S2SRC_0)</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S2SRC_1)</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define RCC_I2SAPB2CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S2SRC)</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_APB                ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_SYSCLK             ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_HSI                ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define RCC_CECCLKSOURCE_HSI                ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define RCC_CECCLKSOURCE_LSE                ((uint32_t)RCC_DCKCFGR2_CECSEL)</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define RCC_CK48CLKSOURCE_PLLQ              ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define RCC_CK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR2_CK48MSEL)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_CK48              ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR2_SDIOSEL)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define RCC_SPDIFRXCLKSOURCE_PLLR             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define RCC_SPDIFRXCLKSOURCE_PLLI2SP          ((uint32_t)RCC_DCKCFGR2_SPDIFRXSEL)</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_PLLR            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2SSRC_0)</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define RCC_I2SAPBCLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2SSRC_1)</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_APB                ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_SYSCLK             ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define RCC_FMPI2C1CLKSOURCE_HSI                ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_PCLK            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define RCC_LPTIM1CLKSOURCE_LSE            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define RCC_TIMPRES_DESACTIVATED        ((uint8_t)0x00)</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define RCC_TIMPRES_ACTIVATED           ((uint8_t)0x01)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) ||\</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define RCC_TIMPRES_DESACTIVATED        ((uint8_t)0x00)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define RCC_TIMPRES_ACTIVATED           ((uint8_t)0x01)</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define RCC_LSE_LOWPOWER_MODE           ((uint8_t)0x00)</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define RCC_LSE_HIGHDRIVE_MODE          ((uint8_t)0x01)</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      </div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx)       </span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_SYSCLK            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLI2SCLK         RCC_CFGR_MCO2_0</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_SYSCLK            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_I2SCLK            RCC_CFGR_MCO2_0</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/*------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx --------*/</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOJEN);\</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOKEN);\</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2DEN);\</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">                                         UNUSED(tmpreg); \</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">                                         } while(0)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">                                         __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">                                         SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">                                         </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">                                         tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">                                         UNUSED(tmpreg); \</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">                                         } while(0)</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { \</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOIEN))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOJEN))</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOKEN))</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_DMA2DEN))</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACEN))</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACTXEN))</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACRXEN))</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_DISABLE()       (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACPTPEN))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE() do {                                     \</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                      \</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">                                          __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">                                          __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">                                          __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor"> #define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_CRYPEN))</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_HASHEN))</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                                        </div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() do { (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">                                                __HAL_RCC_SYSCFG_CLK_DISABLE();\</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_DISABLE()  (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FMCEN))</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()  (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART7EN);\</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART8EN);\</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART7EN))</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART8EN))</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI6EN);\</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI6EN))</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_LTDCEN);\</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_LTDCEN))</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_DSIEN);\</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_DISABLE() (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_DSIEN))</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()      (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOJRST))</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOKRST))</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_DMA2DRST))</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFF) </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))                                </span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00)</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))                                        </span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFF)</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00) </span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_RELEASE_RESET()  (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)    </span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))  </span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART7RST))</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART8RST))</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART7RST))</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART8RST))</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI6RST))</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;                                        </div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI6RST))</span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_LTDCRST))</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_LTDCRST))</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_FORCE_RESET()   (RCC-&gt;APB2RSTR |=  (RCC_APB2RSTR_DSIRST))</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_DSIRST))</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM3LPEN))</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOJLPEN))</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOKLPEN))</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_DMA2DLPEN))</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F437xx || STM32F439xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART7LPEN))</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART8LPEN))</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI6LPEN))</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_LTDCLPEN))</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE()  (RCC-&gt;APB2LPENR |=  (RCC_APB2LPENR_DSILPEN))</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_DSILPEN))</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">/*----------------------------------- STM32F40xxx/STM32F41xxx-----------------*/</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOIEN);\</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">                                       } while(0)</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="preprocessor">                                       } while(0)</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">                                       } while(0)</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;<span class="preprocessor">                                       } while(0)</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">                                       } while(0)</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOIEN))</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx)</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">                                       __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">                                       SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">                                       </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">                                       tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACEN);\</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">                                       UNUSED(tmpreg); \</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">                                       } while(0)</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\</span></div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE()      do {                            \</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACEN))</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACTXEN))</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()  (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACRXEN))</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_ETHMACPTPEN))  </span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()       do {                             \</span></div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;<span class="preprocessor">                                      __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="preprocessor">                                      __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span></div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">                                      __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="preprocessor">                                     } while(0)</span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;                                        </div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() do { (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">                                                __HAL_RCC_SYSCFG_CLK_DISABLE();\</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx) </span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx)</span></div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_CRYPEN);\</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_HASHEN);\</span></div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_CRYPEN))</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_HASHEN))</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FSMCEN);\</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_DISABLE() (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FSMCEN))</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_ETHMACRST))</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()         (RCC-&gt;AHB2RSTR = 0xFFFFFFFF) </span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()       (RCC-&gt;AHB2RSTR = 0x00)</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx)  </span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx) </span></div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_CRYPRST))</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_HASHRST))</span></div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;   </div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFF)</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00) </span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_RELEASE_RESET() (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FSMCRST))</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;                                          </div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOILPEN))</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACLPEN))</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACTXLPEN))</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACRXLPEN))</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))</span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">#if defined(STM32F407xx)|| defined(STM32F417xx) </span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;<span class="preprocessor">#if defined(STM32F415xx) || defined(STM32F417xx) </span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_CRYPLPEN))</span></div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_HASHLPEN))</span></div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F415xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor">#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE() (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FSMCLPEN))</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">/*------------------------- STM32F401xE/STM32F401xC --------------------------*/</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">#if defined(STM32F401xC) || defined(STM32F401xE)</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()      do { \</span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;                                        </div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() do { (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">                                                __HAL_RCC_SYSCFG_CLK_DISABLE();\</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC-&gt;AHB1RSTR = 0xFFFFFFFF)</span></div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC-&gt;AHB1RSTR = 0x00)</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFF) </span></div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00)</span></div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_FORCE_RESET()     (RCC-&gt;APB1RSTR = 0xFFFFFFFF)  </span></div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC-&gt;APB1RSTR = 0x00) </span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_FORCE_RESET()     (RCC-&gt;APB2RSTR = 0xFFFFFFFF)  </span></div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor">#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC-&gt;APB2RSTR = 0x00)</span></div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFF)</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00) </span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F401xC || STM32F401xE*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">/*-------------------------------- STM32F410xx -------------------------------*/</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_RNGEN);\</span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_RNGEN);\</span></div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()     (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()     (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_RNGEN))</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);\</span></div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_RTCAPBEN);\</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<span class="preprocessor">                                      } while(0) </span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;                                        </div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_RTCAPBEN))</span></div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_LPTIM1EN))</span></div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_FMPI2C1EN))</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_EXTITEN);\</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()    (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_EXTITEN))</span></div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_RNGRST))</span></div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()   (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_RNGRST))</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET()</span></div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET()</span></div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_LPTIM1RST))</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()      (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()    (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))                                        </span></div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_RNGLPEN))</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_RNGLPEN))</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))</span></div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_LPTIM1LPEN))</span></div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_RTCAPBLPEN))</span></div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()     (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()     (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_EXTITLPEN))                                </span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()    (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))                                        </span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor">#define __HAL_RCC_EXTIT_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_EXTITLPEN))</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;</div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">/*-------------------------------- STM32F411xx -------------------------------*/</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#if defined(STM32F411xE)</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;                                        </div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() do { (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">                                                __HAL_RCC_SYSCFG_CLK_DISABLE();\</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;</div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI5EN);\</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI5EN))</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()     (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;</div><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFF) </span></div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00)</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;</div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFF)</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00) </span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;</div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160;</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI5RST))</span></div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;</div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;                                        </div><div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))                                        </span></div><div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()   (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI5LPEN))</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;</div><div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="comment">/*---------------------------------- STM32F446xx -----------------------------*/</span></div><div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;</div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \</span></div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\</span></div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN);\</span></div><div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">                                        } while(0)</span></div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIODEN);\</span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOEEN);\</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOFEN);\</span></div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_GPIOGEN);\</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSEN);\</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\</span></div><div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIODEN))</span></div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOEEN))</span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOFEN))</span></div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_GPIOGEN))</span></div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSEN))</span></div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_OTGHSULPIEN))</span></div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_BKPSRAMEN))</span></div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CCMDATARAMEN))</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC-&gt;AHB1ENR &amp;= ~(RCC_AHB1ENR_CRCEN))</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_DCMIEN);\</span></div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_DCMIEN))</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC-&gt;AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor">                                               __HAL_RCC_SYSCFG_CLK_ENABLE();\</span></div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;                                        </div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() do { (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_OTGFSEN));\</span></div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">                                                __HAL_RCC_SYSCFG_CLK_DISABLE();\</span></div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;<span class="preprocessor">                                              }while(0)</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;</div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN);\</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</span></div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;</div><div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_FMCEN);\</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;AHB3ENR, RCC_AHB3ENR_QSPIEN);\</span></div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_DISABLE()    (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_FMCEN))</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_DISABLE()   (RCC-&gt;AHB3ENR &amp;= ~(RCC_AHB3ENR_QSPIEN))</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span></div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span></div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span></div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_ENABLE() do { \</span></div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPDIFRXEN);\</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE() do { \</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span></div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span></div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()  do { \</span></div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span></div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \</span></div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_FMPI2C1EN);\</span></div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span></div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span></div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span></div><div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM2EN);\</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM3EN);\</span></div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span></div><div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span></div><div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C3EN);\</span></div><div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM2EN))</span></div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM3EN))</span></div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span></div><div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span></div><div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C3EN))</span></div><div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span></div><div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span></div><div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span></div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPDIFRXEN))</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE()  (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()   (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_FMPI2C1EN))</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()    (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;</div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span></div><div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span></div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI1EN);\</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_ENABLE()   do { \</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">                                      __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="preprocessor">                                      SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">                                      </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">                                      tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SAI2EN);\</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="preprocessor">                                      UNUSED(tmpreg); \</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">                                      } while(0)</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SDIOEN);\</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI4EN);\</span></div><div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \</span></div><div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">                                        __IO uint32_t tmpreg; \</span></div><div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span><span class="preprocessor"> \</span></div><div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor">                                        tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span></div><div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">                                        UNUSED(tmpreg); \</span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">                    } while(0)</span></div><div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SDIOEN))</span></div><div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SPI4EN))</span></div><div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span></div><div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span></div><div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span></div><div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span></div><div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI1EN))</span></div><div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_DISABLE()   (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_SAI2EN))</span></div><div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;</div><div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_FORCE_RESET()      (RCC-&gt;AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;</div><div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIODRST))</span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOERST))</span></div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</span></div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</span></div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_OTGHRST))</span></div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_CRCRST))</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;</div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC-&gt;AHB2RSTR = 0xFFFFFFFF) </span></div><div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_FORCE_RESET()    (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC-&gt;AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC-&gt;AHB2RSTR = 0x00)</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_OTGFSRST))</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_DCMIRST))</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_FORCE_RESET() (RCC-&gt;AHB3RSTR = 0xFFFFFFFF)</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC-&gt;AHB3RSTR = 0x00) </span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;</div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_FORCE_RESET()    (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC-&gt;AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;</div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_RELEASE_RESET()    (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_FMCRST))</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC-&gt;AHB3RSTR &amp;= ~(RCC_AHB3RSTR_QSPIRST))</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;</div><div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()   (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()    (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_FORCE_RESET()  (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;                                          </div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM2RST))</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM3RST))</span></div><div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span></div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C3RST))</span></div><div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span></div><div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span></div><div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span></div><div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span></div><div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPDIFRXRST))</span></div><div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span></div><div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span></div><div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span></div><div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_FMPI2C1RST))</span></div><div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span></div><div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span></div><div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</span></div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span></div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;</div><div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI1RST)) </span></div><div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SAI2RST))</span></div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SDIORST))</span></div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SPI4RST))</span></div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span></div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span></div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI1RST))</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_RELEASE_RESET()   (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_SAI2RST)) </span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;</div><div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC-&gt;AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;</div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIODLPEN))</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOELPEN))</span></div><div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOFLPEN))</span></div><div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_GPIOGLPEN))</span></div><div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM2LPEN))</span></div><div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSLPEN))</span></div><div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_OTGHSULPILPEN))</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor">#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_CRCLPEN))</span></div><div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;<span class="preprocessor">#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_FLITFLPEN))</span></div><div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160;<span class="preprocessor">#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_SRAM1LPEN))</span></div><div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor">#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB1LPENR &amp;= ~(RCC_AHB1LPENR_BKPSRAMLPEN))</span></div><div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;</div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;<span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_OTGFSLPEN))</span></div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="preprocessor">#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;</div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;<span class="preprocessor">#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_DCMILPEN))</span></div><div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;</div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()   (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC-&gt;AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;</div><div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE()   (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_FMCLPEN))</span></div><div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;<span class="preprocessor">#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC-&gt;AHB3LPENR &amp;= ~(RCC_AHB3LPENR_QSPILPEN))</span></div><div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;</div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))</span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_CECLPEN))</span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC-&gt;APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;</div><div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM2LPEN))</span></div><div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM3LPEN))</span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM4LPEN))</span></div><div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPI3LPEN))</span></div><div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_I2C3LPEN))</span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM6LPEN))</span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM7LPEN))</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM12LPEN))</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM13LPEN))</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_TIM14LPEN))</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_SPDIFRXLPEN))</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_USART3LPEN))</span></div><div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART4LPEN))</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_UART5LPEN))</span></div><div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE()(RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_FMPI2C1LPEN))</span></div><div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN1LPEN))</span></div><div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CAN2LPEN))</span></div><div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_CECLPEN))</span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC-&gt;APB1LPENR &amp;= ~(RCC_APB1LPENR_DACLPEN))</span></div><div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;</div><div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))</span></div><div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC-&gt;APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;</div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SDIOLPEN))</span></div><div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SPI4LPEN))</span></div><div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM10LPEN))</span></div><div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;<span class="preprocessor">#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_TIM8LPEN))</span></div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC2LPEN))</span></div><div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_ADC3LPEN))</span></div><div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI1LPEN))</span></div><div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC-&gt;APB2LPENR &amp;= ~(RCC_APB2LPENR_SAI2LPEN))</span></div><div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160;</div><div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="comment">/*------------------------------- PLL Configuration --------------------------*/</span></div><div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) ||\</span></div><div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;</div><div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__)  \</span></div><div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">                            (RCC-&gt;PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__)                   | \</span></div><div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">                            ((__PLLN__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLN))                      | \</span></div><div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLP))          | \</span></div><div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">                            ((__PLLQ__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLQ))                      | \</span></div><div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">                            ((__PLLR__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLR))))</span></div><div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;</div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431"> 3824</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__)     \</span></div><div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;<span class="preprocessor">                            (RCC-&gt;PLLCFGR = (0x20000000 | (__RCC_PLLSource__) | (__PLLM__)| \</span></div><div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor">                            ((__PLLN__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLN))                | \</span></div><div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;<span class="preprocessor">                            ((((__PLLP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLP))    | \</span></div><div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor">                            ((__PLLQ__) &lt;&lt; POSITION_VAL(RCC_PLLCFGR_PLLQ))))</span></div><div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;<span class="preprocessor"> #endif </span><span class="comment">/* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;                             </div><div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;<span class="comment">/*----------------------------PLLI2S Configuration ---------------------------*/</span></div><div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;</div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga397893a952906f8caa8579a56c3a17a6"> 3841</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)</span></div><div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)</span></div><div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;</div><div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;</div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__)    \</span></div><div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = ((__PLLI2SM__)                                   |\</span></div><div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="preprocessor">                               ((__PLLI2SN__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN))             |\</span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor">                               ((((__PLLI2SP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SP)) |\</span></div><div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">                               ((__PLLI2SQ__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SQ))             |\</span></div><div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR))))</span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;</div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga5a2fa2687b621f6eda72457d09715298"> 3896</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SR__)                                                    \</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLI2SCFGR = (((__PLLI2SN__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN))  |\</span></div><div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;<span class="preprocessor">                               ((__PLLI2SR__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR))))</span></div><div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;</div><div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160;<span class="preprocessor">#if defined(STM32F411xE)</span></div><div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;</div><div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_I2SCLK_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SR__) (RCC-&gt;PLLI2SCFGR = ((__PLLI2SM__)                                                       |\</span></div><div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">                                                                                                  ((__PLLI2SN__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SN))             |\</span></div><div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor">                                                                                                  ((__PLLI2SR__) &lt;&lt; POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR))))</span></div><div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;</div><div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;</div><div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_SAICLK_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__) (RCC-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; 6)  |\</span></div><div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;<span class="preprocessor">                                                                                                 ((__PLLI2SQ__) &lt;&lt; 24) |\</span></div><div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="preprocessor">                                                                                                 ((__PLLI2SR__) &lt;&lt; 28))</span></div><div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor">   </span></div><div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;</div><div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="comment">/*------------------------------ PLLSAI Configuration ------------------------*/</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160;</div><div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = ENABLE)</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = DISABLE)</span></div><div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;</div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;</div><div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIM__, __PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)     \</span></div><div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = ((__PLLSAIM__)                                   | \</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor">                               ((__PLLSAIN__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIN))             | \</span></div><div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">                               ((((__PLLSAIP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP)) | \</span></div><div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ)))) </span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;                                 </div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;</div><div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__) \</span></div><div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = (((__PLLSAIN__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIN))             |\</span></div><div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160;<span class="preprocessor">                                                   ((((__PLLSAIP__) &gt;&gt; 1) -1) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIP)) |\</span></div><div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">                                                   ((__PLLSAIQ__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ))             |\</span></div><div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">                                                   ((__PLLSAIR__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR))))</span></div><div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor">                                 </span></div><div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;</div><div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)</span></div><div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;</div><div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIQ__, __PLLSAIR__)                                        \</span></div><div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">                               (RCC-&gt;PLLSAICFGR = (((__PLLSAIN__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIN))  | \</span></div><div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">                               ((__PLLSAIQ__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ))                      | \</span></div><div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">                               ((__PLLSAIR__) &lt;&lt; POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR))))</span></div><div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;</div><div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;</div><div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="comment">/*------------------- PLLSAI/PLLI2S Dividers Configuration -------------------*/</span></div><div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)  || defined(STM32F446xx) ||\</span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;</div><div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))</span></div><div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;</div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)&lt;&lt;8))</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;</div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;</div><div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, (__PLLSAIDivR__)))</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;</div><div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="comment">/*------------------------- Peripheral Clock selection -----------------------*/</span></div><div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\</span></div><div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) ||\</span></div><div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;<span class="preprocessor">    defined(STM32F479xx)</span></div><div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;</div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga3927ddd738bac3fe4d99a277e1d5830f"> 4087</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_CFGR_I2SSRC_BB = (__SOURCE__))</span></div><div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;                                 </div><div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;                                 </div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1ASRC, (__SOURCE__)))</span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;</div><div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1BSRC, (__SOURCE__)))</span></div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__)))</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI1SRC))</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;</div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="preprocessor">#define __HAL_RCC_SAI2_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__)))</span></div><div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;</div><div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SAI2SRC))</span></div><div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;</div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))</span></div><div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S1SRC))</span></div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;</div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))</span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;</div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2S2SRC))</span></div><div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;</div><div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;<span class="preprocessor">#define __HAL_RCC_CEC_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160;</div><div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CEC_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CECSEL))</span></div><div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;</div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;</div><div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;</div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;</div><div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))</span></div><div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;</div><div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))</span></div><div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;</div><div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;<span class="preprocessor">#define __HAL_RCC_SPDIFRX_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;</div><div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SPDIFRX_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL))</span></div><div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;      </div><div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;      </div><div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;<span class="preprocessor">#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;</div><div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_CK48MSEL))</span></div><div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160;</div><div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SDIOSEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;</div><div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_SDIOSEL))  </span></div><div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;      </div><div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;<span class="preprocessor">#define __HAL_RCC_DSI_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_DSISEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;</div><div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_DSISEL))       </span></div><div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;      </div><div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;</div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;</div><div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2SSRC, (__SOURCE__)))</span></div><div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_I2S_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR, RCC_DCKCFGR_I2SSRC))</span></div><div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;</div><div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;<span class="preprocessor">#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;</div><div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;</div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">#define __HAL_RCC_LPTIM1_CONFIG(__SOURCE__) (MODIFY_REG(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__SOURCE__)))</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;</div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC-&gt;DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL))</span></div><div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;      </div><div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\</span></div><div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\</span></div><div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">    defined(STM32F479xx) </span></div><div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;</div><div class="line"><a name="l04409"></a><span class="lineno"><a class="line" href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333"> 4409</a></span>&#160;<span class="preprocessor">#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) (*(__IO uint32_t *) RCC_DCKCFGR_TIMPRE_BB = (__PRESC__))</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;</div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx) || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE ||\</span></div><div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="comment">          STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;</div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="comment">/*----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;</div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;</div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYIE))</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;</div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC-&gt;CIR &amp;= ~(RCC_CIR_PLLSAIRDYIE))</span></div><div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;</div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC-&gt;CIR |= (RCC_CIR_PLLSAIRDYF))</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;</div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_IT() ((RCC-&gt;CIR &amp; (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))</span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;</div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">#define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC-&gt;CR &amp; (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;</div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;</div><div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;</div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = ENABLE)</span></div><div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO1_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = DISABLE)</span></div><div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;</div><div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO2_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = ENABLE)</span></div><div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;<span class="preprocessor">#define __HAL_RCC_MCO2_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = DISABLE)</span></div><div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;</div><div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;</div><div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<a class="code" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCCEx_PeriphCLKConfig(<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="keywordtype">void</span> HAL_RCCEx_GetPeriphCLKConfig(<a class="code" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);</div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;</div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\</span></div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="keywordtype">void</span> HAL_RCCEx_SelectLSEMode(uint8_t Mode);</div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;</div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="comment">/* --- CR Register ---*/</span>  </div><div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;<span class="comment">/* Alias word address of PLLSAION bit */</span></div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;<span class="preprocessor">#define RCC_PLLSAION_BIT_NUMBER        0x1C</span></div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAION_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32) + (RCC_PLLSAION_BIT_NUMBER * 4))</span></div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;</div><div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;<span class="preprocessor">#define PLLSAI_TIMEOUT_VALUE       ((uint32_t)100)  </span><span class="comment">/* Timeout value fixed to 100 ms  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04511"></a><span class="lineno"> 4511</span>&#160;</div><div class="line"><a name="l04512"></a><span class="lineno"> 4512</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment">/* Alias word address of PLLI2SON bit */</span></div><div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor">#define RCC_PLLI2SON_BIT_NUMBER    0x1A</span></div><div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON_BB         (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32) + (RCC_PLLI2SON_BIT_NUMBER * 4))</span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="comment">/* --- DCKCFGR Register ---*/</span></div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\</span></div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">    defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) ||\</span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="comment">/* Alias word address of TIMPRE bit */</span></div><div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_OFFSET            (RCC_OFFSET + 0x8C)</span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor">#define RCC_TIMPRE_BIT_NUMBER          0x18</span></div><div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (RCC_DCKCFGR_OFFSET * 32) + (RCC_TIMPRE_BIT_NUMBER * 4))</span></div><div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">/* --- CFGR Register ---*/</span></div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="preprocessor">#define RCC_CFGR_OFFSET            (RCC_OFFSET + 0x08)</span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="comment">/* Alias word address of I2SSRC bit */</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="preprocessor">#define RCC_I2SSRC_BIT_NUMBER      0x17</span></div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="preprocessor">#define RCC_CFGR_I2SSRC_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_I2SSRC_BIT_NUMBER * 4))</span></div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;      </div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="preprocessor">#define PLLI2S_TIMEOUT_VALUE       ((uint32_t)100)  </span><span class="comment">/* Timeout value fixed to 100 ms  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;</div><div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="comment">/* Alias word address of MCO1EN bit */</span></div><div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="preprocessor">#define RCC_MCO1EN_BIT_NUMBER      0x8</span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO1EN_BIT_NUMBER * 4))</span></div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;</div><div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment">/* Alias word address of MCO2EN bit */</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor">#define RCC_MCO2EN_BIT_NUMBER      0x9</span></div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO2EN_BIT_NUMBER * 4))</span></div><div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#define PLL_TIMEOUT_VALUE          ((uint32_t)100)  </span><span class="comment">/* 100 ms */</span><span class="preprocessor"></span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;</div><div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)</span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1 &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x0000007F))</span></div><div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;</div><div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\</span></div><div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) </span></div><div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1 &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x00000007))</span></div><div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */</span><span class="preprocessor"></span></div><div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;</div><div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1 &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x0000001F))</span></div><div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;</div><div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1 &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x00000FFF))</span></div><div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;</div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;<span class="preprocessor">#define IS_RCC_PERIPHCLOCK(SELECTION) ((1 &lt;= (SELECTION)) &amp;&amp; ((SELECTION) &lt;= 0x000001FF))</span></div><div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;</div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SN_VALUE(VALUE) ((192 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))  </span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;</div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;</div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;<span class="preprocessor">#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\</span></div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="preprocessor">    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SQ_VALUE(VALUE)     ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div><div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;</div><div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIN_VALUE(VALUE)     ((49 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 432))</span></div><div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;</div><div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIQ_VALUE(VALUE)     ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 15))</span></div><div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;</div><div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIR_VALUE(VALUE)     ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div><div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;</div><div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div><div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;</div><div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 32))</span></div><div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;</div><div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2)  ||\</span></div><div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;<span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_4)  ||\</span></div><div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_8)  ||\</span></div><div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160;<span class="preprocessor">                                         ((VALUE) == RCC_PLLSAIDIVR_16))</span></div><div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;</div><div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor">#if defined(STM32F411xE) || defined(STM32F446xx) </span></div><div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SM_VALUE(VALUE)     ((VALUE) &lt;= 63)</span></div><div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160; </div><div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;<span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\</span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div><div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F411xE || STM32F446xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;</div><div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)</span></div><div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div><div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;</div><div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\</span></div><div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;<span class="preprocessor">                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div><div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;</div><div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;<span class="preprocessor">#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_APB)    ||\</span></div><div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\</span></div><div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))</span></div><div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;</div><div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;<span class="preprocessor">#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK) ||\</span></div><div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) ||\</span></div><div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) ||\</span></div><div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="preprocessor">                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))</span></div><div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;</div><div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;<span class="preprocessor">#define IS_RCC_I2SAPBCLKSOURCE(SOURCE)      (((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLR)    ||\</span></div><div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_EXT)    ||\</span></div><div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;</div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor">#if defined(STM32F446xx)</span></div><div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;<span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE) ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div><div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;  </div><div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor">#define IS_RCC_PLLI2SP_VALUE(VALUE)       (((VALUE) == RCC_PLLI2SP_DIV2) ||\</span></div><div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLI2SP_DIV4) ||\</span></div><div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLI2SP_DIV6) ||\</span></div><div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLI2SP_DIV8))</span></div><div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;</div><div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIM_VALUE(VALUE)       ((VALUE) &lt;= 63)</span></div><div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;  </div><div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIP_VALUE(VALUE)       (((VALUE) == RCC_PLLSAIP_DIV2) ||\</span></div><div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLSAIP_DIV4) ||\</span></div><div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLSAIP_DIV6) ||\</span></div><div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160;<span class="preprocessor">                                           ((VALUE) == RCC_PLLSAIP_DIV8))</span></div><div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;</div><div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="preprocessor">#define IS_RCC_SAI1CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) ||\</span></div><div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI1CLKSOURCE_EXT))</span></div><div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;</div><div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;<span class="preprocessor">#define IS_RCC_SAI2CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) ||\</span></div><div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160; </div><div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="preprocessor">#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||\</span></div><div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;                                              </div><div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor"> #define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||\</span></div><div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||\</span></div><div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||\</span></div><div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))</span></div><div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;</div><div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="preprocessor">#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_APB)    ||\</span></div><div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\</span></div><div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))</span></div><div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;</div><div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160;<span class="preprocessor">#define IS_RCC_CECCLKSOURCE(SOURCE)       (((SOURCE) == RCC_CECCLKSOURCE_HSI)   ||\</span></div><div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_CECCLKSOURCE_LSE))</span></div><div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;</div><div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor">#define IS_RCC_CK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CK48CLKSOURCE_PLLQ) ||\</span></div><div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_CK48CLKSOURCE_PLLSAIP))</span></div><div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;</div><div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CK48) ||\</span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;</div><div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="preprocessor">#define IS_RCC_SPDIFRXCLKSOURCE(SOURCE)   (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLR) ||\</span></div><div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160;<span class="preprocessor">                                           ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLI2SP))  </span></div><div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F446xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;</div><div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="preprocessor">#if defined(STM32F469xx) || defined(STM32F479xx)</span></div><div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="preprocessor">#define IS_RCC_PLLR_VALUE(VALUE)            ((2 &lt;= (VALUE)) &amp;&amp; ((VALUE) &lt;= 7))</span></div><div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;</div><div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="preprocessor">#define IS_RCC_PLLSAIP_VALUE(VALUE)         (((VALUE) == RCC_PLLSAIP_DIV2) ||\</span></div><div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="preprocessor">                                             ((VALUE) == RCC_PLLSAIP_DIV4) ||\</span></div><div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;<span class="preprocessor">                                             ((VALUE) == RCC_PLLSAIP_DIV6) ||\</span></div><div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<span class="preprocessor">                                             ((VALUE) == RCC_PLLSAIP_DIV8))</span></div><div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160; </div><div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#define IS_RCC_CK48CLKSOURCE(SOURCE)        (((SOURCE) == RCC_CK48CLKSOURCE_PLLQ) ||\</span></div><div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_CK48CLKSOURCE_PLLSAIP))</span></div><div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;</div><div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#define IS_RCC_SDIOCLKSOURCE(SOURCE)        (((SOURCE) == RCC_SDIOCLKSOURCE_CK48) ||\</span></div><div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))</span></div><div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;</div><div class="line"><a name="l04711"></a><span class="lineno"> 4711</span>&#160;<span class="preprocessor">#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR)  ||\</span></div><div class="line"><a name="l04712"></a><span class="lineno"> 4712</span>&#160;<span class="preprocessor">                                             ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))</span></div><div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;</div><div class="line"><a name="l04714"></a><span class="lineno"> 4714</span>&#160;<span class="preprocessor">#define IS_RCC_LSE_MODE(MODE)               (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\</span></div><div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor">                                             ((MODE) == RCC_LSE_HIGHDRIVE_MODE))</span></div><div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F469xx || STM32F479xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;</div><div class="line"><a name="l04718"></a><span class="lineno"> 4718</span>&#160;<span class="preprocessor">#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \</span></div><div class="line"><a name="l04719"></a><span class="lineno"> 4719</span>&#160;<span class="preprocessor">    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \</span></div><div class="line"><a name="l04720"></a><span class="lineno"> 4720</span>&#160;<span class="preprocessor">    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \</span></div><div class="line"><a name="l04721"></a><span class="lineno"> 4721</span>&#160;<span class="preprocessor">    defined(STM32F469xx) || defined(STM32F479xx) </span></div><div class="line"><a name="l04722"></a><span class="lineno"> 4722</span>&#160;      </div><div class="line"><a name="l04723"></a><span class="lineno"> 4723</span>&#160;<span class="preprocessor">#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| \</span></div><div class="line"><a name="l04724"></a><span class="lineno"> 4724</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))</span></div><div class="line"><a name="l04725"></a><span class="lineno"> 4725</span>&#160;</div><div class="line"><a name="l04726"></a><span class="lineno"> 4726</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||</span></div><div class="line"><a name="l04727"></a><span class="lineno"> 4727</span>&#160;<span class="comment">          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx  */</span><span class="preprocessor"></span></div><div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;</div><div class="line"><a name="l04729"></a><span class="lineno"> 4729</span>&#160;<span class="preprocessor">#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)      </span></div><div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<span class="preprocessor">#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_I2SCLK)|| \</span></div><div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;<span class="preprocessor">                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))</span></div><div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F410Tx || STM32F410Cx || STM32F410Rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;</div><div class="line"><a name="l04748"></a><span class="lineno"> 4748</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l04749"></a><span class="lineno"> 4749</span>&#160;}</div><div class="line"><a name="l04750"></a><span class="lineno"> 4750</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04751"></a><span class="lineno"> 4751</span>&#160;</div><div class="line"><a name="l04752"></a><span class="lineno"> 4752</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_HAL_RCC_EX_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;</div><div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a6cbaf84f6566af15e6e4f97a339d5759"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:67</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_ad2c422d62b056a61d7bbb599c89dbc1e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">RCC_PeriphCLKInitTypeDef::RTCClockSelection</a></div><div class="ttdeci">uint32_t RTCClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:334</div></div>
<div class="ttc" id="stm32f4xx__hal__def_8h_html"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html">stm32f4xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_acc2f1ab5bca1f524c6dc9f7b8dce747d"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">RCC_PeriphCLKInitTypeDef::PLLI2S</a></div><div class="ttdeci">RCC_PLLI2SInitTypeDef PLLI2S</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:331</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a4ecedf3ef401fa564aa636824fc3ded0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">RCC_PLLInitTypeDef::PLLP</a></div><div class="ttdeci">uint32_t PLLP</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:79</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></div><div class="ttdoc">RCC PLL configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:65</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_af8ae37696b35fd358c1ec1f6391158a4"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">RCC_PLLInitTypeDef::PLLM</a></div><div class="ttdeci">uint32_t PLLM</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:73</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a2b69dfec4b8ab52d649a71d141892691"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">RCC_PLLInitTypeDef::PLLQ</a></div><div class="ttdeci">uint32_t PLLQ</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:82</div></div>
<div class="ttc" id="stm32f4xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_def.h:57</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_i2_s_init_type_def_html_ad49056bf464bd58c0c0692c36b70b473"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">RCC_PLLI2SInitTypeDef::PLLI2SR</a></div><div class="ttdeci">uint32_t PLLI2SR</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:316</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a2482608639ebfffc51a41135c979369b"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">RCC_PLLInitTypeDef::PLLN</a></div><div class="ttdeci">uint32_t PLLN</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:76</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></div><div class="ttdoc">RCC extended clocks structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:326</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_i2_s_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a></div><div class="ttdoc">PLLI2S Clock structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:305</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_i2_s_init_type_def_html_a1edb776fccb621edb1405b3502ebc8eb"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">RCC_PLLI2SInitTypeDef::PLLI2SN</a></div><div class="ttdeci">uint32_t PLLI2SN</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:312</div></div>
<div class="ttc" id="struct_r_c_c___p_l_l_init_type_def_html_a72806832a179af8756b9330de7f7c6a8"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:70</div></div>
<div class="ttc" id="struct_r_c_c___periph_c_l_k_init_type_def_html_a1fe6e3d75864d85b911eef15dfc35925"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">RCC_PeriphCLKInitTypeDef::PeriphClockSelection</a></div><div class="ttdeci">uint32_t PeriphClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f4xx_hal_rcc_ex.h:328</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
