$date
	Sat Oct 22 19:18:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#667777
b10110 !
1"
#667778
b10110 &
b10110 %
1$
#667779
0"
#667782
b1011 &
b1011 %
#667786
b100010 &
b100010 %
#667790
b10001 &
b10001 %
#667794
b110100 &
b110100 %
#667798
b11010 &
b11010 %
#667802
b1101 &
b1101 %
#667806
b101000 &
b101000 %
#667810
b10100 &
b10100 %
#667814
b1010 &
b1010 %
#667818
b101 &
b101 %
#667822
b10000 &
b10000 %
#667826
b1000 &
b1000 %
#667830
b100 &
b100 %
#667834
b10 &
b10 %
#667838
b1 &
1#
b1 %
#667842
b0 &
b0 %
0#
0$
#1657115
b100 !
1"
#1657118
b100 &
b100 %
1$
#1657119
0"
#1657122
b10 &
b10 %
#1657126
b1 &
1#
b1 %
#1657130
b0 &
b0 %
0#
0$
#2650721
b1011 !
1"
#2650722
b1011 &
b1011 %
1$
#2650723
0"
#2650726
b100010 &
b100010 %
#2650730
b10001 &
b10001 %
#2650734
b110100 &
b110100 %
#2650738
b11010 &
b11010 %
#2650742
b1101 &
b1101 %
#2650746
b101000 &
b101000 %
#2650750
b10100 &
b10100 %
#2650754
b1010 &
b1010 %
#2650758
b101 &
b101 %
#2650762
b10000 &
b10000 %
#2650766
b1000 &
b1000 %
#2650770
b100 &
b100 %
#2650774
b10 &
b10 %
#2650778
b1 &
b1 %
1#
#2650782
b0 &
0#
b0 %
0$
#4500012
