#include "RvPasses.h"
#include "Regs.h"
#include "../codegen/Attrs.h"
#include "../backend/shared/RegAllocHotness.h"
#include <algorithm>
#include <cstdlib>
#include <cstring>
#include <functional>
#include <unordered_set>

using namespace sys;
using namespace sys::rv;

namespace {

bool raEnvEnabled(const char *name, bool fallback = true) {
  const char *v = std::getenv(name);
  if (!v || !v[0])
    return fallback;
  if (std::strcmp(v, "0") == 0 || std::strcmp(v, "false") == 0)
    return false;
  return true;
}

static bool raIsIgnorableColor(Reg r) {
  return r == Reg::sp || r == Reg::zero;
}

static bool raSameRegBank(Op *a, Op *b) {
  return fpreg(a->getResultType()) == fpreg(b->getResultType());
}

// Debug-only: sanity-check coloring before lowering operands to physical regs.
static int raVerifyColoring(
    FuncOp *func,
    const std::unordered_map<Op*, Reg> &color,
    const std::unordered_map<Op*, std::unordered_set<Op*>> &interf,
    const std::unordered_map<Op*, int> &stackSlot) {
  int issues = 0;
  auto funcName = func->get<NameAttr>() ? NAME(func) : std::string("<anon>");

  auto report = [&](const char *kind, Op *op, Op *other = nullptr) {
    issues++;
    std::cerr << "[rv-regalloc:verify] " << funcName << ": " << kind;
    if (op)
      std::cerr << " op=" << op;
    if (other)
      std::cerr << " other=" << other;
    std::cerr << "\n";
  };

  for (auto &[op, neigh] : interf) {
    if (!color.count(op) || isa<PlaceHolderOp>(op))
      continue;
    Reg ca = color.at(op);
    if (raIsIgnorableColor(ca))
      continue;
    for (Op *nb : neigh) {
      if (!color.count(nb) || isa<PlaceHolderOp>(nb))
        continue;
      if (!raSameRegBank(op, nb))
        continue;
      Reg cb = color.at(nb);
      if (raIsIgnorableColor(cb))
        continue;
      if (ca == cb)
        report("live-range color clash", op, nb);
    }
  }

  for (auto bb : func->getRegion()->getBlocks()) {
    for (auto op : bb->getOps()) {
      if (isa<WriteRegOp>(op)) {
        auto want = REG(op);
        auto def = op->DEF(0);
        if (def && color.count(def) && color.at(def) != want && !raIsIgnorableColor(want))
          report("writereg color mismatch", def, op);
      }
      if (isa<ReadRegOp>(op)) {
        auto want = REG(op);
        if (color.count(op) && color.at(op) != want && want != Reg::sp)
          report("readreg color mismatch", op);
      }
    }
  }

  std::unordered_map<int, Op*> slotOwner;
  for (auto &[op, off] : stackSlot) {
    if (off < 0)
      continue;
    auto it = slotOwner.find(off);
    if (it != slotOwner.end() && raSameRegBank(it->second, op))
      report("stack slot overlap", op, it->second);
    else
      slotOwner[off] = op;
  }

  return issues;
}

class SpilledRdAttr : public AttrImpl<SpilledRdAttr, RVLINE + 2097152> {
public:
  bool fp;
  int offset;
  Op *ref;

  SpilledRdAttr(bool fp, int offset, Op *ref): fp(fp), offset(offset), ref(ref) {}

  std::string toString() override { return "<rd-spilled = " + std::to_string(offset) + (fp ? "f" : "") + ">"; }
  SpilledRdAttr *clone() override { return new SpilledRdAttr(fp, offset, ref); }
};

class SpilledRsAttr : public AttrImpl<SpilledRsAttr, RVLINE + 2097152> {
public:
  bool fp;
  int offset;
  Op *ref;

  SpilledRsAttr(bool fp, int offset, Op *ref): fp(fp), offset(offset), ref(ref) {}

  std::string toString() override { return "<rs-spilled = " + std::to_string(offset) + (fp ? "f" : "") + ">"; }
  SpilledRsAttr *clone() override { return new SpilledRsAttr(fp, offset, ref); }
};

class SpilledRs2Attr : public AttrImpl<SpilledRs2Attr, RVLINE + 2097152> {
public:
  bool fp;
  int offset;
  Op *ref;

  SpilledRs2Attr(bool fp, int offset, Op *ref): fp(fp), offset(offset), ref(ref) {}

  std::string toString() override { return "<rs2-spilled = " + std::to_string(offset) + + (fp ? "f" : "") + ">"; }
  SpilledRs2Attr *clone() override { return new SpilledRs2Attr(fp, offset, ref); }
};

bool raFitsImm12(int x) {
  return x > -2048 && x < 2048;
}

void raMaterializeSpAddr(Builder &builder, Reg tmp, int offset) {
  if (raFitsImm12(offset))
    builder.create<AddiOp>({ RDC(tmp), RSC(Reg::sp), new IntAttr(offset) });
  else {
    builder.create<LiOp>({ RDC(tmp), new IntAttr(offset) });
    builder.create<AddOp>({ RDC(tmp), RSC(tmp), RS2C(Reg::sp) });
  }
}

void raEmitStackStore(Builder &builder, Reg src, bool fp, int offset) {
  if (raFitsImm12(offset)) {
    if (fp)
      builder.create<FsdOp>({ RSC(src), RS2C(Reg::sp), new IntAttr(offset) });
    else
      builder.create<sys::rv::StoreOp>({ RSC(src), RS2C(Reg::sp), new IntAttr(offset), new SizeAttr(8) });
    return;
  }

  raMaterializeSpAddr(builder, spillReg2, offset);
  if (fp)
    builder.create<FsdOp>({ RSC(src), RS2C(spillReg2), new IntAttr(0) });
  else
    builder.create<sys::rv::StoreOp>({ RSC(src), RS2C(spillReg2), new IntAttr(0), new SizeAttr(8) });
}

void raEmitStackLoad(Builder &builder, Reg dst, Value::Type ty, int offset, Reg addrTmp) {
  if (raFitsImm12(offset)) {
    builder.create<sys::rv::LoadOp>(ty, { RDC(dst), RSC(Reg::sp), new IntAttr(offset), new SizeAttr(8) });
    return;
  }

  raMaterializeSpAddr(builder, addrTmp, offset);
  builder.create<sys::rv::LoadOp>(ty, { RDC(dst), RSC(addrTmp), new IntAttr(0), new SizeAttr(8) });
}

std::vector<Value::Type> raGetArgTypes(FuncOp *funcOp) {
  int argcnt = funcOp->get<ArgCountAttr>()->count;
  if (auto argTypes = funcOp->find<ArgTypesAttr>()) {
    if ((int) argTypes->types.size() == argcnt)
      return argTypes->types;
  }

  std::vector<Value::Type> types(argcnt, Value::i32);
  for (auto getarg : funcOp->findAll<GetArgOp>()) {
    int idx = V(getarg);
    if (idx >= 0 && idx < argcnt)
      types[idx] = getarg->getResultType();
  }
  return types;
}

struct RaArgPlacement {
  bool fp;
  int regIndex;
  int stackIndex;
};

RaArgPlacement raGetArgPlacement(const std::vector<Value::Type> &types, int index) {
  int intCount = 0;
  int fpCount = 0;
  int stackCount = 0;

  for (int i = 0; i <= index; i++) {
    bool fp = types[i] == Value::f32;
    int &regCount = fp ? fpCount : intCount;
    if (regCount < 8) {
      if (i == index)
        return { fp, regCount, -1 };
      regCount++;
      continue;
    }

    if (i == index)
      return { fp, -1, stackCount };
    stackCount++;
  }

  return { false, -1, -1 };
}

}

std::map<std::string, int> RegAlloc::stats() {
  return {
    { "spilled", spilled },
    { "peepholed", convertedTotal },
  };
}

// This doesn't invalidate the `Op*` itself, which is crucial.
#define LOWER(Ty, Body) \
  runRewriter(funcOp, [&](Ty *op) { \
    if (op->getOperands().size() == 0) \
      return false; \
    Body \
    op->removeAllOperands(); \
    return true; \
  });

// If assignment does not contain the value, then it doesn't clash with any other one.
// In that case just give it a random register.
#define ADD_ATTR(Index, AttrTy) \
  auto v##Index = op->getOperand(Index).defining; \
  if (!spillOffset.count(v##Index)) \
    op->add<AttrTy>(getReg(v##Index)); \
  else \
    op->add<Spilled##AttrTy> GET_SPILLED_ARGS(v##Index);

#define GET_SPILLED_ARGS(op) \
  (fpreg(op->getResultType()), spillOffset[op], op)

#define BINARY ADD_ATTR(0, RsAttr) ADD_ATTR(1, Rs2Attr)
#define UNARY ADD_ATTR(0, RsAttr)

#define CREATE_MV(fp, rd, rs) \
  if (!fp) \
    builder.create<MvOp>({ RDC(rd), RSC(rs) }); \
  else \
    builder.create<FmvOp>({ RDC(rd), RSC(rs) });

// Implemented in OpBase.cpp.
std::string getValueNumber(Value value);

// For debug purposes
void raDumpInterf(Region *region, const std::unordered_map<Op*, std::unordered_set<Op*>> &interf) {
  region->dump(std::cerr, /*depth=*/1);
  std::cerr << "\n\n===== interference graph =====\n\n";
  for (auto [k, v] : interf) {
    std::cerr << getValueNumber(k->getResult()) << ": ";
    for (auto op : v)
      std::cerr << getValueNumber(op->getResult()) << " ";
    std::cerr << "\n";
  }
}

void raDumpAssignment(Region *region, const std::unordered_map<Op*, Reg> &assignment) {
  region->dump(std::cerr, /*depth=*/1);
  std::cerr << "\n\n===== assignment =====\n\n";
  for (auto [k, v] : assignment) {
    std::cerr << getValueNumber(k->getResult()) << " = " << showReg(v) << "\n";
  }
}

// Used in constructing interference graph.
struct RaRegEvent {
  int timestamp;
  bool start;
  Op *op;
};

constexpr Reg kRsmPinReg[] = {
  Reg::s2, Reg::s3, Reg::s4, Reg::s5, Reg::s6,
};

bool raRsmPinEnabled() {
  return raEnvEnabled("SYSY_CC_ENABLE_RSM_HELPER_PIN", false);
}

void raApplyRsmPins(Region *region,
                    std::unordered_map<Op*, Reg> &assignment,
                    std::unordered_map<Op*, Op*> &prefer,
                    std::unordered_map<Op*, int> &priority) {
  if (!raRsmPinEnabled())
    return;
  std::vector<Op*> pinned;
  for (auto *bb : region->getBlocks()) {
    for (auto *op : bb->getOps()) {
      auto *pin = op->find<RsmPinAttr>();
      if (!pin || pin->slot < 0 || pin->slot >= 5)
        continue;
      Reg reg = kRsmPinReg[pin->slot];
      assignment[op] = reg;
      priority[op] = 100000;
      pinned.push_back(op);
    }
  }

  for (auto *op : pinned) {
    if (!isa<PhiOp>(op))
      continue;
    for (auto v : op->getOperands()) {
      Op *def = v.defining;
      if (!def || def->has<RsmPinAttr>() || isa<IntOp>(def) || isa<FloatOp>(def))
        continue;
      prefer[def] = op;
      priority[def] = 99999;
    }
  }
}

void RegAlloc::runImpl(Region *region, bool isLeaf) {
  const Reg *order = isLeaf ? leafOrder : normalOrder;
  const Reg *orderf = isLeaf ? leafOrderf : normalOrderf;
  const int regcount = isLeaf ? leafRegCnt : normalRegCnt;
  const int regcountf = isLeaf ? leafRegCntf : normalRegCntf;

  int opCount = 0;
  for (auto bb : region->getBlocks()) { opCount += bb->getOps().size(); }
  bool localFastMode = fastMode || (opCount > 3000);

  Builder builder;
  
  std::unordered_map<Op*, Reg> assignment;

  auto funcOp = region->getParent();

  // First of all, add 35 precolored placeholders before each call.
  // This denotes that a CallOp clobbers those registers.
  runRewriter(funcOp, [&](CallOp *op) {
    // Make sure arguments don't conflict.
    std::vector<Op*> writes;
    for (auto runner = op->prevOp(); runner && isa<WriteRegOp>(runner); runner = runner->prevOp())
      writes.push_back(runner);

    // `writes` are in backward order.
    // We need to insert a placeholder for everything after this writereg in the vector.
    for (int i = 0; i < int(writes.size()) - 1; i++) {
      builder.setBeforeOp(writes[i]);
      for (int j = i + 1; j < writes.size(); j++) {
        auto reg = REG(writes[j]);
        auto placeholder = builder.create<PlaceHolderOp>();
        assignment[placeholder] = reg;
        if (isFP(reg))
          placeholder->setResultType(Value::f32);
      }
    }

    builder.setBeforeOp(op);
    for (auto reg : callerSaved) {
      auto placeholder = builder.create<PlaceHolderOp>();
      assignment[placeholder] = reg;
      // Make floating point respect the placeholders.
      if (isFP(reg))
        placeholder->setResultType(Value::f32);
    }

    return false;
  });

  // Similarly, add placeholders around each GetArg.
  // First create placeholders for a0-a7.
  builder.setToRegionStart(region);
  std::vector<Value> argHolders, fargHolders;
  auto argcnt = funcOp->get<ArgCountAttr>()->count;
  auto argTypes = raGetArgTypes(cast<FuncOp>(funcOp));
  for (int i = 0; i < 8; i++) {
    auto placeholder = builder.create<PlaceHolderOp>();
    assignment[placeholder] = argRegs[i];
    argHolders.push_back(placeholder);

    auto fplaceholder = builder.create<PlaceHolderOp>();
    assignment[fplaceholder] = fargRegs[i];
    fargHolders.push_back(fplaceholder);
  }

  auto rawGets = funcOp->findAll<GetArgOp>();
  for (auto it = rawGets.begin(); it != rawGets.end();) {
    if ((*it)->getUses().empty()) {
      (*it)->erase();
      it = rawGets.erase(it);
      continue;
    }
    ++it;
  }
  // We might find some getArgs missing by DCE, so it's not necessarily consecutive.
  std::vector<Op*> getArgs;
  getArgs.resize(argcnt);
  for (auto x : rawGets) {
    if (V(x) >= 0 && V(x) < argcnt)
      getArgs[V(x)] = x;
  }

  BasicBlock *entry = region->getFirstBlock();
  for (size_t i = 0; i < getArgs.size(); i++) {
    // A missing argument.
    if (!getArgs[i])
      continue;

    Op *op = getArgs[i];
    auto ty = op->getResultType();
    auto placement = raGetArgPlacement(argTypes, (int) i);

    // It is necessary to put those GetArgs to the front.
    if (fpreg(ty) && placement.regIndex >= 0) {
      op->moveToStart(entry);
      builder.setBeforeOp(op);
      builder.create<PlaceHolderOp>({ fargHolders[placement.regIndex] });
      builder.replace<ReadRegOp>(op, Value::f32, { new RegAttr(fargRegs[placement.regIndex]) });
      continue;
    }
    if (!fpreg(ty) && placement.regIndex >= 0) {
      op->moveToStart(entry);
      builder.setBeforeOp(op);
      builder.create<PlaceHolderOp>({ argHolders[placement.regIndex] });
      builder.replace<ReadRegOp>(op, ty, { new RegAttr(argRegs[placement.regIndex]) });
      continue;
    }
    // Spilled to stack; don't do anything.
  }

  std::unordered_map<Op*, Op*> prefer;
  std::unordered_map<Op*, int> priority;
  raApplyRsmPins(region, assignment, prefer, priority);

  region->updateLiveness();

  // Build a coarse block hotness model for spill heuristics:
  // back-edge blocks are likely loop bodies; call-heavy blocks are also hot.
  auto bbWeight = sys::backend::shared::computeBlockHotness(region, [](Op *op) {
    return isa<CallOp>(op);
  });

  std::unordered_map<Op*, int> spillOffset;
  int currentOffset = STACKOFF(funcOp);
  if (currentOffset % 8 != 0)
    currentOffset = currentOffset / 8 * 8 + 8;
  int highest = 0;

  if (!localFastMode) {
    // Interference graph.
    std::unordered_map<Op*, std::unordered_set<Op*>> interf, spillInterf;
    std::unordered_map<Op*, long long> spillWeight;
    std::unordered_map<Op*, int> callSpan;

    // Values of readreg, or operands of writereg, or phis (mvs), are prioritzed.
    // The `key` is preferred to have the same value as `value`.
    // Maps a phi to its operands.
    std::unordered_map<Op*, std::vector<Op*>> phiOperand;

  int currentPriority = 2;
  for (auto bb : region->getBlocks()) {
    int localWeight = bbWeight[bb];
    auto bumpPriority = [&](Op *x, int v) {
      auto it = priority.find(x);
      if (it == priority.end() || it->second < v)
        priority[x] = v;
    };
    // Scan through the block and see the place where the value's last used.
    std::unordered_map<Op*, int> lastUsed, defined;
    const auto &ops = bb->getOps();
    auto it = ops.end();
    for (int i = (int) ops.size() - 1; i >= 0; i--) {
      auto op = *--it;
      spillWeight[op] += localWeight;
      for (auto v : op->getOperands()) {
        if (!lastUsed.count(v.defining))
          lastUsed[v.defining] = i;
        // Read pressure matters more than pure definition count.
        spillWeight[v.defining] += 2LL * localWeight;
      }
      defined[op] = i;

      // Even though the op is not used, it still lives in the instruction that defines it.
      // Actually this should be eliminated with DCE, but we need to take care of it.
      if (!lastUsed.count(op))
        lastUsed[op] = i + 1;

      // Precolor.
      if (isa<WriteRegOp>(op)) {
        assignment[op] = REG(op);
        priority[op] = 1;
      }
      if (isa<ReadRegOp>(op))
        priority[op] = 1;
      
      if (isa<LiOp>(op))
        priority[op] = (V(op) <= 2047 && V(op) >= -2048) ? -3 : -1;
      if (isa<LaOp>(op))
        priority[op] = op->getUses().size() <= 1 ? -1 : 100000;

      if (isa<PhiOp>(op)) {
        priority[op] = currentPriority + 1;
        for (auto x : op->getOperands()) {
          priority[x.defining] = currentPriority;
          if (!localFastMode)
            prefer[x.defining] = op;
          phiOperand[op].push_back(x.defining);
        }
        currentPriority += 2;
      }

      // Preserve copy chains to reduce move pressure after allocation.
      if (!localFastMode && (isa<MvOp>(op) || isa<FmvOp>(op)) && op->getOperandCount() == 1) {
        auto src = op->DEF(0);
        prefer[op] = src;
        bumpPriority(op, currentPriority + 2);
        bumpPriority(src, currentPriority + 1);
      }
    }

    // For all liveOuts, they are last-used at place size().
    // If they aren't defined in this block, then `defined[op]` will be zero, which is intended.
    for (auto op : bb->getLiveOut())
      lastUsed[op] = ops.size();

    // Penalize long-lived values and values spanning calls.
    std::vector<int> callPrefix;
    if (!localFastMode) {
      callPrefix.assign(ops.size() + 1, 0);
      int callIdx = 0;
      for (auto liveOp : ops) {
        callPrefix[callIdx + 1] = callPrefix[callIdx] + (isa<CallOp>(liveOp) ? 1 : 0);
        callIdx++;
      }
    }
    for (auto [op, last] : lastUsed) {
      int def = defined[op];
      if (def >= last)
        continue;
      int span = last - def;
      spillWeight[op] += 3LL * localWeight * span;

      if (!localFastMode) {
        int l = std::max(0, def + 1);
        int r = std::min<int>(ops.size(), last);
        int callCount = callPrefix[r] - callPrefix[l];
        callSpan[op] = std::max(callSpan[op], callCount);
        spillWeight[op] += 96LL * localWeight * callCount;
      }
    }

    // We use event-driven approach to optimize it into O(n log n + E).
    std::vector<RaRegEvent> events;
    for (auto [op, v] : lastUsed) {
      // Don't push empty live range. It's not handled properly.
      if (defined[op] == v)
        continue;
      
      events.push_back(RaRegEvent { defined[op], true, op });
      events.push_back(RaRegEvent { v, false, op });
    }

    // Sort with ascending time (i.e. instruction count).
    std::sort(events.begin(), events.end(), [](RaRegEvent a, RaRegEvent b) {
      // For the same timestamp, we first set END events as inactive, then deal with START events.
      return a.timestamp == b.timestamp ? (!a.start && b.start) : a.timestamp < b.timestamp;
    });

    std::unordered_set<Op*> active;
    for (const auto& event : events) {
      auto op = event.op;
      // Jumps will never interfere.
      if (isa<JOp>(op))
        continue;

      if (event.start) {
        for (Op* activeOp : active) {
          // FP and int are using different registers.
          // However, they are using the same stack,
          // so that must be taken into account when spilling.
          if (fpreg(activeOp->getResultType()) ^ fpreg(op->getResultType())) {
            spillInterf[op].insert(activeOp);
            spillInterf[activeOp].insert(op);
            continue;
          }

          interf[op].insert(activeOp);
          interf[activeOp].insert(op);
        }
        active.insert(op);
      } else
        active.erase(op);
    }
  }

    std::vector<Op*> ops;
    std::unordered_set<Op*> visitedOps;
    for (auto [k, v] : interf)
      if (!visitedOps.count(k)) {
        ops.push_back(k);
        visitedOps.insert(k);
      }
    // Even though registers in `priority` might not be colliding,
    // we still allocate them here to respect their preference.
    for (auto [k, v] : priority)
      if (!visitedOps.count(k)) {
        ops.push_back(k);
        visitedOps.insert(k);
      }

    // Sort by **descending** degree.
    std::sort(ops.begin(), ops.end(), [&](Op *a, Op *b) {
      auto pa = priority[a];
      auto pb = priority[b];
      if (pa != pb)
        return pa > pb;
      if (spillWeight[a] != spillWeight[b])
        return spillWeight[a] > spillWeight[b];
      if (interf[a].size() != interf[b].size())
        return interf[a].size() > interf[b].size();
      return a < b;
    });

    for (auto op : ops) {
    // Do not allocate colored instructions.
    if (assignment.count(op))
      continue;

    std::unordered_set<Reg> bad, unpreferred;

    for (auto v : interf[op]) {
      // In the whole function, `sp` and `zero` are read-only.
      if (assignment.count(v) && assignment[v] != Reg::sp && assignment[v] != Reg::zero)
        bad.insert(assignment[v]);
    }

    if (isa<PhiOp>(op)) {
      // Dislike everything that might interfere with phi's operands.
      const auto &operands = phiOperand[op];
      for (auto x : operands) {
        for (auto v : interf[x]) {
          if (assignment.count(v) && assignment[v] != Reg::sp && assignment[v] != Reg::zero)
            unpreferred.insert(assignment[v]);
        }
      }
    }

    if (prefer.count(op)) {
      auto ref = prefer[op];
      // Try to allocate the same register as `ref`.
      if (assignment.count(ref) && !bad.count(assignment[ref])) {
        Reg preferredReg = assignment[ref];
        bool crossCallRisk =
          (callSpan[op] > 1 || callSpan[ref] > 1) && callerSaved.count(preferredReg);
        if (!crossCallRisk) {
          assignment[op] = preferredReg;
          continue;
        }
      }
    }

    // See if there's any preferred registers.
    int preferred = -1;
    for (auto use : op->getUses()) {
      if (isa<WriteRegOp>(use)) {
        auto reg = REG(use);
        if (!bad.count(reg)) {
          preferred = (int) reg;
          break;
        }
      }
    }
    if (isa<ReadRegOp>(op)) {
      auto reg = REG(op);
      // `readreg sp` is a snapshot value in SSA.
      // Mapping it back to physical `sp` breaks semantics after later SubSpOp
      // adjustments (value should remain the old stack pointer).
      if (reg != Reg::sp && !bad.count(reg))
        preferred = (int) reg;
    }

    if (preferred != -1) {
      assignment[op] = (Reg) preferred;
      continue;
    }

    auto rcnt = !fpreg(op->getResultType()) ? regcount : regcountf;
    auto rorder = !fpreg(op->getResultType()) ? order : orderf;
    auto tryAssign = [&](bool onlyCallee, bool allowUnpreferred) -> bool {
      for (int i = 0; i < rcnt; i++) {
        Reg cand = rorder[i];
        if (onlyCallee && !calleeSaved.count(cand))
          continue;
        if (bad.count(cand))
          continue;
        if (!allowUnpreferred && unpreferred.count(cand))
          continue;
        assignment[op] = cand;
        return true;
      }
      return false;
    };

    bool preferCallee = !isLeaf && callSpan[op] > 0;
    if (!(preferCallee && tryAssign(/*onlyCallee=*/ true, /*allowUnpreferred=*/ false)))
      tryAssign(/*onlyCallee=*/ false, /*allowUnpreferred=*/ false);

    // We have excluded too much. Try it again.
    if (!assignment.count(op) && unpreferred.size()) {
      if (!(preferCallee && tryAssign(/*onlyCallee=*/ true, /*allowUnpreferred=*/ true)))
        tryAssign(/*onlyCallee=*/ false, /*allowUnpreferred=*/ true);
    }

    if (assignment.count(op))
      continue;

    spilled++;
    // Spilled. Try to see all spill offsets of conflicting ops.
    int desired = currentOffset;
    std::unordered_set<int> conflict;

    // Consider both `interf` (of the same register type)
    // and `spillInterf` (of different register type).
    for (auto v : interf[op]) {
      if (!spillOffset.count(v))
        continue;

      conflict.insert(spillOffset[v]);
    }
    for (auto v : spillInterf[op]) {
      if (!spillOffset.count(v))
        continue;

      conflict.insert(spillOffset[v]);
    }

    // Try find a space.
    while (conflict.count(desired))
      desired += 8;

    spillOffset[op] = desired;

    // Update `highest`, which will indicate the size allocated.
      if (desired > highest)
        highest = desired;
    }

    if (raEnvEnabled("SYSY_CC_VERIFY_REGALLOC", false)) {
      int bad = raVerifyColoring(cast<FuncOp>(funcOp), assignment, interf, spillOffset);
      if (bad)
        std::cerr << "[rv-regalloc:verify] " << NAME(funcOp) << ": " << bad
                  << " issue(s) before spill lowering\n";
    }
  } else {
    // Huge-module fast path: avoid O(N^2) interference construction in regalloc.
    // Conservatively spill all allocatable SSA values to keep correctness.
    int nextOffset = currentOffset;
    for (auto bb : region->getBlocks()) {
      for (auto op : bb->getOps()) {
        if (!op || assignment.count(op) || spillOffset.count(op))
          continue;
        if (op->getResultType() == Value::unit)
          continue;
        spillOffset[op] = nextOffset;
        highest = nextOffset;
        nextOffset += 8;
        spilled++;
      }
    }
  }

  // Only a single register is spilled. Let's use s10.
  // Fast mode keeps spill semantics simple and uniform (stack-only).
  if (!localFastMode && highest == currentOffset) {
    for (auto [op, _] : spillOffset)
      assignment[op] = fpreg(op->getResultType()) ? fspillReg : spillReg;
    spillOffset.clear();
  }

  // Only 2 registers are spilled. Let's use s10 and s11..
  if (!localFastMode && highest == currentOffset + 8) {
    for (auto [op, offset] : spillOffset) {
      auto fp = fpreg(op->getResultType());
      assignment[op] = offset ? (fp ? fspillReg2 : spillReg2) : (fp ? fspillReg : spillReg);
    }
    spillOffset.clear();
  }

  // Mapping integer spill slots to FP registers is fragile around large
  // argument frames and dynamic call-frame deltas. Keep it opt-in.
  if (!localFastMode && spillOffset.size() && raEnvEnabled("SYSY_RV_SPILL_TO_FP", false)) {
    // Try to reuse floating-point registers for spilling.
    std::unordered_set<Reg> used;
    for (auto [op, x] : assignment) {
      if (isa<PlaceHolderOp>(op))
        continue;
      used.insert(x);
    }

    std::unordered_map<int, Reg> fpmv;
    auto off = STACKOFF(funcOp);
    for (auto reg : leafOrderf) {
      if (highest <= off)
        break;
      if (used.count(reg) || (!isLeaf && !calleeSaved.count(reg)))
        continue;

      fpmv[highest] = reg;
      highest -= 8;
    }

    for (auto &[_, offset] : spillOffset) {
      if (fpmv.count(offset))
        offset = -int(fpmv[offset]);
    }
  }

  // Allocate more stack space for it.
  if (spillOffset.size())
    STACKOFF(funcOp) = highest + 8;

  const auto getReg = [&](Op *op) {
    return assignment.count(op) ? assignment[op] :
      fpreg(op->getResultType()) ? orderf[0] : order[0];
  };

  // Convert all operands to registers.
  LOWER(AddOp, BINARY);
  LOWER(AddwOp, BINARY);
  LOWER(SubOp, BINARY);
  LOWER(SubwOp, BINARY);
  LOWER(MulwOp, BINARY);
  LOWER(MulhOp, BINARY);
  LOWER(MulhuOp, BINARY);
  LOWER(MulOp, BINARY);
  LOWER(DivwOp, BINARY);
  LOWER(DivOp, BINARY);
  LOWER(RemwOp, BINARY);
  LOWER(RemOp, BINARY);
  LOWER(BneOp, BINARY);
  LOWER(BeqOp, BINARY);
  LOWER(BltOp, BINARY);
  LOWER(BgeOp, BINARY);
  LOWER(StoreOp, BINARY);
  LOWER(AndOp, BINARY);
  LOWER(OrOp, BINARY);
  LOWER(XorOp, BINARY);
  LOWER(SltOp, BINARY);
  LOWER(FaddOp, BINARY);
  LOWER(FsubOp, BINARY);
  LOWER(FmulOp, BINARY);
  LOWER(FdivOp, BINARY);
  LOWER(FeqOp, BINARY);
  LOWER(FltOp, BINARY);
  LOWER(FleOp, BINARY);
  LOWER(SllwOp, BINARY);
  LOWER(SrlwOp, BINARY);
  LOWER(SrawOp, BINARY);
  LOWER(SraOp, BINARY);
  LOWER(SllOp, BINARY);
  LOWER(SrlOp, BINARY);
  
  LOWER(LoadOp, UNARY);
  LOWER(AddiwOp, UNARY);
  LOWER(AddiOp, UNARY);
  LOWER(SlliwOp, UNARY);
  LOWER(SrliwOp, UNARY);
  LOWER(SraiwOp, UNARY);
  LOWER(SraiOp, UNARY);
  LOWER(SlliOp, UNARY);
  LOWER(SrliOp, UNARY);
  LOWER(SeqzOp, UNARY);
  LOWER(SnezOp, UNARY);
  LOWER(SltiOp, UNARY);
  LOWER(AndiOp, UNARY);
  LOWER(OriOp, UNARY);
  LOWER(XoriOp, UNARY);
  LOWER(FcvtswOp, UNARY);
  LOWER(FcvtwsRtzOp, UNARY);
  LOWER(FmvwxOp, UNARY);

  // Note that some ops are dealt with later.
  // We can't remove all operands here.
  for (auto bb : region->getBlocks()) {
    for (auto op : bb->getOps()) {
      if (isa<PlaceHolderOp>(op) || isa<CallOp>(op) || isa<RetOp>(op))
        op->removeAllOperands();
    }
  }

  // Remove placeholders inserted previously.
  // We cannot directly erase that, otherwise `new`s might reuse the memory,
  // so that a newly constructed op might accidentally fall in `spillOffset`;
  // this means all ops must be erased at the end of the function.
  auto holders = funcOp->findAll<PlaceHolderOp>();
  for (auto holder : holders)
    holder->erase();

  //   writereg %1, <reg = a0>
  // becomes
  //   mv a0, assignment[%1]
  // As RdAttr is supplied, though `assignment[]` won't have the new op recorded, it's fine.
  runRewriter(funcOp, [&](WriteRegOp *op) {
    builder.setBeforeOp(op);
    auto src = op->DEF(0);
    auto dst = REG(op);

    // Rematerialize immediates directly at the write site to avoid relying on
    // long-lived constant carrier registers that may be coalesced aggressively.
    if (!isFP(dst) && isa<LiOp>(src)) {
      builder.create<LiOp>({ RDC(dst), new IntAttr(V(src)) });
      op->erase();
      return false;
    }
    if (!isFP(dst) && isa<LaOp>(src)) {
      builder.create<LaOp>({ RDC(dst), new NameAttr(NAME(src)) });
      op->erase();
      return false;
    }

    CREATE_MV(isFP(REG(op)), REG(op), getReg(op->DEF(0)));
    auto mv = op->prevOp();

    if (spillOffset.count(op->DEF(0))) {
      mv->remove<RsAttr>();
      mv->add<SpilledRsAttr> GET_SPILLED_ARGS(op->DEF(0));
    }

    op->erase();
    return false;
  });

  //   readreg %1, <reg = a0>
  // becomes
  //   mv assignment[%1], a0
  runRewriter(funcOp, [&](ReadRegOp *op) {
    builder.setBeforeOp(op);
    CREATE_MV(isFP(REG(op)), getReg(op), REG(op));
    auto mv = op->prevOp();
    assignment[mv] = getReg(op);

    if (spillOffset.count(op)) {
      mv->remove<RdAttr>();
      mv->add<SpilledRdAttr> GET_SPILLED_ARGS(op);
      spillOffset[mv] = spillOffset[op];
    }

    // We can't directly erase it because it might get used by phi's later.
    op->replaceAllUsesWith(mv);
    op->erase();
    return false;
  });

  // Finally, after everything has been erased:
  // Destruct phi.

  // This contains all phis to be removed.
  std::vector<Op*> allPhis;
  auto bbs = region->getBlocks();

  // Split edges.
  for (auto bb : bbs) {
    // If a block has multiple successors with phi, then we split the edges. As an example:
    // 
    // bb0:
    //   %0 = ...
    //   %1 = ...
    //   br %1 <bb1> <bb2>
    // bb1:
    //   phi %2, %0, ...
    // bb2:
    //   phi %3, %0, ...
    //
    // If we naively create a move at the end of bb0, then it's wrong.
    // We need to rewrite it into
    //
    // bb0:
    //   br %1 <bb3> <bb4>
    // bb3:
    //   j bb1
    // bb4:
    //   j bb2
    // ...
    //
    // To actually make it work.
    if (bb->succs.size() <= 1)
      continue;
    if (bb->getOpCount() == 0)
      continue;

    // Note that we need to split even if there's no phi in one of the blocks.
    // This is because the registers of branch operation can be clobbered if that's not done.
    // Consider:
    //   b %1, <bb1>, <bb2>
    // bb1:
    //   %3 = phi ...
    // It is entirely possible for %3 to have the same register as %1.
    
    auto edge1 = region->insertAfter(bb);
    auto edge2 = region->insertAfter(bb);
    auto bbTerm = bb->getLastOp();
    if (!bbTerm)
      continue;

    // Create edge for target branch.
    auto target = bbTerm->get<TargetAttr>();
    auto oldTarget = target->bb;
    target->bb = edge1;

    builder.setToBlockEnd(edge1);
    builder.create<JOp>({ new TargetAttr(oldTarget) });

    // Create edge for else branch.
    auto ifnot = bbTerm->get<ElseAttr>();
    auto oldElse = ifnot->bb;
    ifnot->bb = edge2;

    builder.setToBlockEnd(edge2);
    builder.create<JOp>({ new TargetAttr(oldElse) });

    // Rename the blocks of the phis.
    for (auto succ : bb->succs) {
      for (auto phis : succ->getPhis()) {
        for (auto attr : phis->getAttrs()) {
          auto from = dyn_cast<FromAttr>(attr);
          if (!from || from->bb != bb)
            continue;
          if (succ == oldTarget)
            from->bb = edge1;
          if (succ == oldElse)
            from->bb = edge2;
        }
      }
    }
  }

  // Don't forget that register 0 and offset 0 are the same.
  // We only need to guarantee that SOFFSET doesn't collide with existing regs.
#define SOFFSET(op, Ty) ((Reg) (-(op)->get<Spilled##Ty##Attr>()->offset-1000))
#define SPILLABLE(op, Ty) (op->has<Ty##Attr>() ? op->get<Ty##Attr>()->reg : SOFFSET(op, Ty))

  // Detect circular copies and calculate a correct order.
  std::unordered_map<BasicBlock*, std::vector<std::pair<Reg, Reg>>> moveMap;
  std::unordered_map<BasicBlock*, std::map<std::pair<Reg, Reg>, Op*>> revMap;
  for (auto bb : bbs) {
    auto phis = bb->getPhis();

    std::vector<Op*> moves;
    for (auto phi : phis) {
      auto &ops = phi->getOperands();
      for (size_t i = 0; i < ops.size(); i++) {
        auto bb = Op::getPhiFrom(phi, ops[i].defining);
        if (!bb || bb->getParent() != region || bb->getOpCount() == 0)
          continue;
        auto term = bb->getLastOp();
        builder.setBeforeOp(term);
        auto def = ops[i].defining;
        Op *mv;
        if (fpreg(phi->getResultType())) {
          mv = builder.create<FmvOp>({
            new ImpureAttr,
            spillOffset.count(phi) ? (Attr*) new SpilledRdAttr GET_SPILLED_ARGS(phi) : RDC(getReg(phi)),
            spillOffset.count(def) ? (Attr*) new SpilledRsAttr GET_SPILLED_ARGS(def) : RSC(getReg(def))
          });
        } else {
          mv = builder.create<MvOp>({
            new ImpureAttr,
            spillOffset.count(phi) ? (Attr*) new SpilledRdAttr GET_SPILLED_ARGS(phi) : RDC(getReg(phi)),
            spillOffset.count(def) ? (Attr*) new SpilledRsAttr GET_SPILLED_ARGS(def) : RSC(getReg(def))
          });
        }
        moves.push_back(mv);
      }
    }

    std::copy(phis.begin(), phis.end(), std::back_inserter(allPhis));

    for (auto mv : moves) {
      auto dst = SPILLABLE(mv, Rd);
      auto src = SPILLABLE(mv, Rs);
      if (src == dst) {
        mv->erase();
        continue;
      }

      auto parent = mv->getParent();
      moveMap[parent].emplace_back(dst, src);
      revMap[parent][{ dst, src }] = mv;
    }
  }

  for (const auto &[bb, mvs] : moveMap) {
    std::unordered_map<Reg, Reg> moveGraph;
    for (auto [dst, src] : mvs)
      moveGraph[dst] = src;

    // Detect cycles.
    std::set<Reg> visited, visiting;
    std::vector<std::pair<Reg, Reg>> sorted;
    // Cycle headers.
    std::vector<Reg> headers;
    // All members in the cycle under a certain header.
    std::unordered_map<Reg, std::vector<Reg>> members;
    // All nodes that are in a certain cycle.
    std::unordered_set<Reg> inCycle;

    // Do a topological sort; it will decide whether there's a cycle.
    std::function<void(Reg)> dfs = [&](Reg node) {
      visiting.insert(node);
      Reg src = moveGraph[node];

      if (visiting.count(src))
        // A node is visited twice. Here's a cycle.
        headers.push_back(node);
      else if (!visited.count(src) && moveGraph.count(src))
        dfs(src);
    
      visiting.erase(node);
      visited.insert(node);
      sorted.emplace_back(node, src);
    };

    for (auto [dst, src] : mvs) {
      if (!visited.count(dst))
        dfs(dst);
    }

    std::reverse(sorted.begin(), sorted.end());

    // Fill in record of cycles.
    for (auto header : headers) {
      Reg runner = header;
      do {
        members[header].push_back(runner);
        runner = moveGraph[runner];
      } while (runner != header);

      for (auto member : members[header])
        inCycle.insert(member);
    }

    // Move sorted phis so that they're in the correct order.
    if (bb->getOpCount() == 0)
      continue;
    Op* term = bb->getLastOp();
    if (!term)
      continue;

    std::unordered_set<Reg> emitted;

    for (auto [dst, src] : sorted) {
      if (dst == src || emitted.count(dst) || inCycle.count(dst))
        continue;

      revMap[bb][{ dst, src }]->moveBefore(term);
      emitted.insert(dst);
    }

    if (members.empty())
      continue;

    for (auto header : headers) {
      assert(!members[header].empty());

      // Move the header's value to temp.
      Reg headerSrc = moveGraph[header];
      auto mv = revMap[bb][{ header, headerSrc }];
      bool fp = isFP(header);
      Reg tmp = fp ? fspillReg2 : spillReg2;
      RD(mv) = tmp;
      mv->moveBefore(term);

      // For the rest of the cycle, perform the moves in order.
      Reg curr = headerSrc;
      while (curr != header) {
        Reg nextSrc = moveGraph[curr];
        revMap[bb][{ curr, nextSrc }]->moveBefore(term);
        curr = nextSrc;
      }

      // Move from temp into the header.
      builder.setBeforeOp(term);
      CREATE_MV(fp, header, tmp);
    }
  }

  // Erase all phi's properly. There might be cross-reference across blocks,
  // so we need to remove all operands first.
  for (auto phi : allPhis)
    phi->removeAllOperands();

  for (auto phi : allPhis) {
    phi->erase();
  }

  for (auto bb : region->getBlocks()) {
    for (auto op : bb->getOps()) {
      if (hasRd(op) && !op->has<RdAttr>() && !op->has<SpilledRdAttr>()) {
        if (!spillOffset.count(op))
          op->add<RdAttr>(getReg(op));
        else
          op->add<SpilledRdAttr> GET_SPILLED_ARGS(op);
      }
    }
  }

  // Deal with spilled variables.
  std::vector<Op*> remove;
  for (auto bb : region->getBlocks()) {
    int delta = 0;
    for (auto op : bb->getOps()) {
      // We might encounter spilling around calls.
      // For example:
      //   addi sp, sp, -192    ; setting up 24 extra arguments
      //   mv a0, ...
      //   ld s11, OFFSET(sp)   ; !!! ADJUST HERE
      //
      // That's why we need an extra "delta".
      // No need for dominance analysis etc. because the SubSp is well-bracketed inside a block.
      if (isa<SubSpOp>(op)) {
        delta += V(op);
        continue;
      }

      if (auto rd = op->find<SpilledRdAttr>()) {
        // We will rematerialize them later.
        if (isa<LiOp>(rd->ref) || isa<LaOp>(rd->ref)) {
          remove.push_back(op);
          continue;
        }

        int offset = delta + rd->offset;
        bool fp = rd->fp;
        auto reg = fp ? fspillReg : spillReg;

        builder.setAfterOp(op);
        if (offset < delta)
          builder.create<FmvdxOp>({ RDC(Reg(delta - offset)), RSC(reg) });
        else
          raEmitStackStore(builder, reg, fp, offset);
        op->add<RdAttr>(reg);
      }

      if (auto rs = op->find<SpilledRsAttr>()) {
        int offset = delta + rs->offset;
        bool fp = rs->fp;
        auto reg = fp ? fspillReg : spillReg;
        auto ldty = fp ? Value::f32 : Value::i64;

        builder.setBeforeOp(op);
        // Rematerialized.
        auto ref = rs->ref;
        if (isa<LiOp>(ref))
          builder.create<LiOp>({ RDC(reg), new IntAttr(V(ref)) });
        else if (isa<LaOp>(ref))
          builder.create<LaOp>({ RDC(reg), new NameAttr(NAME(ref)) });
        else if (offset < delta)
          builder.create<FmvxdOp>({ RDC(reg), RSC(Reg(delta - offset)) });
        else
          raEmitStackLoad(builder, reg, ldty, offset, spillReg);
        op->add<RsAttr>(reg);
      }

      if (auto rs2 = op->find<SpilledRs2Attr>()) {
        int offset = delta + rs2->offset;
        bool fp = rs2->fp;
        auto reg = fp ? fspillReg2 : spillReg2;
        auto ldty = fp ? Value::f32 : Value::i64;

        builder.setBeforeOp(op);
        // Rematerialized.
        auto ref = rs2->ref;
        if (isa<LiOp>(ref))
          builder.create<LiOp>({ RDC(reg), new IntAttr(V(ref)) });
        else if (isa<LaOp>(ref))
          builder.create<LaOp>({ RDC(reg), new NameAttr(NAME(ref)) });
        else if (offset < delta)
          builder.create<FmvxdOp>({ RDC(reg), RSC(Reg(delta - offset)) });
        else
          raEmitStackLoad(builder, reg, ldty, offset, spillReg2);
        op->add<Rs2Attr>(reg);
      }
    }
  }

  for (auto op : remove)
    op->erase();
}

void RegAlloc::run() {
  auto funcs = collectFuncs();
  fnMap = getFunctionMap();
  std::set<FuncOp*> leaves;

  for (auto func : funcs) {
    auto calls = func->findAll<sys::rv::CallOp>();
    if (calls.size() == 0)
      leaves.insert(func);
    runImpl(func->getRegion(), calls.size() == 0);
  }

  // Have a look at what registers are used inside each function.
  for (auto func : funcs) {
    auto &set = usedRegisters[func];
    for (auto bb : func->getRegion()->getBlocks()) {
      for (auto op : bb->getOps()) {
        if (op->has<RdAttr>())
          set.insert(op->get<RdAttr>()->reg);
        if (op->has<RsAttr>())
          set.insert(op->get<RsAttr>()->reg);
        if (op->has<Rs2Attr>())
          set.insert(op->get<Rs2Attr>()->reg);
      }
    }
  }

  for (auto func : funcs) {
    proEpilogue(func, leaves.count(func));
    if (raEnvEnabled("SYSY_RV_ENABLE_TIDYUP", true))
      tidyup(func->getRegion());
  }
}
