Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8759] array bounds of function return type do not match array bounds of function return value [/home/mar/DTU/dds-23/lab_2/dds-edge-detector/improved-edge-detector-4/improved-edge-detector-4.srcs/sources_1/imports/sources_1/imports/acc2.vhd:149]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.types
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behaviour of entity xil_defaultlib.clock [\clock(period=80000)\]
Compiling architecture rtl of entity xil_defaultlib.acc [acc_default]
Compiling architecture behaviour of entity xil_defaultlib.memory2 [\memory2(load_file_name="/home/m...]
Compiling architecture syn of entity xil_defaultlib.rams_dist [rams_dist_default]
Compiling architecture structure of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
