// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/02/2022 17:29:58"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module data_op (
	clk,
	W_data,
	W_addr,
	W_wr,
	Rp_addr,
	Rp_rd,
	Rq_addr,
	Rq_rd,
	Rp_data,
	Rq_data);
input 	clk;
input 	[15:0] W_data;
input 	[3:0] W_addr;
input 	W_wr;
input 	[3:0] Rp_addr;
input 	Rp_rd;
input 	[3:0] Rq_addr;
input 	Rq_rd;
output 	[15:0] Rp_data;
output 	[15:0] Rq_data;

// Design Ports Information
// Rp_addr[0]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_addr[1]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_addr[2]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_addr[3]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[1]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[2]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[4]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[5]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[6]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[9]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[10]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[11]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[12]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[13]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[14]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_data[15]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[0]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[1]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[2]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[3]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[4]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[6]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[7]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[8]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[9]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[10]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[11]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[12]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[13]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[14]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_data[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_addr[1]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_addr[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_addr[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_addr[2]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rp_rd	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rq_rd	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[0]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_wr	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_addr[0]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_addr[1]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_addr[2]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_addr[3]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[2]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[3]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[4]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[5]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[8]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[9]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[10]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[11]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[12]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[13]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[14]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// W_data[15]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \reg~197_q ;
wire \reg~101_q ;
wire \reg~229_q ;
wire \reg~246_q ;
wire \reg~232_q ;
wire \reg~184_q ;
wire \reg~88_q ;
wire \reg~24_q ;
wire \reg~311_combout ;
wire \reg~249_q ;
wire \reg~217_q ;
wire \reg~324_combout ;
wire \reg~122_q ;
wire \reg~186_q ;
wire \reg~58_q ;
wire \reg~327_combout ;
wire \reg~250_q ;
wire \reg~328_combout ;
wire \reg~43_q ;
wire \reg~251_q ;
wire \reg~235_q ;
wire \reg~219_q ;
wire \reg~344_combout ;
wire \reg~267_q ;
wire \reg~345_combout ;
wire \reg~236_q ;
wire \reg~156_q ;
wire \reg~189_q ;
wire \reg~173_q ;
wire \reg~157_q ;
wire \reg~357_combout ;
wire \reg~205_q ;
wire \reg~358_combout ;
wire \reg~109_q ;
wire \reg~237_q ;
wire \reg~254_q ;
wire \reg~143_q ;
wire \reg~47_q ;
wire \reg~255_q ;
wire \reg~239_q ;
wire \reg~223_q ;
wire \reg~384_combout ;
wire \reg~271_q ;
wire \reg~385_combout ;
wire \reg~160_q ;
wire \reg~193_q ;
wire \reg~177_q ;
wire \reg~161_q ;
wire \reg~397_combout ;
wire \reg~209_q ;
wire \reg~398_combout ;
wire \reg~113_q ;
wire \reg~130_q ;
wire \reg~194_q ;
wire \reg~66_q ;
wire \reg~407_combout ;
wire \reg~258_q ;
wire \reg~408_combout ;
wire \reg~178_q ;
wire \reg~131_q ;
wire \reg~83_q ;
wire \reg~244_q ;
wire \reg~164_q ;
wire \reg~148_q ;
wire \reg~439_combout ;
wire \reg~447_combout ;
wire \reg~459_combout ;
wire \reg~463_combout ;
wire \Rp_addr[0]~input_o ;
wire \Rp_addr[1]~input_o ;
wire \Rp_addr[2]~input_o ;
wire \Rp_addr[3]~input_o ;
wire \W_addr[0]~input_o ;
wire \reg~197feeder_combout ;
wire \reg~246feeder_combout ;
wire \reg~232feeder_combout ;
wire \reg~249feeder_combout ;
wire \reg~186feeder_combout ;
wire \reg~250feeder_combout ;
wire \reg~235feeder_combout ;
wire \reg~251feeder_combout ;
wire \reg~156feeder_combout ;
wire \reg~173feeder_combout ;
wire \reg~109feeder_combout ;
wire \reg~237feeder_combout ;
wire \reg~254feeder_combout ;
wire \reg~47feeder_combout ;
wire \reg~239feeder_combout ;
wire \reg~160feeder_combout ;
wire \reg~194feeder_combout ;
wire \reg~258feeder_combout ;
wire \reg~131feeder_combout ;
wire \reg~148feeder_combout ;
wire \Rp_data[0]~output_o ;
wire \Rp_data[1]~output_o ;
wire \Rp_data[2]~output_o ;
wire \Rp_data[3]~output_o ;
wire \Rp_data[4]~output_o ;
wire \Rp_data[5]~output_o ;
wire \Rp_data[6]~output_o ;
wire \Rp_data[7]~output_o ;
wire \Rp_data[8]~output_o ;
wire \Rp_data[9]~output_o ;
wire \Rp_data[10]~output_o ;
wire \Rp_data[11]~output_o ;
wire \Rp_data[12]~output_o ;
wire \Rp_data[13]~output_o ;
wire \Rp_data[14]~output_o ;
wire \Rp_data[15]~output_o ;
wire \Rq_data[0]~output_o ;
wire \Rq_data[1]~output_o ;
wire \Rq_data[2]~output_o ;
wire \Rq_data[3]~output_o ;
wire \Rq_data[4]~output_o ;
wire \Rq_data[5]~output_o ;
wire \Rq_data[6]~output_o ;
wire \Rq_data[7]~output_o ;
wire \Rq_data[8]~output_o ;
wire \Rq_data[9]~output_o ;
wire \Rq_data[10]~output_o ;
wire \Rq_data[11]~output_o ;
wire \Rq_data[12]~output_o ;
wire \Rq_data[13]~output_o ;
wire \Rq_data[14]~output_o ;
wire \Rq_data[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \Rq_addr[0]~input_o ;
wire \W_data[0]~input_o ;
wire \W_addr[3]~input_o ;
wire \W_addr[2]~input_o ;
wire \W_addr[1]~input_o ;
wire \reg~467_combout ;
wire \W_wr~input_o ;
wire \reg~468_combout ;
wire \reg~261_q ;
wire \reg~465_combout ;
wire \reg~466_combout ;
wire \reg~213_q ;
wire \reg~245feeder_combout ;
wire \reg~464_combout ;
wire \reg~245_q ;
wire \reg~284_combout ;
wire \reg~285_combout ;
wire \Rq_addr[3]~input_o ;
wire \reg~451_combout ;
wire \reg~452_combout ;
wire \reg~133_q ;
wire \Rq_addr[1]~input_o ;
wire \reg~449_combout ;
wire \reg~450_combout ;
wire \reg~85_q ;
wire \reg~448_combout ;
wire \reg~117_q ;
wire \reg~279_combout ;
wire \reg~280_combout ;
wire \reg~453_combout ;
wire \reg~454_combout ;
wire \reg~53_q ;
wire \reg~460_combout ;
wire \reg~69_q ;
wire \reg~457_combout ;
wire \reg~458_combout ;
wire \reg~21_q ;
wire \reg~37feeder_combout ;
wire \reg~455_combout ;
wire \reg~456_combout ;
wire \reg~37_q ;
wire \reg~281_combout ;
wire \reg~282_combout ;
wire \reg~283_combout ;
wire \reg~437_combout ;
wire \reg~438_combout ;
wire \reg~181_q ;
wire \reg~441_combout ;
wire \reg~442_combout ;
wire \reg~149_q ;
wire \reg~440_combout ;
wire \reg~165_q ;
wire \reg~277_combout ;
wire \reg~278_combout ;
wire \reg~286_combout ;
wire \Rp_rd~input_o ;
wire \Rp_data[0]~reg0_q ;
wire \Rq_addr[2]~input_o ;
wire \W_data[1]~input_o ;
wire \reg~118_q ;
wire \reg~54_q ;
wire \reg~182feeder_combout ;
wire \reg~182_q ;
wire \reg~287_combout ;
wire \reg~288_combout ;
wire \reg~86_q ;
wire \reg~214_q ;
wire \reg~22_q ;
wire \reg~150feeder_combout ;
wire \reg~150_q ;
wire \reg~291_combout ;
wire \reg~292_combout ;
wire \reg~166feeder_combout ;
wire \reg~166_q ;
wire \reg~461_combout ;
wire \reg~462_combout ;
wire \reg~230_q ;
wire \reg~38_q ;
wire \reg~102feeder_combout ;
wire \reg~445_combout ;
wire \reg~446_combout ;
wire \reg~102_q ;
wire \reg~289_combout ;
wire \reg~290_combout ;
wire \reg~293_combout ;
wire \reg~198feeder_combout ;
wire \reg~443_combout ;
wire \reg~444_combout ;
wire \reg~198_q ;
wire \reg~262_q ;
wire \reg~70_q ;
wire \reg~134feeder_combout ;
wire \reg~134_q ;
wire \reg~294_combout ;
wire \reg~295_combout ;
wire \reg~296_combout ;
wire \Rp_data[1]~reg0_q ;
wire \W_data[2]~input_o ;
wire \reg~135_q ;
wire \reg~119_q ;
wire \reg~87_q ;
wire \reg~103_q ;
wire \reg~297_combout ;
wire \reg~298_combout ;
wire \reg~247_q ;
wire \reg~263_q ;
wire \reg~215_q ;
wire \reg~231_q ;
wire \reg~304_combout ;
wire \reg~305_combout ;
wire \reg~167feeder_combout ;
wire \reg~167_q ;
wire \reg~199_q ;
wire \reg~151_q ;
wire \reg~183_q ;
wire \reg~299_combout ;
wire \reg~300_combout ;
wire \reg~39feeder_combout ;
wire \reg~39_q ;
wire \reg~71_q ;
wire \reg~23_q ;
wire \reg~55feeder_combout ;
wire \reg~55_q ;
wire \reg~301_combout ;
wire \reg~302_combout ;
wire \reg~303_combout ;
wire \reg~306_combout ;
wire \Rp_data[2]~reg0_q ;
wire \W_data[3]~input_o ;
wire \reg~216_q ;
wire \reg~152_q ;
wire \reg~312_combout ;
wire \reg~248_q ;
wire \reg~56_q ;
wire \reg~120_q ;
wire \reg~309_combout ;
wire \reg~310_combout ;
wire \reg~313_combout ;
wire \reg~104_q ;
wire \reg~40_q ;
wire \reg~168feeder_combout ;
wire \reg~168_q ;
wire \reg~307_combout ;
wire \reg~308_combout ;
wire \reg~136feeder_combout ;
wire \reg~136_q ;
wire \reg~264_q ;
wire \reg~72_q ;
wire \reg~200_q ;
wire \reg~314_combout ;
wire \reg~315_combout ;
wire \reg~316_combout ;
wire \Rp_data[3]~reg0_q ;
wire \W_data[4]~input_o ;
wire \reg~265_q ;
wire \reg~233_q ;
wire \reg~325_combout ;
wire \reg~201feeder_combout ;
wire \reg~201_q ;
wire \reg~185_q ;
wire \reg~153_q ;
wire \reg~169_q ;
wire \reg~317_combout ;
wire \reg~318_combout ;
wire \reg~57_q ;
wire \reg~73_q ;
wire \reg~25_q ;
wire \reg~41_q ;
wire \reg~321_combout ;
wire \reg~322_combout ;
wire \reg~105_q ;
wire \reg~137_q ;
wire \reg~89_q ;
wire \reg~121feeder_combout ;
wire \reg~121_q ;
wire \reg~319_combout ;
wire \reg~320_combout ;
wire \reg~323_combout ;
wire \reg~326_combout ;
wire \Rp_data[4]~reg0_q ;
wire \W_data[5]~input_o ;
wire \reg~170feeder_combout ;
wire \reg~170_q ;
wire \reg~234_q ;
wire \reg~42_q ;
wire \reg~106_q ;
wire \reg~329_combout ;
wire \reg~330_combout ;
wire \reg~90_q ;
wire \reg~218_q ;
wire \reg~26_q ;
wire \reg~154feeder_combout ;
wire \reg~154_q ;
wire \reg~331_combout ;
wire \reg~332_combout ;
wire \reg~333_combout ;
wire \reg~202feeder_combout ;
wire \reg~202_q ;
wire \reg~266_q ;
wire \reg~74_q ;
wire \reg~138feeder_combout ;
wire \reg~138_q ;
wire \reg~334_combout ;
wire \reg~335_combout ;
wire \reg~336_combout ;
wire \Rp_data[5]~reg0_q ;
wire \W_data[6]~input_o ;
wire \reg~123feeder_combout ;
wire \reg~123_q ;
wire \reg~91_q ;
wire \reg~107_q ;
wire \reg~337_combout ;
wire \reg~139feeder_combout ;
wire \reg~139_q ;
wire \reg~338_combout ;
wire \reg~171feeder_combout ;
wire \reg~171_q ;
wire \reg~203_q ;
wire \reg~155_q ;
wire \reg~187_q ;
wire \reg~339_combout ;
wire \reg~340_combout ;
wire \reg~75_q ;
wire \reg~27_q ;
wire \reg~59feeder_combout ;
wire \reg~59_q ;
wire \reg~341_combout ;
wire \reg~342_combout ;
wire \reg~343_combout ;
wire \reg~346_combout ;
wire \Rp_data[6]~reg0_q ;
wire \W_data[7]~input_o ;
wire \reg~140_q ;
wire \reg~268_q ;
wire \reg~76_q ;
wire \reg~204feeder_combout ;
wire \reg~204_q ;
wire \reg~354_combout ;
wire \reg~355_combout ;
wire \reg~108_q ;
wire \reg~44_q ;
wire \reg~172_q ;
wire \reg~347_combout ;
wire \reg~348_combout ;
wire \reg~188_q ;
wire \reg~252_q ;
wire \reg~60feeder_combout ;
wire \reg~60_q ;
wire \reg~124feeder_combout ;
wire \reg~124_q ;
wire \reg~349_combout ;
wire \reg~350_combout ;
wire \reg~220_q ;
wire \reg~28_q ;
wire \reg~92_q ;
wire \reg~351_combout ;
wire \reg~352_combout ;
wire \reg~353_combout ;
wire \reg~356_combout ;
wire \Rp_data[7]~reg0_q ;
wire \W_data[8]~input_o ;
wire \reg~269_q ;
wire \reg~221_q ;
wire \reg~253feeder_combout ;
wire \reg~253_q ;
wire \reg~364_combout ;
wire \reg~365_combout ;
wire \reg~141feeder_combout ;
wire \reg~141_q ;
wire \reg~93_q ;
wire \reg~125_q ;
wire \reg~359_combout ;
wire \reg~360_combout ;
wire \reg~61feeder_combout ;
wire \reg~61_q ;
wire \reg~77_q ;
wire \reg~29_q ;
wire \reg~45feeder_combout ;
wire \reg~45_q ;
wire \reg~361_combout ;
wire \reg~362_combout ;
wire \reg~363_combout ;
wire \reg~366_combout ;
wire \Rp_data[8]~reg0_q ;
wire \W_data[9]~input_o ;
wire \reg~126_q ;
wire \reg~62_q ;
wire \reg~190feeder_combout ;
wire \reg~190_q ;
wire \reg~367_combout ;
wire \reg~368_combout ;
wire \reg~174_q ;
wire \reg~238_q ;
wire \reg~46_q ;
wire \reg~110_q ;
wire \reg~369_combout ;
wire \reg~370_combout ;
wire \reg~94feeder_combout ;
wire \reg~94_q ;
wire \reg~222_q ;
wire \reg~30_q ;
wire \reg~158_q ;
wire \reg~371_combout ;
wire \reg~372_combout ;
wire \reg~373_combout ;
wire \reg~206_q ;
wire \reg~270_q ;
wire \reg~78_q ;
wire \reg~142feeder_combout ;
wire \reg~142_q ;
wire \reg~374_combout ;
wire \reg~375_combout ;
wire \reg~376_combout ;
wire \Rp_data[9]~reg0_q ;
wire \W_data[10]~input_o ;
wire \reg~127_q ;
wire \reg~95_q ;
wire \reg~111_q ;
wire \reg~377_combout ;
wire \reg~378_combout ;
wire \reg~175feeder_combout ;
wire \reg~175_q ;
wire \reg~207_q ;
wire \reg~159_q ;
wire \reg~191feeder_combout ;
wire \reg~191_q ;
wire \reg~379_combout ;
wire \reg~380_combout ;
wire \reg~79_q ;
wire \reg~31_q ;
wire \reg~63feeder_combout ;
wire \reg~63_q ;
wire \reg~381_combout ;
wire \reg~382_combout ;
wire \reg~383_combout ;
wire \reg~386_combout ;
wire \Rp_data[10]~reg0_q ;
wire \W_data[11]~input_o ;
wire \reg~224_q ;
wire \reg~32_q ;
wire \reg~96_q ;
wire \reg~391_combout ;
wire \reg~392_combout ;
wire \reg~192_q ;
wire \reg~256_q ;
wire \reg~64_q ;
wire \reg~128_q ;
wire \reg~389_combout ;
wire \reg~390_combout ;
wire \reg~393_combout ;
wire \reg~240_q ;
wire \reg~112_q ;
wire \reg~48_q ;
wire \reg~176_q ;
wire \reg~387_combout ;
wire \reg~388_combout ;
wire \reg~144feeder_combout ;
wire \reg~144_q ;
wire \reg~272_q ;
wire \reg~80_q ;
wire \reg~208feeder_combout ;
wire \reg~208_q ;
wire \reg~394_combout ;
wire \reg~395_combout ;
wire \reg~396_combout ;
wire \Rp_data[11]~reg0_q ;
wire \W_data[12]~input_o ;
wire \reg~241feeder_combout ;
wire \reg~241_q ;
wire \reg~273_q ;
wire \reg~225_q ;
wire \reg~257feeder_combout ;
wire \reg~257_q ;
wire \reg~404_combout ;
wire \reg~405_combout ;
wire \reg~145_q ;
wire \reg~97_q ;
wire \reg~129_q ;
wire \reg~399_combout ;
wire \reg~400_combout ;
wire \reg~65_q ;
wire \reg~81_q ;
wire \reg~33_q ;
wire \reg~49_q ;
wire \reg~401_combout ;
wire \reg~402_combout ;
wire \reg~403_combout ;
wire \reg~406_combout ;
wire \Rp_data[12]~reg0_q ;
wire \W_data[13]~input_o ;
wire \reg~210_q ;
wire \reg~274_q ;
wire \reg~82_q ;
wire \reg~146feeder_combout ;
wire \reg~146_q ;
wire \reg~414_combout ;
wire \reg~415_combout ;
wire \reg~98_q ;
wire \reg~226_q ;
wire \reg~34_q ;
wire \reg~162_q ;
wire \reg~411_combout ;
wire \reg~412_combout ;
wire \reg~242_q ;
wire \reg~50_q ;
wire \reg~114feeder_combout ;
wire \reg~114_q ;
wire \reg~409_combout ;
wire \reg~410_combout ;
wire \reg~413_combout ;
wire \reg~416_combout ;
wire \Rp_data[13]~reg0_q ;
wire \W_data[14]~input_o ;
wire \reg~147_q ;
wire \reg~99_q ;
wire \reg~115_q ;
wire \reg~417_combout ;
wire \reg~418_combout ;
wire \reg~259_q ;
wire \reg~275_q ;
wire \reg~227_q ;
wire \reg~243feeder_combout ;
wire \reg~243_q ;
wire \reg~424_combout ;
wire \reg~425_combout ;
wire \reg~51feeder_combout ;
wire \reg~51_q ;
wire \reg~35_q ;
wire \reg~67_q ;
wire \reg~421_combout ;
wire \reg~422_combout ;
wire \reg~179feeder_combout ;
wire \reg~179_q ;
wire \reg~211_q ;
wire \reg~163_q ;
wire \reg~195_q ;
wire \reg~419_combout ;
wire \reg~420_combout ;
wire \reg~423_combout ;
wire \reg~426_combout ;
wire \Rp_data[14]~reg0_q ;
wire \W_data[15]~input_o ;
wire \reg~228_q ;
wire \reg~36_q ;
wire \reg~100_q ;
wire \reg~431_combout ;
wire \reg~432_combout ;
wire \reg~196_q ;
wire \reg~260_q ;
wire \reg~68_q ;
wire \reg~132_q ;
wire \reg~429_combout ;
wire \reg~430_combout ;
wire \reg~433_combout ;
wire \reg~276_q ;
wire \reg~84_q ;
wire \reg~212feeder_combout ;
wire \reg~212_q ;
wire \reg~434_combout ;
wire \reg~435_combout ;
wire \reg~116_q ;
wire \reg~52_q ;
wire \reg~180feeder_combout ;
wire \reg~180_q ;
wire \reg~427_combout ;
wire \reg~428_combout ;
wire \reg~436_combout ;
wire \Rp_data[15]~reg0_q ;
wire \Rq_data[0]~reg0feeder_combout ;
wire \Rq_rd~input_o ;
wire \Rq_data[0]~reg0_q ;
wire \Rq_data[1]~reg0feeder_combout ;
wire \Rq_data[1]~reg0_q ;
wire \Rq_data[2]~reg0feeder_combout ;
wire \Rq_data[2]~reg0_q ;
wire \Rq_data[3]~reg0feeder_combout ;
wire \Rq_data[3]~reg0_q ;
wire \Rq_data[4]~reg0feeder_combout ;
wire \Rq_data[4]~reg0_q ;
wire \Rq_data[5]~reg0feeder_combout ;
wire \Rq_data[5]~reg0_q ;
wire \Rq_data[6]~reg0feeder_combout ;
wire \Rq_data[6]~reg0_q ;
wire \Rq_data[7]~reg0feeder_combout ;
wire \Rq_data[7]~reg0_q ;
wire \Rq_data[8]~reg0feeder_combout ;
wire \Rq_data[8]~reg0_q ;
wire \Rq_data[9]~reg0feeder_combout ;
wire \Rq_data[9]~reg0_q ;
wire \Rq_data[10]~reg0feeder_combout ;
wire \Rq_data[10]~reg0_q ;
wire \Rq_data[11]~reg0feeder_combout ;
wire \Rq_data[11]~reg0_q ;
wire \Rq_data[12]~reg0feeder_combout ;
wire \Rq_data[12]~reg0_q ;
wire \Rq_data[13]~reg0feeder_combout ;
wire \Rq_data[13]~reg0_q ;
wire \Rq_data[14]~reg0feeder_combout ;
wire \Rq_data[14]~reg0_q ;
wire \Rq_data[15]~reg0feeder_combout ;
wire \Rq_data[15]~reg0_q ;


// Location: FF_X46_Y19_N7
dffeas \reg~197 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~197 .is_wysiwyg = "true";
defparam \reg~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y18_N13
dffeas \reg~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~101 .is_wysiwyg = "true";
defparam \reg~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N17
dffeas \reg~229 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~229 .is_wysiwyg = "true";
defparam \reg~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N9
dffeas \reg~246 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~246 .is_wysiwyg = "true";
defparam \reg~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N31
dffeas \reg~232 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~232 .is_wysiwyg = "true";
defparam \reg~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N13
dffeas \reg~184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~184 .is_wysiwyg = "true";
defparam \reg~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N1
dffeas \reg~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~88 .is_wysiwyg = "true";
defparam \reg~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y22_N31
dffeas \reg~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~24 .is_wysiwyg = "true";
defparam \reg~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N30
cycloneive_lcell_comb \reg~311 (
// Equation(s):
// \reg~311_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~88_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~24_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~24_q ),
	.datad(\reg~88_q ),
	.cin(gnd),
	.combout(\reg~311_combout ),
	.cout());
// synopsys translate_off
defparam \reg~311 .lut_mask = 16'hBA98;
defparam \reg~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N21
dffeas \reg~249 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~249 .is_wysiwyg = "true";
defparam \reg~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N11
dffeas \reg~217 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~217 .is_wysiwyg = "true";
defparam \reg~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N10
cycloneive_lcell_comb \reg~324 (
// Equation(s):
// \reg~324_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~249_q )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~217_q )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~217_q ),
	.datad(\reg~249_q ),
	.cin(gnd),
	.combout(\reg~324_combout ),
	.cout());
// synopsys translate_off
defparam \reg~324 .lut_mask = 16'hBA98;
defparam \reg~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N25
dffeas \reg~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~122 .is_wysiwyg = "true";
defparam \reg~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N11
dffeas \reg~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~186 .is_wysiwyg = "true";
defparam \reg~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N11
dffeas \reg~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~58 .is_wysiwyg = "true";
defparam \reg~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneive_lcell_comb \reg~327 (
// Equation(s):
// \reg~327_combout  = (\Rq_addr[3]~input_o  & ((\Rq_addr[2]~input_o ) # ((\reg~186_q )))) # (!\Rq_addr[3]~input_o  & (!\Rq_addr[2]~input_o  & (\reg~58_q )))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~58_q ),
	.datad(\reg~186_q ),
	.cin(gnd),
	.combout(\reg~327_combout ),
	.cout());
// synopsys translate_off
defparam \reg~327 .lut_mask = 16'hBA98;
defparam \reg~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N21
dffeas \reg~250 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~250 .is_wysiwyg = "true";
defparam \reg~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N24
cycloneive_lcell_comb \reg~328 (
// Equation(s):
// \reg~328_combout  = (\Rq_addr[2]~input_o  & ((\reg~327_combout  & (\reg~250_q )) # (!\reg~327_combout  & ((\reg~122_q ))))) # (!\Rq_addr[2]~input_o  & (((\reg~327_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~250_q ),
	.datac(\reg~122_q ),
	.datad(\reg~327_combout ),
	.cin(gnd),
	.combout(\reg~328_combout ),
	.cout());
// synopsys translate_off
defparam \reg~328 .lut_mask = 16'hDDA0;
defparam \reg~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N21
dffeas \reg~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~43 .is_wysiwyg = "true";
defparam \reg~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N3
dffeas \reg~251 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~251 .is_wysiwyg = "true";
defparam \reg~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N29
dffeas \reg~235 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~235 .is_wysiwyg = "true";
defparam \reg~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N23
dffeas \reg~219 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~219 .is_wysiwyg = "true";
defparam \reg~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N22
cycloneive_lcell_comb \reg~344 (
// Equation(s):
// \reg~344_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~235_q ))) # (!\Rq_addr[0]~input_o  & (\reg~219_q ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~219_q ),
	.datad(\reg~235_q ),
	.cin(gnd),
	.combout(\reg~344_combout ),
	.cout());
// synopsys translate_off
defparam \reg~344 .lut_mask = 16'hDC98;
defparam \reg~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N19
dffeas \reg~267 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~267 .is_wysiwyg = "true";
defparam \reg~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N18
cycloneive_lcell_comb \reg~345 (
// Equation(s):
// \reg~345_combout  = (\Rq_addr[1]~input_o  & ((\reg~344_combout  & ((\reg~267_q ))) # (!\reg~344_combout  & (\reg~251_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~344_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~251_q ),
	.datac(\reg~267_q ),
	.datad(\reg~344_combout ),
	.cin(gnd),
	.combout(\reg~345_combout ),
	.cout());
// synopsys translate_off
defparam \reg~345 .lut_mask = 16'hF588;
defparam \reg~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N3
dffeas \reg~236 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~236 .is_wysiwyg = "true";
defparam \reg~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y20_N31
dffeas \reg~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~156 .is_wysiwyg = "true";
defparam \reg~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N13
dffeas \reg~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~189 .is_wysiwyg = "true";
defparam \reg~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N3
dffeas \reg~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~173 .is_wysiwyg = "true";
defparam \reg~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N3
dffeas \reg~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~157 .is_wysiwyg = "true";
defparam \reg~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N2
cycloneive_lcell_comb \reg~357 (
// Equation(s):
// \reg~357_combout  = (\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o ) # ((\reg~173_q )))) # (!\Rq_addr[0]~input_o  & (!\Rq_addr[1]~input_o  & (\reg~157_q )))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~157_q ),
	.datad(\reg~173_q ),
	.cin(gnd),
	.combout(\reg~357_combout ),
	.cout());
// synopsys translate_off
defparam \reg~357 .lut_mask = 16'hBA98;
defparam \reg~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N21
dffeas \reg~205 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~205 .is_wysiwyg = "true";
defparam \reg~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
cycloneive_lcell_comb \reg~358 (
// Equation(s):
// \reg~358_combout  = (\Rq_addr[1]~input_o  & ((\reg~357_combout  & (\reg~205_q )) # (!\reg~357_combout  & ((\reg~189_q ))))) # (!\Rq_addr[1]~input_o  & (((\reg~357_combout ))))

	.dataa(\reg~205_q ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~189_q ),
	.datad(\reg~357_combout ),
	.cin(gnd),
	.combout(\reg~358_combout ),
	.cout());
// synopsys translate_off
defparam \reg~358 .lut_mask = 16'hBBC0;
defparam \reg~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N3
dffeas \reg~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~109 .is_wysiwyg = "true";
defparam \reg~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N15
dffeas \reg~237 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~237 .is_wysiwyg = "true";
defparam \reg~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N17
dffeas \reg~254 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~254 .is_wysiwyg = "true";
defparam \reg~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N1
dffeas \reg~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~143 .is_wysiwyg = "true";
defparam \reg~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N25
dffeas \reg~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~47 .is_wysiwyg = "true";
defparam \reg~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N27
dffeas \reg~255 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~255 .is_wysiwyg = "true";
defparam \reg~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N5
dffeas \reg~239 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~239 .is_wysiwyg = "true";
defparam \reg~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N25
dffeas \reg~223 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~223 .is_wysiwyg = "true";
defparam \reg~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N24
cycloneive_lcell_comb \reg~384 (
// Equation(s):
// \reg~384_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~239_q ))) # (!\Rq_addr[0]~input_o  & (\reg~223_q ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~223_q ),
	.datad(\reg~239_q ),
	.cin(gnd),
	.combout(\reg~384_combout ),
	.cout());
// synopsys translate_off
defparam \reg~384 .lut_mask = 16'hDC98;
defparam \reg~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N23
dffeas \reg~271 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~271 .is_wysiwyg = "true";
defparam \reg~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N22
cycloneive_lcell_comb \reg~385 (
// Equation(s):
// \reg~385_combout  = (\Rq_addr[1]~input_o  & ((\reg~384_combout  & ((\reg~271_q ))) # (!\reg~384_combout  & (\reg~255_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~384_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~255_q ),
	.datac(\reg~271_q ),
	.datad(\reg~384_combout ),
	.cin(gnd),
	.combout(\reg~385_combout ),
	.cout());
// synopsys translate_off
defparam \reg~385 .lut_mask = 16'hF588;
defparam \reg~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N7
dffeas \reg~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~160 .is_wysiwyg = "true";
defparam \reg~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N25
dffeas \reg~193 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~193 .is_wysiwyg = "true";
defparam \reg~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N1
dffeas \reg~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~177 .is_wysiwyg = "true";
defparam \reg~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N7
dffeas \reg~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~161 .is_wysiwyg = "true";
defparam \reg~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N6
cycloneive_lcell_comb \reg~397 (
// Equation(s):
// \reg~397_combout  = (\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o ) # ((\reg~177_q )))) # (!\Rq_addr[0]~input_o  & (!\Rq_addr[1]~input_o  & (\reg~161_q )))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~161_q ),
	.datad(\reg~177_q ),
	.cin(gnd),
	.combout(\reg~397_combout ),
	.cout());
// synopsys translate_off
defparam \reg~397 .lut_mask = 16'hBA98;
defparam \reg~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N15
dffeas \reg~209 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~209 .is_wysiwyg = "true";
defparam \reg~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
cycloneive_lcell_comb \reg~398 (
// Equation(s):
// \reg~398_combout  = (\Rq_addr[1]~input_o  & ((\reg~397_combout  & (\reg~209_q )) # (!\reg~397_combout  & ((\reg~193_q ))))) # (!\Rq_addr[1]~input_o  & (((\reg~397_combout ))))

	.dataa(\reg~209_q ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~193_q ),
	.datad(\reg~397_combout ),
	.cin(gnd),
	.combout(\reg~398_combout ),
	.cout());
// synopsys translate_off
defparam \reg~398 .lut_mask = 16'hBBC0;
defparam \reg~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N23
dffeas \reg~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~113 .is_wysiwyg = "true";
defparam \reg~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N1
dffeas \reg~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~130 .is_wysiwyg = "true";
defparam \reg~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N27
dffeas \reg~194 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~194 .is_wysiwyg = "true";
defparam \reg~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N13
dffeas \reg~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~66 .is_wysiwyg = "true";
defparam \reg~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N12
cycloneive_lcell_comb \reg~407 (
// Equation(s):
// \reg~407_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~194_q ))) # (!\Rq_addr[3]~input_o  & (\reg~66_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~66_q ),
	.datad(\reg~194_q ),
	.cin(gnd),
	.combout(\reg~407_combout ),
	.cout());
// synopsys translate_off
defparam \reg~407 .lut_mask = 16'hDC98;
defparam \reg~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N29
dffeas \reg~258 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~258 .is_wysiwyg = "true";
defparam \reg~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N0
cycloneive_lcell_comb \reg~408 (
// Equation(s):
// \reg~408_combout  = (\Rq_addr[2]~input_o  & ((\reg~407_combout  & (\reg~258_q )) # (!\reg~407_combout  & ((\reg~130_q ))))) # (!\Rq_addr[2]~input_o  & (((\reg~407_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~258_q ),
	.datac(\reg~130_q ),
	.datad(\reg~407_combout ),
	.cin(gnd),
	.combout(\reg~408_combout ),
	.cout());
// synopsys translate_off
defparam \reg~408 .lut_mask = 16'hDDA0;
defparam \reg~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N5
dffeas \reg~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~178 .is_wysiwyg = "true";
defparam \reg~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N31
dffeas \reg~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~131 .is_wysiwyg = "true";
defparam \reg~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N5
dffeas \reg~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~83 .is_wysiwyg = "true";
defparam \reg~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N7
dffeas \reg~244 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~244 .is_wysiwyg = "true";
defparam \reg~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N9
dffeas \reg~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~164 .is_wysiwyg = "true";
defparam \reg~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N3
dffeas \reg~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~148 .is_wysiwyg = "true";
defparam \reg~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N10
cycloneive_lcell_comb \reg~439 (
// Equation(s):
// \reg~439_combout  = (\W_addr[0]~input_o  & (\W_addr[3]~input_o  & (!\W_addr[2]~input_o  & !\W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~439_combout ),
	.cout());
// synopsys translate_off
defparam \reg~439 .lut_mask = 16'h0008;
defparam \reg~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N2
cycloneive_lcell_comb \reg~447 (
// Equation(s):
// \reg~447_combout  = (!\W_addr[0]~input_o  & (!\W_addr[3]~input_o  & (\W_addr[2]~input_o  & \W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~447_combout ),
	.cout());
// synopsys translate_off
defparam \reg~447 .lut_mask = 16'h1000;
defparam \reg~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N30
cycloneive_lcell_comb \reg~459 (
// Equation(s):
// \reg~459_combout  = (\W_addr[0]~input_o  & (!\W_addr[3]~input_o  & (!\W_addr[2]~input_o  & \W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~459_combout ),
	.cout());
// synopsys translate_off
defparam \reg~459 .lut_mask = 16'h0200;
defparam \reg~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N14
cycloneive_lcell_comb \reg~463 (
// Equation(s):
// \reg~463_combout  = (!\W_addr[0]~input_o  & (\W_addr[3]~input_o  & (\W_addr[2]~input_o  & \W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~463_combout ),
	.cout());
// synopsys translate_off
defparam \reg~463 .lut_mask = 16'h4000;
defparam \reg~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \W_addr[0]~input (
	.i(W_addr[0]),
	.ibar(gnd),
	.o(\W_addr[0]~input_o ));
// synopsys translate_off
defparam \W_addr[0]~input .bus_hold = "false";
defparam \W_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N6
cycloneive_lcell_comb \reg~197feeder (
// Equation(s):
// \reg~197feeder_combout  = \W_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[0]~input_o ),
	.cin(gnd),
	.combout(\reg~197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~197feeder .lut_mask = 16'hFF00;
defparam \reg~197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
cycloneive_lcell_comb \reg~246feeder (
// Equation(s):
// \reg~246feeder_combout  = \W_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[1]~input_o ),
	.cin(gnd),
	.combout(\reg~246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~246feeder .lut_mask = 16'hFF00;
defparam \reg~246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N30
cycloneive_lcell_comb \reg~232feeder (
// Equation(s):
// \reg~232feeder_combout  = \W_data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[3]~input_o ),
	.cin(gnd),
	.combout(\reg~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~232feeder .lut_mask = 16'hFF00;
defparam \reg~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneive_lcell_comb \reg~249feeder (
// Equation(s):
// \reg~249feeder_combout  = \W_data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[4]~input_o ),
	.cin(gnd),
	.combout(\reg~249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~249feeder .lut_mask = 16'hFF00;
defparam \reg~249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
cycloneive_lcell_comb \reg~186feeder (
// Equation(s):
// \reg~186feeder_combout  = \W_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[5]~input_o ),
	.cin(gnd),
	.combout(\reg~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~186feeder .lut_mask = 16'hFF00;
defparam \reg~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
cycloneive_lcell_comb \reg~250feeder (
// Equation(s):
// \reg~250feeder_combout  = \W_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[5]~input_o ),
	.cin(gnd),
	.combout(\reg~250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~250feeder .lut_mask = 16'hFF00;
defparam \reg~250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N28
cycloneive_lcell_comb \reg~235feeder (
// Equation(s):
// \reg~235feeder_combout  = \W_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[6]~input_o ),
	.cin(gnd),
	.combout(\reg~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~235feeder .lut_mask = 16'hFF00;
defparam \reg~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
cycloneive_lcell_comb \reg~251feeder (
// Equation(s):
// \reg~251feeder_combout  = \W_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[6]~input_o ),
	.cin(gnd),
	.combout(\reg~251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~251feeder .lut_mask = 16'hFF00;
defparam \reg~251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N30
cycloneive_lcell_comb \reg~156feeder (
// Equation(s):
// \reg~156feeder_combout  = \W_data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[7]~input_o ),
	.cin(gnd),
	.combout(\reg~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~156feeder .lut_mask = 16'hFF00;
defparam \reg~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N2
cycloneive_lcell_comb \reg~173feeder (
// Equation(s):
// \reg~173feeder_combout  = \W_data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[8]~input_o ),
	.cin(gnd),
	.combout(\reg~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~173feeder .lut_mask = 16'hFF00;
defparam \reg~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N2
cycloneive_lcell_comb \reg~109feeder (
// Equation(s):
// \reg~109feeder_combout  = \W_data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[8]~input_o ),
	.cin(gnd),
	.combout(\reg~109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~109feeder .lut_mask = 16'hFF00;
defparam \reg~109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N14
cycloneive_lcell_comb \reg~237feeder (
// Equation(s):
// \reg~237feeder_combout  = \W_data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[8]~input_o ),
	.cin(gnd),
	.combout(\reg~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~237feeder .lut_mask = 16'hFF00;
defparam \reg~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
cycloneive_lcell_comb \reg~254feeder (
// Equation(s):
// \reg~254feeder_combout  = \W_data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[9]~input_o ),
	.cin(gnd),
	.combout(\reg~254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~254feeder .lut_mask = 16'hFF00;
defparam \reg~254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N24
cycloneive_lcell_comb \reg~47feeder (
// Equation(s):
// \reg~47feeder_combout  = \W_data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[10]~input_o ),
	.cin(gnd),
	.combout(\reg~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~47feeder .lut_mask = 16'hFF00;
defparam \reg~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N4
cycloneive_lcell_comb \reg~239feeder (
// Equation(s):
// \reg~239feeder_combout  = \W_data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[10]~input_o ),
	.cin(gnd),
	.combout(\reg~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~239feeder .lut_mask = 16'hFF00;
defparam \reg~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N6
cycloneive_lcell_comb \reg~160feeder (
// Equation(s):
// \reg~160feeder_combout  = \W_data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[11]~input_o ),
	.cin(gnd),
	.combout(\reg~160feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~160feeder .lut_mask = 16'hFF00;
defparam \reg~160feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
cycloneive_lcell_comb \reg~194feeder (
// Equation(s):
// \reg~194feeder_combout  = \W_data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[13]~input_o ),
	.cin(gnd),
	.combout(\reg~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~194feeder .lut_mask = 16'hFF00;
defparam \reg~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
cycloneive_lcell_comb \reg~258feeder (
// Equation(s):
// \reg~258feeder_combout  = \W_data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[13]~input_o ),
	.cin(gnd),
	.combout(\reg~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~258feeder .lut_mask = 16'hFF00;
defparam \reg~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneive_lcell_comb \reg~131feeder (
// Equation(s):
// \reg~131feeder_combout  = \W_data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[14]~input_o ),
	.cin(gnd),
	.combout(\reg~131feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~131feeder .lut_mask = 16'hFF00;
defparam \reg~131feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N2
cycloneive_lcell_comb \reg~148feeder (
// Equation(s):
// \reg~148feeder_combout  = \W_data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[15]~input_o ),
	.cin(gnd),
	.combout(\reg~148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~148feeder .lut_mask = 16'hFF00;
defparam \reg~148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \Rp_data[0]~output (
	.i(\Rp_data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[0]~output .bus_hold = "false";
defparam \Rp_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cycloneive_io_obuf \Rp_data[1]~output (
	.i(\Rp_data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[1]~output .bus_hold = "false";
defparam \Rp_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \Rp_data[2]~output (
	.i(\Rp_data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[2]~output .bus_hold = "false";
defparam \Rp_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \Rp_data[3]~output (
	.i(\Rp_data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[3]~output .bus_hold = "false";
defparam \Rp_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cycloneive_io_obuf \Rp_data[4]~output (
	.i(\Rp_data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[4]~output .bus_hold = "false";
defparam \Rp_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \Rp_data[5]~output (
	.i(\Rp_data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[5]~output .bus_hold = "false";
defparam \Rp_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N16
cycloneive_io_obuf \Rp_data[6]~output (
	.i(\Rp_data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[6]~output .bus_hold = "false";
defparam \Rp_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \Rp_data[7]~output (
	.i(\Rp_data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[7]~output .bus_hold = "false";
defparam \Rp_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cycloneive_io_obuf \Rp_data[8]~output (
	.i(\Rp_data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[8]~output .bus_hold = "false";
defparam \Rp_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \Rp_data[9]~output (
	.i(\Rp_data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[9]~output .bus_hold = "false";
defparam \Rp_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \Rp_data[10]~output (
	.i(\Rp_data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[10]~output .bus_hold = "false";
defparam \Rp_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \Rp_data[11]~output (
	.i(\Rp_data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[11]~output .bus_hold = "false";
defparam \Rp_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \Rp_data[12]~output (
	.i(\Rp_data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[12]~output .bus_hold = "false";
defparam \Rp_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \Rp_data[13]~output (
	.i(\Rp_data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[13]~output .bus_hold = "false";
defparam \Rp_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \Rp_data[14]~output (
	.i(\Rp_data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[14]~output .bus_hold = "false";
defparam \Rp_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \Rp_data[15]~output (
	.i(\Rp_data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rp_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rp_data[15]~output .bus_hold = "false";
defparam \Rp_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \Rq_data[0]~output (
	.i(\Rq_data[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[0]~output .bus_hold = "false";
defparam \Rq_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \Rq_data[1]~output (
	.i(\Rq_data[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[1]~output .bus_hold = "false";
defparam \Rq_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \Rq_data[2]~output (
	.i(\Rq_data[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[2]~output .bus_hold = "false";
defparam \Rq_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \Rq_data[3]~output (
	.i(\Rq_data[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[3]~output .bus_hold = "false";
defparam \Rq_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \Rq_data[4]~output (
	.i(\Rq_data[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[4]~output .bus_hold = "false";
defparam \Rq_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \Rq_data[5]~output (
	.i(\Rq_data[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[5]~output .bus_hold = "false";
defparam \Rq_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \Rq_data[6]~output (
	.i(\Rq_data[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[6]~output .bus_hold = "false";
defparam \Rq_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \Rq_data[7]~output (
	.i(\Rq_data[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[7]~output .bus_hold = "false";
defparam \Rq_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \Rq_data[8]~output (
	.i(\Rq_data[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[8]~output .bus_hold = "false";
defparam \Rq_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \Rq_data[9]~output (
	.i(\Rq_data[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[9]~output .bus_hold = "false";
defparam \Rq_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \Rq_data[10]~output (
	.i(\Rq_data[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[10]~output .bus_hold = "false";
defparam \Rq_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \Rq_data[11]~output (
	.i(\Rq_data[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[11]~output .bus_hold = "false";
defparam \Rq_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \Rq_data[12]~output (
	.i(\Rq_data[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[12]~output .bus_hold = "false";
defparam \Rq_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \Rq_data[13]~output (
	.i(\Rq_data[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[13]~output .bus_hold = "false";
defparam \Rq_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \Rq_data[14]~output (
	.i(\Rq_data[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[14]~output .bus_hold = "false";
defparam \Rq_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \Rq_data[15]~output (
	.i(\Rq_data[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rq_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rq_data[15]~output .bus_hold = "false";
defparam \Rq_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \Rq_addr[0]~input (
	.i(Rq_addr[0]),
	.ibar(gnd),
	.o(\Rq_addr[0]~input_o ));
// synopsys translate_off
defparam \Rq_addr[0]~input .bus_hold = "false";
defparam \Rq_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y12_N1
cycloneive_io_ibuf \W_data[0]~input (
	.i(W_data[0]),
	.ibar(gnd),
	.o(\W_data[0]~input_o ));
// synopsys translate_off
defparam \W_data[0]~input .bus_hold = "false";
defparam \W_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y0_N22
cycloneive_io_ibuf \W_addr[3]~input (
	.i(W_addr[3]),
	.ibar(gnd),
	.o(\W_addr[3]~input_o ));
// synopsys translate_off
defparam \W_addr[3]~input .bus_hold = "false";
defparam \W_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N8
cycloneive_io_ibuf \W_addr[2]~input (
	.i(W_addr[2]),
	.ibar(gnd),
	.o(\W_addr[2]~input_o ));
// synopsys translate_off
defparam \W_addr[2]~input .bus_hold = "false";
defparam \W_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \W_addr[1]~input (
	.i(W_addr[1]),
	.ibar(gnd),
	.o(\W_addr[1]~input_o ));
// synopsys translate_off
defparam \W_addr[1]~input .bus_hold = "false";
defparam \W_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N6
cycloneive_lcell_comb \reg~467 (
// Equation(s):
// \reg~467_combout  = (\W_addr[0]~input_o  & (\W_addr[3]~input_o  & (\W_addr[2]~input_o  & \W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~467_combout ),
	.cout());
// synopsys translate_off
defparam \reg~467 .lut_mask = 16'h8000;
defparam \reg~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y9_N15
cycloneive_io_ibuf \W_wr~input (
	.i(W_wr),
	.ibar(gnd),
	.o(\W_wr~input_o ));
// synopsys translate_off
defparam \W_wr~input .bus_hold = "false";
defparam \W_wr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N16
cycloneive_lcell_comb \reg~468 (
// Equation(s):
// \reg~468_combout  = (\reg~467_combout  & \W_wr~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg~467_combout ),
	.datad(\W_wr~input_o ),
	.cin(gnd),
	.combout(\reg~468_combout ),
	.cout());
// synopsys translate_off
defparam \reg~468 .lut_mask = 16'hF000;
defparam \reg~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N31
dffeas \reg~261 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~261 .is_wysiwyg = "true";
defparam \reg~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N8
cycloneive_lcell_comb \reg~465 (
// Equation(s):
// \reg~465_combout  = (!\W_addr[0]~input_o  & (\W_addr[3]~input_o  & (\W_addr[2]~input_o  & !\W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~465_combout ),
	.cout());
// synopsys translate_off
defparam \reg~465 .lut_mask = 16'h0040;
defparam \reg~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
cycloneive_lcell_comb \reg~466 (
// Equation(s):
// \reg~466_combout  = (\W_wr~input_o  & \reg~465_combout )

	.dataa(\W_wr~input_o ),
	.datab(\reg~465_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg~466_combout ),
	.cout());
// synopsys translate_off
defparam \reg~466 .lut_mask = 16'h8888;
defparam \reg~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y21_N21
dffeas \reg~213 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~213 .is_wysiwyg = "true";
defparam \reg~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
cycloneive_lcell_comb \reg~245feeder (
// Equation(s):
// \reg~245feeder_combout  = \W_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[0]~input_o ),
	.cin(gnd),
	.combout(\reg~245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~245feeder .lut_mask = 16'hFF00;
defparam \reg~245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N22
cycloneive_lcell_comb \reg~464 (
// Equation(s):
// \reg~464_combout  = (\reg~463_combout  & \W_wr~input_o )

	.dataa(\reg~463_combout ),
	.datab(gnd),
	.datac(\W_wr~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg~464_combout ),
	.cout());
// synopsys translate_off
defparam \reg~464 .lut_mask = 16'hA0A0;
defparam \reg~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N1
dffeas \reg~245 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~245 .is_wysiwyg = "true";
defparam \reg~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N20
cycloneive_lcell_comb \reg~284 (
// Equation(s):
// \reg~284_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~245_q )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~213_q )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~213_q ),
	.datad(\reg~245_q ),
	.cin(gnd),
	.combout(\reg~284_combout ),
	.cout());
// synopsys translate_off
defparam \reg~284 .lut_mask = 16'hBA98;
defparam \reg~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N30
cycloneive_lcell_comb \reg~285 (
// Equation(s):
// \reg~285_combout  = (\Rq_addr[0]~input_o  & ((\reg~284_combout  & ((\reg~261_q ))) # (!\reg~284_combout  & (\reg~229_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~284_combout ))))

	.dataa(\reg~229_q ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~261_q ),
	.datad(\reg~284_combout ),
	.cin(gnd),
	.combout(\reg~285_combout ),
	.cout());
// synopsys translate_off
defparam \reg~285 .lut_mask = 16'hF388;
defparam \reg~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N8
cycloneive_io_ibuf \Rq_addr[3]~input (
	.i(Rq_addr[3]),
	.ibar(gnd),
	.o(\Rq_addr[3]~input_o ));
// synopsys translate_off
defparam \Rq_addr[3]~input .bus_hold = "false";
defparam \Rq_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N26
cycloneive_lcell_comb \reg~451 (
// Equation(s):
// \reg~451_combout  = (\W_addr[0]~input_o  & (!\W_addr[3]~input_o  & (\W_addr[2]~input_o  & \W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~451_combout ),
	.cout());
// synopsys translate_off
defparam \reg~451 .lut_mask = 16'h2000;
defparam \reg~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N14
cycloneive_lcell_comb \reg~452 (
// Equation(s):
// \reg~452_combout  = (\reg~451_combout  & \W_wr~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg~451_combout ),
	.datad(\W_wr~input_o ),
	.cin(gnd),
	.combout(\reg~452_combout ),
	.cout());
// synopsys translate_off
defparam \reg~452 .lut_mask = 16'hF000;
defparam \reg~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N31
dffeas \reg~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~133 .is_wysiwyg = "true";
defparam \reg~133 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N15
cycloneive_io_ibuf \Rq_addr[1]~input (
	.i(Rq_addr[1]),
	.ibar(gnd),
	.o(\Rq_addr[1]~input_o ));
// synopsys translate_off
defparam \Rq_addr[1]~input .bus_hold = "false";
defparam \Rq_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N16
cycloneive_lcell_comb \reg~449 (
// Equation(s):
// \reg~449_combout  = (!\W_addr[0]~input_o  & (!\W_addr[3]~input_o  & (\W_addr[2]~input_o  & !\W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~449_combout ),
	.cout());
// synopsys translate_off
defparam \reg~449 .lut_mask = 16'h0010;
defparam \reg~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N8
cycloneive_lcell_comb \reg~450 (
// Equation(s):
// \reg~450_combout  = (\W_wr~input_o  & \reg~449_combout )

	.dataa(\W_wr~input_o ),
	.datab(gnd),
	.datac(\reg~449_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg~450_combout ),
	.cout());
// synopsys translate_off
defparam \reg~450 .lut_mask = 16'hA0A0;
defparam \reg~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N15
dffeas \reg~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~85 .is_wysiwyg = "true";
defparam \reg~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N0
cycloneive_lcell_comb \reg~448 (
// Equation(s):
// \reg~448_combout  = (\reg~447_combout  & \W_wr~input_o )

	.dataa(\reg~447_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_wr~input_o ),
	.cin(gnd),
	.combout(\reg~448_combout ),
	.cout());
// synopsys translate_off
defparam \reg~448 .lut_mask = 16'hAA00;
defparam \reg~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y18_N29
dffeas \reg~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~117 .is_wysiwyg = "true";
defparam \reg~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N14
cycloneive_lcell_comb \reg~279 (
// Equation(s):
// \reg~279_combout  = (\Rq_addr[0]~input_o  & (\Rq_addr[1]~input_o )) # (!\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o  & ((\reg~117_q ))) # (!\Rq_addr[1]~input_o  & (\reg~85_q ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~85_q ),
	.datad(\reg~117_q ),
	.cin(gnd),
	.combout(\reg~279_combout ),
	.cout());
// synopsys translate_off
defparam \reg~279 .lut_mask = 16'hDC98;
defparam \reg~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N30
cycloneive_lcell_comb \reg~280 (
// Equation(s):
// \reg~280_combout  = (\Rq_addr[0]~input_o  & ((\reg~279_combout  & ((\reg~133_q ))) # (!\reg~279_combout  & (\reg~101_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~279_combout ))))

	.dataa(\reg~101_q ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~133_q ),
	.datad(\reg~279_combout ),
	.cin(gnd),
	.combout(\reg~280_combout ),
	.cout());
// synopsys translate_off
defparam \reg~280 .lut_mask = 16'hF388;
defparam \reg~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N24
cycloneive_lcell_comb \reg~453 (
// Equation(s):
// \reg~453_combout  = (!\W_addr[0]~input_o  & (!\W_addr[3]~input_o  & (!\W_addr[2]~input_o  & \W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~453_combout ),
	.cout());
// synopsys translate_off
defparam \reg~453 .lut_mask = 16'h0100;
defparam \reg~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N24
cycloneive_lcell_comb \reg~454 (
// Equation(s):
// \reg~454_combout  = (\reg~453_combout  & \W_wr~input_o )

	.dataa(gnd),
	.datab(\reg~453_combout ),
	.datac(gnd),
	.datad(\W_wr~input_o ),
	.cin(gnd),
	.combout(\reg~454_combout ),
	.cout());
// synopsys translate_off
defparam \reg~454 .lut_mask = 16'hCC00;
defparam \reg~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N29
dffeas \reg~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~53 .is_wysiwyg = "true";
defparam \reg~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N20
cycloneive_lcell_comb \reg~460 (
// Equation(s):
// \reg~460_combout  = (\reg~459_combout  & \W_wr~input_o )

	.dataa(\reg~459_combout ),
	.datab(\W_wr~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg~460_combout ),
	.cout());
// synopsys translate_off
defparam \reg~460 .lut_mask = 16'h8888;
defparam \reg~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N11
dffeas \reg~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~69 .is_wysiwyg = "true";
defparam \reg~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N4
cycloneive_lcell_comb \reg~457 (
// Equation(s):
// \reg~457_combout  = (!\W_addr[0]~input_o  & (!\W_addr[3]~input_o  & (!\W_addr[2]~input_o  & !\W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~457_combout ),
	.cout());
// synopsys translate_off
defparam \reg~457 .lut_mask = 16'h0001;
defparam \reg~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N22
cycloneive_lcell_comb \reg~458 (
// Equation(s):
// \reg~458_combout  = (\reg~457_combout  & \W_wr~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg~457_combout ),
	.datad(\W_wr~input_o ),
	.cin(gnd),
	.combout(\reg~458_combout ),
	.cout());
// synopsys translate_off
defparam \reg~458 .lut_mask = 16'hF000;
defparam \reg~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N5
dffeas \reg~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~21 .is_wysiwyg = "true";
defparam \reg~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N28
cycloneive_lcell_comb \reg~37feeder (
// Equation(s):
// \reg~37feeder_combout  = \W_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[0]~input_o ),
	.cin(gnd),
	.combout(\reg~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~37feeder .lut_mask = 16'hFF00;
defparam \reg~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N22
cycloneive_lcell_comb \reg~455 (
// Equation(s):
// \reg~455_combout  = (\W_addr[0]~input_o  & (!\W_addr[3]~input_o  & (!\W_addr[2]~input_o  & !\W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~455_combout ),
	.cout());
// synopsys translate_off
defparam \reg~455 .lut_mask = 16'h0002;
defparam \reg~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N24
cycloneive_lcell_comb \reg~456 (
// Equation(s):
// \reg~456_combout  = (\W_wr~input_o  & \reg~455_combout )

	.dataa(\W_wr~input_o ),
	.datab(gnd),
	.datac(\reg~455_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg~456_combout ),
	.cout());
// synopsys translate_off
defparam \reg~456 .lut_mask = 16'hA0A0;
defparam \reg~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N29
dffeas \reg~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~37 .is_wysiwyg = "true";
defparam \reg~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N4
cycloneive_lcell_comb \reg~281 (
// Equation(s):
// \reg~281_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~37_q ))) # (!\Rq_addr[0]~input_o  & (\reg~21_q ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~21_q ),
	.datad(\reg~37_q ),
	.cin(gnd),
	.combout(\reg~281_combout ),
	.cout());
// synopsys translate_off
defparam \reg~281 .lut_mask = 16'hDC98;
defparam \reg~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N10
cycloneive_lcell_comb \reg~282 (
// Equation(s):
// \reg~282_combout  = (\Rq_addr[1]~input_o  & ((\reg~281_combout  & ((\reg~69_q ))) # (!\reg~281_combout  & (\reg~53_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~281_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~53_q ),
	.datac(\reg~69_q ),
	.datad(\reg~281_combout ),
	.cin(gnd),
	.combout(\reg~282_combout ),
	.cout());
// synopsys translate_off
defparam \reg~282 .lut_mask = 16'hF588;
defparam \reg~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N4
cycloneive_lcell_comb \reg~283 (
// Equation(s):
// \reg~283_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~280_combout )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & ((\reg~282_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~280_combout ),
	.datad(\reg~282_combout ),
	.cin(gnd),
	.combout(\reg~283_combout ),
	.cout());
// synopsys translate_off
defparam \reg~283 .lut_mask = 16'hB9A8;
defparam \reg~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N0
cycloneive_lcell_comb \reg~437 (
// Equation(s):
// \reg~437_combout  = (!\W_addr[0]~input_o  & (\W_addr[3]~input_o  & (!\W_addr[2]~input_o  & \W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~437_combout ),
	.cout());
// synopsys translate_off
defparam \reg~437 .lut_mask = 16'h0400;
defparam \reg~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N12
cycloneive_lcell_comb \reg~438 (
// Equation(s):
// \reg~438_combout  = (\reg~437_combout  & \W_wr~input_o )

	.dataa(gnd),
	.datab(\reg~437_combout ),
	.datac(\W_wr~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg~438_combout ),
	.cout());
// synopsys translate_off
defparam \reg~438 .lut_mask = 16'hC0C0;
defparam \reg~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N5
dffeas \reg~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~181 .is_wysiwyg = "true";
defparam \reg~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N12
cycloneive_lcell_comb \reg~441 (
// Equation(s):
// \reg~441_combout  = (!\W_addr[0]~input_o  & (\W_addr[3]~input_o  & (!\W_addr[2]~input_o  & !\W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~441_combout ),
	.cout());
// synopsys translate_off
defparam \reg~441 .lut_mask = 16'h0004;
defparam \reg~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y17_N26
cycloneive_lcell_comb \reg~442 (
// Equation(s):
// \reg~442_combout  = (\W_wr~input_o  & \reg~441_combout )

	.dataa(\W_wr~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~441_combout ),
	.cin(gnd),
	.combout(\reg~442_combout ),
	.cout());
// synopsys translate_off
defparam \reg~442 .lut_mask = 16'hAA00;
defparam \reg~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N5
dffeas \reg~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~149 .is_wysiwyg = "true";
defparam \reg~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y16_N16
cycloneive_lcell_comb \reg~440 (
// Equation(s):
// \reg~440_combout  = (\reg~439_combout  & \W_wr~input_o )

	.dataa(\reg~439_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_wr~input_o ),
	.cin(gnd),
	.combout(\reg~440_combout ),
	.cout());
// synopsys translate_off
defparam \reg~440 .lut_mask = 16'hAA00;
defparam \reg~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N29
dffeas \reg~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~165 .is_wysiwyg = "true";
defparam \reg~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
cycloneive_lcell_comb \reg~277 (
// Equation(s):
// \reg~277_combout  = (\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o ) # ((\reg~165_q )))) # (!\Rq_addr[0]~input_o  & (!\Rq_addr[1]~input_o  & (\reg~149_q )))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~149_q ),
	.datad(\reg~165_q ),
	.cin(gnd),
	.combout(\reg~277_combout ),
	.cout());
// synopsys translate_off
defparam \reg~277 .lut_mask = 16'hBA98;
defparam \reg~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
cycloneive_lcell_comb \reg~278 (
// Equation(s):
// \reg~278_combout  = (\Rq_addr[1]~input_o  & ((\reg~277_combout  & (\reg~197_q )) # (!\reg~277_combout  & ((\reg~181_q ))))) # (!\Rq_addr[1]~input_o  & (((\reg~277_combout ))))

	.dataa(\reg~197_q ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~181_q ),
	.datad(\reg~277_combout ),
	.cin(gnd),
	.combout(\reg~278_combout ),
	.cout());
// synopsys translate_off
defparam \reg~278 .lut_mask = 16'hBBC0;
defparam \reg~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N20
cycloneive_lcell_comb \reg~286 (
// Equation(s):
// \reg~286_combout  = (\Rq_addr[3]~input_o  & ((\reg~283_combout  & (\reg~285_combout )) # (!\reg~283_combout  & ((\reg~278_combout ))))) # (!\Rq_addr[3]~input_o  & (((\reg~283_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~285_combout ),
	.datac(\reg~283_combout ),
	.datad(\reg~278_combout ),
	.cin(gnd),
	.combout(\reg~286_combout ),
	.cout());
// synopsys translate_off
defparam \reg~286 .lut_mask = 16'hDAD0;
defparam \reg~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \Rp_rd~input (
	.i(Rp_rd),
	.ibar(gnd),
	.o(\Rp_rd~input_o ));
// synopsys translate_off
defparam \Rp_rd~input .bus_hold = "false";
defparam \Rp_rd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y20_N21
dffeas \Rp_data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~286_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[0]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
cycloneive_io_ibuf \Rq_addr[2]~input (
	.i(Rq_addr[2]),
	.ibar(gnd),
	.o(\Rq_addr[2]~input_o ));
// synopsys translate_off
defparam \Rq_addr[2]~input .bus_hold = "false";
defparam \Rq_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \W_data[1]~input (
	.i(W_data[1]),
	.ibar(gnd),
	.o(\W_data[1]~input_o ));
// synopsys translate_off
defparam \W_data[1]~input .bus_hold = "false";
defparam \W_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y19_N29
dffeas \reg~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~118 .is_wysiwyg = "true";
defparam \reg~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N3
dffeas \reg~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~54 .is_wysiwyg = "true";
defparam \reg~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
cycloneive_lcell_comb \reg~182feeder (
// Equation(s):
// \reg~182feeder_combout  = \W_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[1]~input_o ),
	.cin(gnd),
	.combout(\reg~182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~182feeder .lut_mask = 16'hFF00;
defparam \reg~182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N7
dffeas \reg~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~182 .is_wysiwyg = "true";
defparam \reg~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N2
cycloneive_lcell_comb \reg~287 (
// Equation(s):
// \reg~287_combout  = (\Rq_addr[3]~input_o  & ((\Rq_addr[2]~input_o ) # ((\reg~182_q )))) # (!\Rq_addr[3]~input_o  & (!\Rq_addr[2]~input_o  & (\reg~54_q )))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~54_q ),
	.datad(\reg~182_q ),
	.cin(gnd),
	.combout(\reg~287_combout ),
	.cout());
// synopsys translate_off
defparam \reg~287 .lut_mask = 16'hBA98;
defparam \reg~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneive_lcell_comb \reg~288 (
// Equation(s):
// \reg~288_combout  = (\Rq_addr[2]~input_o  & ((\reg~287_combout  & (\reg~246_q )) # (!\reg~287_combout  & ((\reg~118_q ))))) # (!\Rq_addr[2]~input_o  & (((\reg~287_combout ))))

	.dataa(\reg~246_q ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~118_q ),
	.datad(\reg~287_combout ),
	.cin(gnd),
	.combout(\reg~288_combout ),
	.cout());
// synopsys translate_off
defparam \reg~288 .lut_mask = 16'hBBC0;
defparam \reg~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N11
dffeas \reg~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~86 .is_wysiwyg = "true";
defparam \reg~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N5
dffeas \reg~214 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~214 .is_wysiwyg = "true";
defparam \reg~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N3
dffeas \reg~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~22 .is_wysiwyg = "true";
defparam \reg~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N16
cycloneive_lcell_comb \reg~150feeder (
// Equation(s):
// \reg~150feeder_combout  = \W_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[1]~input_o ),
	.cin(gnd),
	.combout(\reg~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~150feeder .lut_mask = 16'hFF00;
defparam \reg~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N17
dffeas \reg~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~150 .is_wysiwyg = "true";
defparam \reg~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N2
cycloneive_lcell_comb \reg~291 (
// Equation(s):
// \reg~291_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~150_q ))) # (!\Rq_addr[3]~input_o  & (\reg~22_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~22_q ),
	.datad(\reg~150_q ),
	.cin(gnd),
	.combout(\reg~291_combout ),
	.cout());
// synopsys translate_off
defparam \reg~291 .lut_mask = 16'hDC98;
defparam \reg~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N4
cycloneive_lcell_comb \reg~292 (
// Equation(s):
// \reg~292_combout  = (\Rq_addr[2]~input_o  & ((\reg~291_combout  & ((\reg~214_q ))) # (!\reg~291_combout  & (\reg~86_q )))) # (!\Rq_addr[2]~input_o  & (((\reg~291_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~86_q ),
	.datac(\reg~214_q ),
	.datad(\reg~291_combout ),
	.cin(gnd),
	.combout(\reg~292_combout ),
	.cout());
// synopsys translate_off
defparam \reg~292 .lut_mask = 16'hF588;
defparam \reg~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N28
cycloneive_lcell_comb \reg~166feeder (
// Equation(s):
// \reg~166feeder_combout  = \W_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[1]~input_o ),
	.cin(gnd),
	.combout(\reg~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~166feeder .lut_mask = 16'hFF00;
defparam \reg~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N29
dffeas \reg~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~166 .is_wysiwyg = "true";
defparam \reg~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N20
cycloneive_lcell_comb \reg~461 (
// Equation(s):
// \reg~461_combout  = (\W_addr[0]~input_o  & (\W_addr[3]~input_o  & (\W_addr[2]~input_o  & !\W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~461_combout ),
	.cout());
// synopsys translate_off
defparam \reg~461 .lut_mask = 16'h0080;
defparam \reg~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N8
cycloneive_lcell_comb \reg~462 (
// Equation(s):
// \reg~462_combout  = (\reg~461_combout  & \W_wr~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg~461_combout ),
	.datad(\W_wr~input_o ),
	.cin(gnd),
	.combout(\reg~462_combout ),
	.cout());
// synopsys translate_off
defparam \reg~462 .lut_mask = 16'hF000;
defparam \reg~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N15
dffeas \reg~230 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~230 .is_wysiwyg = "true";
defparam \reg~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N21
dffeas \reg~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~38 .is_wysiwyg = "true";
defparam \reg~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N8
cycloneive_lcell_comb \reg~102feeder (
// Equation(s):
// \reg~102feeder_combout  = \W_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[1]~input_o ),
	.cin(gnd),
	.combout(\reg~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~102feeder .lut_mask = 16'hFF00;
defparam \reg~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N28
cycloneive_lcell_comb \reg~445 (
// Equation(s):
// \reg~445_combout  = (\W_addr[0]~input_o  & (!\W_addr[3]~input_o  & (\W_addr[2]~input_o  & !\W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~445_combout ),
	.cout());
// synopsys translate_off
defparam \reg~445 .lut_mask = 16'h0020;
defparam \reg~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N8
cycloneive_lcell_comb \reg~446 (
// Equation(s):
// \reg~446_combout  = (\reg~445_combout  & \W_wr~input_o )

	.dataa(gnd),
	.datab(\reg~445_combout ),
	.datac(gnd),
	.datad(\W_wr~input_o ),
	.cin(gnd),
	.combout(\reg~446_combout ),
	.cout());
// synopsys translate_off
defparam \reg~446 .lut_mask = 16'hCC00;
defparam \reg~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N9
dffeas \reg~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~102 .is_wysiwyg = "true";
defparam \reg~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N20
cycloneive_lcell_comb \reg~289 (
// Equation(s):
// \reg~289_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~102_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~38_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~38_q ),
	.datad(\reg~102_q ),
	.cin(gnd),
	.combout(\reg~289_combout ),
	.cout());
// synopsys translate_off
defparam \reg~289 .lut_mask = 16'hBA98;
defparam \reg~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N14
cycloneive_lcell_comb \reg~290 (
// Equation(s):
// \reg~290_combout  = (\Rq_addr[3]~input_o  & ((\reg~289_combout  & ((\reg~230_q ))) # (!\reg~289_combout  & (\reg~166_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~289_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~166_q ),
	.datac(\reg~230_q ),
	.datad(\reg~289_combout ),
	.cin(gnd),
	.combout(\reg~290_combout ),
	.cout());
// synopsys translate_off
defparam \reg~290 .lut_mask = 16'hF588;
defparam \reg~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N22
cycloneive_lcell_comb \reg~293 (
// Equation(s):
// \reg~293_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~290_combout ))) # (!\Rq_addr[0]~input_o  & (\reg~292_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~292_combout ),
	.datad(\reg~290_combout ),
	.cin(gnd),
	.combout(\reg~293_combout ),
	.cout());
// synopsys translate_off
defparam \reg~293 .lut_mask = 16'hDC98;
defparam \reg~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N26
cycloneive_lcell_comb \reg~198feeder (
// Equation(s):
// \reg~198feeder_combout  = \W_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[1]~input_o ),
	.cin(gnd),
	.combout(\reg~198feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~198feeder .lut_mask = 16'hFF00;
defparam \reg~198feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y16_N18
cycloneive_lcell_comb \reg~443 (
// Equation(s):
// \reg~443_combout  = (\W_addr[0]~input_o  & (\W_addr[3]~input_o  & (!\W_addr[2]~input_o  & \W_addr[1]~input_o )))

	.dataa(\W_addr[0]~input_o ),
	.datab(\W_addr[3]~input_o ),
	.datac(\W_addr[2]~input_o ),
	.datad(\W_addr[1]~input_o ),
	.cin(gnd),
	.combout(\reg~443_combout ),
	.cout());
// synopsys translate_off
defparam \reg~443 .lut_mask = 16'h0800;
defparam \reg~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N22
cycloneive_lcell_comb \reg~444 (
// Equation(s):
// \reg~444_combout  = (\W_wr~input_o  & \reg~443_combout )

	.dataa(gnd),
	.datab(\W_wr~input_o ),
	.datac(\reg~443_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg~444_combout ),
	.cout());
// synopsys translate_off
defparam \reg~444 .lut_mask = 16'hC0C0;
defparam \reg~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N27
dffeas \reg~198 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~198 .is_wysiwyg = "true";
defparam \reg~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N9
dffeas \reg~262 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~262 .is_wysiwyg = "true";
defparam \reg~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N3
dffeas \reg~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~70 .is_wysiwyg = "true";
defparam \reg~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N12
cycloneive_lcell_comb \reg~134feeder (
// Equation(s):
// \reg~134feeder_combout  = \W_data[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[1]~input_o ),
	.cin(gnd),
	.combout(\reg~134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~134feeder .lut_mask = 16'hFF00;
defparam \reg~134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N13
dffeas \reg~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~134 .is_wysiwyg = "true";
defparam \reg~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N2
cycloneive_lcell_comb \reg~294 (
// Equation(s):
// \reg~294_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~134_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~70_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~70_q ),
	.datad(\reg~134_q ),
	.cin(gnd),
	.combout(\reg~294_combout ),
	.cout());
// synopsys translate_off
defparam \reg~294 .lut_mask = 16'hBA98;
defparam \reg~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N8
cycloneive_lcell_comb \reg~295 (
// Equation(s):
// \reg~295_combout  = (\Rq_addr[3]~input_o  & ((\reg~294_combout  & ((\reg~262_q ))) # (!\reg~294_combout  & (\reg~198_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~294_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~198_q ),
	.datac(\reg~262_q ),
	.datad(\reg~294_combout ),
	.cin(gnd),
	.combout(\reg~295_combout ),
	.cout());
// synopsys translate_off
defparam \reg~295 .lut_mask = 16'hF588;
defparam \reg~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N24
cycloneive_lcell_comb \reg~296 (
// Equation(s):
// \reg~296_combout  = (\Rq_addr[1]~input_o  & ((\reg~293_combout  & ((\reg~295_combout ))) # (!\reg~293_combout  & (\reg~288_combout )))) # (!\Rq_addr[1]~input_o  & (((\reg~293_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~288_combout ),
	.datac(\reg~293_combout ),
	.datad(\reg~295_combout ),
	.cin(gnd),
	.combout(\reg~296_combout ),
	.cout());
// synopsys translate_off
defparam \reg~296 .lut_mask = 16'hF858;
defparam \reg~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N25
dffeas \Rp_data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~296_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[1]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \W_data[2]~input (
	.i(W_data[2]),
	.ibar(gnd),
	.o(\W_data[2]~input_o ));
// synopsys translate_off
defparam \W_data[2]~input .bus_hold = "false";
defparam \W_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y18_N1
dffeas \reg~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~135 .is_wysiwyg = "true";
defparam \reg~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N1
dffeas \reg~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~119 .is_wysiwyg = "true";
defparam \reg~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y19_N3
dffeas \reg~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~87 .is_wysiwyg = "true";
defparam \reg~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y19_N13
dffeas \reg~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~103 .is_wysiwyg = "true";
defparam \reg~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N2
cycloneive_lcell_comb \reg~297 (
// Equation(s):
// \reg~297_combout  = (\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o ) # ((\reg~103_q )))) # (!\Rq_addr[0]~input_o  & (!\Rq_addr[1]~input_o  & (\reg~87_q )))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~87_q ),
	.datad(\reg~103_q ),
	.cin(gnd),
	.combout(\reg~297_combout ),
	.cout());
// synopsys translate_off
defparam \reg~297 .lut_mask = 16'hBA98;
defparam \reg~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N0
cycloneive_lcell_comb \reg~298 (
// Equation(s):
// \reg~298_combout  = (\Rq_addr[1]~input_o  & ((\reg~297_combout  & (\reg~135_q )) # (!\reg~297_combout  & ((\reg~119_q ))))) # (!\Rq_addr[1]~input_o  & (((\reg~297_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~135_q ),
	.datac(\reg~119_q ),
	.datad(\reg~297_combout ),
	.cin(gnd),
	.combout(\reg~298_combout ),
	.cout());
// synopsys translate_off
defparam \reg~298 .lut_mask = 16'hDDA0;
defparam \reg~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N11
dffeas \reg~247 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~247 .is_wysiwyg = "true";
defparam \reg~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N25
dffeas \reg~263 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~263 .is_wysiwyg = "true";
defparam \reg~263 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N5
dffeas \reg~215 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~215 .is_wysiwyg = "true";
defparam \reg~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y21_N23
dffeas \reg~231 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~231 .is_wysiwyg = "true";
defparam \reg~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N4
cycloneive_lcell_comb \reg~304 (
// Equation(s):
// \reg~304_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~231_q ))) # (!\Rq_addr[0]~input_o  & (\reg~215_q ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~215_q ),
	.datad(\reg~231_q ),
	.cin(gnd),
	.combout(\reg~304_combout ),
	.cout());
// synopsys translate_off
defparam \reg~304 .lut_mask = 16'hDC98;
defparam \reg~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N24
cycloneive_lcell_comb \reg~305 (
// Equation(s):
// \reg~305_combout  = (\Rq_addr[1]~input_o  & ((\reg~304_combout  & ((\reg~263_q ))) # (!\reg~304_combout  & (\reg~247_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~304_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~247_q ),
	.datac(\reg~263_q ),
	.datad(\reg~304_combout ),
	.cin(gnd),
	.combout(\reg~305_combout ),
	.cout());
// synopsys translate_off
defparam \reg~305 .lut_mask = 16'hF588;
defparam \reg~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneive_lcell_comb \reg~167feeder (
// Equation(s):
// \reg~167feeder_combout  = \W_data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[2]~input_o ),
	.cin(gnd),
	.combout(\reg~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~167feeder .lut_mask = 16'hFF00;
defparam \reg~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N17
dffeas \reg~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~167 .is_wysiwyg = "true";
defparam \reg~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N27
dffeas \reg~199 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~199 .is_wysiwyg = "true";
defparam \reg~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N17
dffeas \reg~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~151 .is_wysiwyg = "true";
defparam \reg~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N3
dffeas \reg~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~183 .is_wysiwyg = "true";
defparam \reg~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
cycloneive_lcell_comb \reg~299 (
// Equation(s):
// \reg~299_combout  = (\Rq_addr[0]~input_o  & (\Rq_addr[1]~input_o )) # (!\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o  & ((\reg~183_q ))) # (!\Rq_addr[1]~input_o  & (\reg~151_q ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~151_q ),
	.datad(\reg~183_q ),
	.cin(gnd),
	.combout(\reg~299_combout ),
	.cout());
// synopsys translate_off
defparam \reg~299 .lut_mask = 16'hDC98;
defparam \reg~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
cycloneive_lcell_comb \reg~300 (
// Equation(s):
// \reg~300_combout  = (\Rq_addr[0]~input_o  & ((\reg~299_combout  & ((\reg~199_q ))) # (!\reg~299_combout  & (\reg~167_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~299_combout ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~167_q ),
	.datac(\reg~199_q ),
	.datad(\reg~299_combout ),
	.cin(gnd),
	.combout(\reg~300_combout ),
	.cout());
// synopsys translate_off
defparam \reg~300 .lut_mask = 16'hF588;
defparam \reg~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N14
cycloneive_lcell_comb \reg~39feeder (
// Equation(s):
// \reg~39feeder_combout  = \W_data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[2]~input_o ),
	.cin(gnd),
	.combout(\reg~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~39feeder .lut_mask = 16'hFF00;
defparam \reg~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N15
dffeas \reg~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~39 .is_wysiwyg = "true";
defparam \reg~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N17
dffeas \reg~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~71 .is_wysiwyg = "true";
defparam \reg~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N29
dffeas \reg~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~23 .is_wysiwyg = "true";
defparam \reg~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N26
cycloneive_lcell_comb \reg~55feeder (
// Equation(s):
// \reg~55feeder_combout  = \W_data[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[2]~input_o ),
	.cin(gnd),
	.combout(\reg~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~55feeder .lut_mask = 16'hFF00;
defparam \reg~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N27
dffeas \reg~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~55 .is_wysiwyg = "true";
defparam \reg~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N28
cycloneive_lcell_comb \reg~301 (
// Equation(s):
// \reg~301_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~55_q )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~23_q )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~23_q ),
	.datad(\reg~55_q ),
	.cin(gnd),
	.combout(\reg~301_combout ),
	.cout());
// synopsys translate_off
defparam \reg~301 .lut_mask = 16'hBA98;
defparam \reg~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N16
cycloneive_lcell_comb \reg~302 (
// Equation(s):
// \reg~302_combout  = (\Rq_addr[0]~input_o  & ((\reg~301_combout  & ((\reg~71_q ))) # (!\reg~301_combout  & (\reg~39_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~301_combout ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~39_q ),
	.datac(\reg~71_q ),
	.datad(\reg~301_combout ),
	.cin(gnd),
	.combout(\reg~302_combout ),
	.cout());
// synopsys translate_off
defparam \reg~302 .lut_mask = 16'hF588;
defparam \reg~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N6
cycloneive_lcell_comb \reg~303 (
// Equation(s):
// \reg~303_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & (\reg~300_combout )) # (!\Rq_addr[3]~input_o  & ((\reg~302_combout )))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~300_combout ),
	.datad(\reg~302_combout ),
	.cin(gnd),
	.combout(\reg~303_combout ),
	.cout());
// synopsys translate_off
defparam \reg~303 .lut_mask = 16'hD9C8;
defparam \reg~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N26
cycloneive_lcell_comb \reg~306 (
// Equation(s):
// \reg~306_combout  = (\Rq_addr[2]~input_o  & ((\reg~303_combout  & ((\reg~305_combout ))) # (!\reg~303_combout  & (\reg~298_combout )))) # (!\Rq_addr[2]~input_o  & (((\reg~303_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~298_combout ),
	.datac(\reg~305_combout ),
	.datad(\reg~303_combout ),
	.cin(gnd),
	.combout(\reg~306_combout ),
	.cout());
// synopsys translate_off
defparam \reg~306 .lut_mask = 16'hF588;
defparam \reg~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N27
dffeas \Rp_data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[2]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N8
cycloneive_io_ibuf \W_data[3]~input (
	.i(W_data[3]),
	.ibar(gnd),
	.o(\W_data[3]~input_o ));
// synopsys translate_off
defparam \W_data[3]~input .bus_hold = "false";
defparam \W_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y21_N31
dffeas \reg~216 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~216 .is_wysiwyg = "true";
defparam \reg~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y18_N29
dffeas \reg~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~152 .is_wysiwyg = "true";
defparam \reg~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N30
cycloneive_lcell_comb \reg~312 (
// Equation(s):
// \reg~312_combout  = (\reg~311_combout  & (((\reg~216_q )) # (!\Rq_addr[3]~input_o ))) # (!\reg~311_combout  & (\Rq_addr[3]~input_o  & ((\reg~152_q ))))

	.dataa(\reg~311_combout ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~216_q ),
	.datad(\reg~152_q ),
	.cin(gnd),
	.combout(\reg~312_combout ),
	.cout());
// synopsys translate_off
defparam \reg~312 .lut_mask = 16'hE6A2;
defparam \reg~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N31
dffeas \reg~248 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~248 .is_wysiwyg = "true";
defparam \reg~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N9
dffeas \reg~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~56 .is_wysiwyg = "true";
defparam \reg~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N19
dffeas \reg~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~120 .is_wysiwyg = "true";
defparam \reg~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N8
cycloneive_lcell_comb \reg~309 (
// Equation(s):
// \reg~309_combout  = (\Rq_addr[3]~input_o  & (\Rq_addr[2]~input_o )) # (!\Rq_addr[3]~input_o  & ((\Rq_addr[2]~input_o  & ((\reg~120_q ))) # (!\Rq_addr[2]~input_o  & (\reg~56_q ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~56_q ),
	.datad(\reg~120_q ),
	.cin(gnd),
	.combout(\reg~309_combout ),
	.cout());
// synopsys translate_off
defparam \reg~309 .lut_mask = 16'hDC98;
defparam \reg~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N30
cycloneive_lcell_comb \reg~310 (
// Equation(s):
// \reg~310_combout  = (\Rq_addr[3]~input_o  & ((\reg~309_combout  & ((\reg~248_q ))) # (!\reg~309_combout  & (\reg~184_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~309_combout ))))

	.dataa(\reg~184_q ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~248_q ),
	.datad(\reg~309_combout ),
	.cin(gnd),
	.combout(\reg~310_combout ),
	.cout());
// synopsys translate_off
defparam \reg~310 .lut_mask = 16'hF388;
defparam \reg~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N0
cycloneive_lcell_comb \reg~313 (
// Equation(s):
// \reg~313_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~310_combout )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~312_combout )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~312_combout ),
	.datad(\reg~310_combout ),
	.cin(gnd),
	.combout(\reg~313_combout ),
	.cout());
// synopsys translate_off
defparam \reg~313 .lut_mask = 16'hBA98;
defparam \reg~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N7
dffeas \reg~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~104 .is_wysiwyg = "true";
defparam \reg~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N25
dffeas \reg~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~40 .is_wysiwyg = "true";
defparam \reg~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N18
cycloneive_lcell_comb \reg~168feeder (
// Equation(s):
// \reg~168feeder_combout  = \W_data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[3]~input_o ),
	.cin(gnd),
	.combout(\reg~168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~168feeder .lut_mask = 16'hFF00;
defparam \reg~168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N19
dffeas \reg~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~168 .is_wysiwyg = "true";
defparam \reg~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneive_lcell_comb \reg~307 (
// Equation(s):
// \reg~307_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~168_q ))) # (!\Rq_addr[3]~input_o  & (\reg~40_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~40_q ),
	.datad(\reg~168_q ),
	.cin(gnd),
	.combout(\reg~307_combout ),
	.cout());
// synopsys translate_off
defparam \reg~307 .lut_mask = 16'hDC98;
defparam \reg~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N6
cycloneive_lcell_comb \reg~308 (
// Equation(s):
// \reg~308_combout  = (\Rq_addr[2]~input_o  & ((\reg~307_combout  & (\reg~232_q )) # (!\reg~307_combout  & ((\reg~104_q ))))) # (!\Rq_addr[2]~input_o  & (((\reg~307_combout ))))

	.dataa(\reg~232_q ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~104_q ),
	.datad(\reg~307_combout ),
	.cin(gnd),
	.combout(\reg~308_combout ),
	.cout());
// synopsys translate_off
defparam \reg~308 .lut_mask = 16'hBBC0;
defparam \reg~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N18
cycloneive_lcell_comb \reg~136feeder (
// Equation(s):
// \reg~136feeder_combout  = \W_data[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[3]~input_o ),
	.cin(gnd),
	.combout(\reg~136feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~136feeder .lut_mask = 16'hFF00;
defparam \reg~136feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N19
dffeas \reg~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~136 .is_wysiwyg = "true";
defparam \reg~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N3
dffeas \reg~264 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~264 .is_wysiwyg = "true";
defparam \reg~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N29
dffeas \reg~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~72 .is_wysiwyg = "true";
defparam \reg~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y20_N21
dffeas \reg~200 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~200 .is_wysiwyg = "true";
defparam \reg~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N28
cycloneive_lcell_comb \reg~314 (
// Equation(s):
// \reg~314_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~200_q ))) # (!\Rq_addr[3]~input_o  & (\reg~72_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~72_q ),
	.datad(\reg~200_q ),
	.cin(gnd),
	.combout(\reg~314_combout ),
	.cout());
// synopsys translate_off
defparam \reg~314 .lut_mask = 16'hDC98;
defparam \reg~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N2
cycloneive_lcell_comb \reg~315 (
// Equation(s):
// \reg~315_combout  = (\Rq_addr[2]~input_o  & ((\reg~314_combout  & ((\reg~264_q ))) # (!\reg~314_combout  & (\reg~136_q )))) # (!\Rq_addr[2]~input_o  & (((\reg~314_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~136_q ),
	.datac(\reg~264_q ),
	.datad(\reg~314_combout ),
	.cin(gnd),
	.combout(\reg~315_combout ),
	.cout());
// synopsys translate_off
defparam \reg~315 .lut_mask = 16'hF588;
defparam \reg~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N12
cycloneive_lcell_comb \reg~316 (
// Equation(s):
// \reg~316_combout  = (\Rq_addr[0]~input_o  & ((\reg~313_combout  & ((\reg~315_combout ))) # (!\reg~313_combout  & (\reg~308_combout )))) # (!\Rq_addr[0]~input_o  & (\reg~313_combout ))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~313_combout ),
	.datac(\reg~308_combout ),
	.datad(\reg~315_combout ),
	.cin(gnd),
	.combout(\reg~316_combout ),
	.cout());
// synopsys translate_off
defparam \reg~316 .lut_mask = 16'hEC64;
defparam \reg~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N13
dffeas \Rp_data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[3]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \W_data[4]~input (
	.i(W_data[4]),
	.ibar(gnd),
	.o(\W_data[4]~input_o ));
// synopsys translate_off
defparam \W_data[4]~input .bus_hold = "false";
defparam \W_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y21_N1
dffeas \reg~265 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~265 .is_wysiwyg = "true";
defparam \reg~265 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N7
dffeas \reg~233 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~233 .is_wysiwyg = "true";
defparam \reg~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N0
cycloneive_lcell_comb \reg~325 (
// Equation(s):
// \reg~325_combout  = (\reg~324_combout  & (((\reg~265_q )) # (!\Rq_addr[0]~input_o ))) # (!\reg~324_combout  & (\Rq_addr[0]~input_o  & ((\reg~233_q ))))

	.dataa(\reg~324_combout ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~265_q ),
	.datad(\reg~233_q ),
	.cin(gnd),
	.combout(\reg~325_combout ),
	.cout());
// synopsys translate_off
defparam \reg~325 .lut_mask = 16'hE6A2;
defparam \reg~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N0
cycloneive_lcell_comb \reg~201feeder (
// Equation(s):
// \reg~201feeder_combout  = \W_data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[4]~input_o ),
	.cin(gnd),
	.combout(\reg~201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~201feeder .lut_mask = 16'hFF00;
defparam \reg~201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y19_N1
dffeas \reg~201 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~201 .is_wysiwyg = "true";
defparam \reg~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N1
dffeas \reg~185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~185 .is_wysiwyg = "true";
defparam \reg~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N31
dffeas \reg~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~153 .is_wysiwyg = "true";
defparam \reg~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N25
dffeas \reg~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~169 .is_wysiwyg = "true";
defparam \reg~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N30
cycloneive_lcell_comb \reg~317 (
// Equation(s):
// \reg~317_combout  = (\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o ) # ((\reg~169_q )))) # (!\Rq_addr[0]~input_o  & (!\Rq_addr[1]~input_o  & (\reg~153_q )))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~153_q ),
	.datad(\reg~169_q ),
	.cin(gnd),
	.combout(\reg~317_combout ),
	.cout());
// synopsys translate_off
defparam \reg~317 .lut_mask = 16'hBA98;
defparam \reg~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
cycloneive_lcell_comb \reg~318 (
// Equation(s):
// \reg~318_combout  = (\Rq_addr[1]~input_o  & ((\reg~317_combout  & (\reg~201_q )) # (!\reg~317_combout  & ((\reg~185_q ))))) # (!\Rq_addr[1]~input_o  & (((\reg~317_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~201_q ),
	.datac(\reg~185_q ),
	.datad(\reg~317_combout ),
	.cin(gnd),
	.combout(\reg~318_combout ),
	.cout());
// synopsys translate_off
defparam \reg~318 .lut_mask = 16'hDDA0;
defparam \reg~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N21
dffeas \reg~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~57 .is_wysiwyg = "true";
defparam \reg~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N23
dffeas \reg~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~73 .is_wysiwyg = "true";
defparam \reg~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N7
dffeas \reg~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~25 .is_wysiwyg = "true";
defparam \reg~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y20_N13
dffeas \reg~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~41 .is_wysiwyg = "true";
defparam \reg~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N6
cycloneive_lcell_comb \reg~321 (
// Equation(s):
// \reg~321_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~41_q ))) # (!\Rq_addr[0]~input_o  & (\reg~25_q ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~25_q ),
	.datad(\reg~41_q ),
	.cin(gnd),
	.combout(\reg~321_combout ),
	.cout());
// synopsys translate_off
defparam \reg~321 .lut_mask = 16'hDC98;
defparam \reg~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N22
cycloneive_lcell_comb \reg~322 (
// Equation(s):
// \reg~322_combout  = (\Rq_addr[1]~input_o  & ((\reg~321_combout  & ((\reg~73_q ))) # (!\reg~321_combout  & (\reg~57_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~321_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~57_q ),
	.datac(\reg~73_q ),
	.datad(\reg~321_combout ),
	.cin(gnd),
	.combout(\reg~322_combout ),
	.cout());
// synopsys translate_off
defparam \reg~322 .lut_mask = 16'hF588;
defparam \reg~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N29
dffeas \reg~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~105 .is_wysiwyg = "true";
defparam \reg~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y18_N19
dffeas \reg~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~137 .is_wysiwyg = "true";
defparam \reg~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N31
dffeas \reg~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~89 .is_wysiwyg = "true";
defparam \reg~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N26
cycloneive_lcell_comb \reg~121feeder (
// Equation(s):
// \reg~121feeder_combout  = \W_data[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[4]~input_o ),
	.cin(gnd),
	.combout(\reg~121feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~121feeder .lut_mask = 16'hFF00;
defparam \reg~121feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N27
dffeas \reg~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~121 .is_wysiwyg = "true";
defparam \reg~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
cycloneive_lcell_comb \reg~319 (
// Equation(s):
// \reg~319_combout  = (\Rq_addr[0]~input_o  & (\Rq_addr[1]~input_o )) # (!\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o  & ((\reg~121_q ))) # (!\Rq_addr[1]~input_o  & (\reg~89_q ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~89_q ),
	.datad(\reg~121_q ),
	.cin(gnd),
	.combout(\reg~319_combout ),
	.cout());
// synopsys translate_off
defparam \reg~319 .lut_mask = 16'hDC98;
defparam \reg~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N18
cycloneive_lcell_comb \reg~320 (
// Equation(s):
// \reg~320_combout  = (\Rq_addr[0]~input_o  & ((\reg~319_combout  & ((\reg~137_q ))) # (!\reg~319_combout  & (\reg~105_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~319_combout ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~105_q ),
	.datac(\reg~137_q ),
	.datad(\reg~319_combout ),
	.cin(gnd),
	.combout(\reg~320_combout ),
	.cout());
// synopsys translate_off
defparam \reg~320 .lut_mask = 16'hF588;
defparam \reg~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N12
cycloneive_lcell_comb \reg~323 (
// Equation(s):
// \reg~323_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~320_combout )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~322_combout )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~322_combout ),
	.datad(\reg~320_combout ),
	.cin(gnd),
	.combout(\reg~323_combout ),
	.cout());
// synopsys translate_off
defparam \reg~323 .lut_mask = 16'hBA98;
defparam \reg~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N0
cycloneive_lcell_comb \reg~326 (
// Equation(s):
// \reg~326_combout  = (\Rq_addr[3]~input_o  & ((\reg~323_combout  & (\reg~325_combout )) # (!\reg~323_combout  & ((\reg~318_combout ))))) # (!\Rq_addr[3]~input_o  & (((\reg~323_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~325_combout ),
	.datac(\reg~318_combout ),
	.datad(\reg~323_combout ),
	.cin(gnd),
	.combout(\reg~326_combout ),
	.cout());
// synopsys translate_off
defparam \reg~326 .lut_mask = 16'hDDA0;
defparam \reg~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y20_N1
dffeas \Rp_data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~326_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[4]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \W_data[5]~input (
	.i(W_data[5]),
	.ibar(gnd),
	.o(\W_data[5]~input_o ));
// synopsys translate_off
defparam \W_data[5]~input .bus_hold = "false";
defparam \W_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N16
cycloneive_lcell_comb \reg~170feeder (
// Equation(s):
// \reg~170feeder_combout  = \W_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[5]~input_o ),
	.cin(gnd),
	.combout(\reg~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~170feeder .lut_mask = 16'hFF00;
defparam \reg~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N17
dffeas \reg~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~170 .is_wysiwyg = "true";
defparam \reg~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N23
dffeas \reg~234 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~234 .is_wysiwyg = "true";
defparam \reg~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N1
dffeas \reg~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~42 .is_wysiwyg = "true";
defparam \reg~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y18_N9
dffeas \reg~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~106 .is_wysiwyg = "true";
defparam \reg~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneive_lcell_comb \reg~329 (
// Equation(s):
// \reg~329_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~106_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~42_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~42_q ),
	.datad(\reg~106_q ),
	.cin(gnd),
	.combout(\reg~329_combout ),
	.cout());
// synopsys translate_off
defparam \reg~329 .lut_mask = 16'hBA98;
defparam \reg~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneive_lcell_comb \reg~330 (
// Equation(s):
// \reg~330_combout  = (\Rq_addr[3]~input_o  & ((\reg~329_combout  & ((\reg~234_q ))) # (!\reg~329_combout  & (\reg~170_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~329_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~170_q ),
	.datac(\reg~234_q ),
	.datad(\reg~329_combout ),
	.cin(gnd),
	.combout(\reg~330_combout ),
	.cout());
// synopsys translate_off
defparam \reg~330 .lut_mask = 16'hF588;
defparam \reg~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N25
dffeas \reg~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~90 .is_wysiwyg = "true";
defparam \reg~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N17
dffeas \reg~218 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~218 .is_wysiwyg = "true";
defparam \reg~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N25
dffeas \reg~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~26 .is_wysiwyg = "true";
defparam \reg~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N2
cycloneive_lcell_comb \reg~154feeder (
// Equation(s):
// \reg~154feeder_combout  = \W_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[5]~input_o ),
	.cin(gnd),
	.combout(\reg~154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~154feeder .lut_mask = 16'hFF00;
defparam \reg~154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N3
dffeas \reg~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~154 .is_wysiwyg = "true";
defparam \reg~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N24
cycloneive_lcell_comb \reg~331 (
// Equation(s):
// \reg~331_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~154_q ))) # (!\Rq_addr[3]~input_o  & (\reg~26_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~26_q ),
	.datad(\reg~154_q ),
	.cin(gnd),
	.combout(\reg~331_combout ),
	.cout());
// synopsys translate_off
defparam \reg~331 .lut_mask = 16'hDC98;
defparam \reg~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N16
cycloneive_lcell_comb \reg~332 (
// Equation(s):
// \reg~332_combout  = (\Rq_addr[2]~input_o  & ((\reg~331_combout  & ((\reg~218_q ))) # (!\reg~331_combout  & (\reg~90_q )))) # (!\Rq_addr[2]~input_o  & (((\reg~331_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~90_q ),
	.datac(\reg~218_q ),
	.datad(\reg~331_combout ),
	.cin(gnd),
	.combout(\reg~332_combout ),
	.cout());
// synopsys translate_off
defparam \reg~332 .lut_mask = 16'hF588;
defparam \reg~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N14
cycloneive_lcell_comb \reg~333 (
// Equation(s):
// \reg~333_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & (\reg~330_combout )) # (!\Rq_addr[0]~input_o  & ((\reg~332_combout )))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~330_combout ),
	.datad(\reg~332_combout ),
	.cin(gnd),
	.combout(\reg~333_combout ),
	.cout());
// synopsys translate_off
defparam \reg~333 .lut_mask = 16'hD9C8;
defparam \reg~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N12
cycloneive_lcell_comb \reg~202feeder (
// Equation(s):
// \reg~202feeder_combout  = \W_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[5]~input_o ),
	.cin(gnd),
	.combout(\reg~202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~202feeder .lut_mask = 16'hFF00;
defparam \reg~202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N13
dffeas \reg~202 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~202 .is_wysiwyg = "true";
defparam \reg~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N5
dffeas \reg~266 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~266 .is_wysiwyg = "true";
defparam \reg~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N15
dffeas \reg~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~74 .is_wysiwyg = "true";
defparam \reg~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N10
cycloneive_lcell_comb \reg~138feeder (
// Equation(s):
// \reg~138feeder_combout  = \W_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[5]~input_o ),
	.cin(gnd),
	.combout(\reg~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~138feeder .lut_mask = 16'hFF00;
defparam \reg~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N11
dffeas \reg~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~138 .is_wysiwyg = "true";
defparam \reg~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N14
cycloneive_lcell_comb \reg~334 (
// Equation(s):
// \reg~334_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~138_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~74_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~74_q ),
	.datad(\reg~138_q ),
	.cin(gnd),
	.combout(\reg~334_combout ),
	.cout());
// synopsys translate_off
defparam \reg~334 .lut_mask = 16'hBA98;
defparam \reg~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N4
cycloneive_lcell_comb \reg~335 (
// Equation(s):
// \reg~335_combout  = (\Rq_addr[3]~input_o  & ((\reg~334_combout  & ((\reg~266_q ))) # (!\reg~334_combout  & (\reg~202_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~334_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~202_q ),
	.datac(\reg~266_q ),
	.datad(\reg~334_combout ),
	.cin(gnd),
	.combout(\reg~335_combout ),
	.cout());
// synopsys translate_off
defparam \reg~335 .lut_mask = 16'hF588;
defparam \reg~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N2
cycloneive_lcell_comb \reg~336 (
// Equation(s):
// \reg~336_combout  = (\Rq_addr[1]~input_o  & ((\reg~333_combout  & ((\reg~335_combout ))) # (!\reg~333_combout  & (\reg~328_combout )))) # (!\Rq_addr[1]~input_o  & (((\reg~333_combout ))))

	.dataa(\reg~328_combout ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~333_combout ),
	.datad(\reg~335_combout ),
	.cin(gnd),
	.combout(\reg~336_combout ),
	.cout());
// synopsys translate_off
defparam \reg~336 .lut_mask = 16'hF838;
defparam \reg~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N3
dffeas \Rp_data[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~336_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[5]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cycloneive_io_ibuf \W_data[6]~input (
	.i(W_data[6]),
	.ibar(gnd),
	.o(\W_data[6]~input_o ));
// synopsys translate_off
defparam \W_data[6]~input .bus_hold = "false";
defparam \W_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N20
cycloneive_lcell_comb \reg~123feeder (
// Equation(s):
// \reg~123feeder_combout  = \W_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[6]~input_o ),
	.cin(gnd),
	.combout(\reg~123feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~123feeder .lut_mask = 16'hFF00;
defparam \reg~123feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N21
dffeas \reg~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~123 .is_wysiwyg = "true";
defparam \reg~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y19_N23
dffeas \reg~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~91 .is_wysiwyg = "true";
defparam \reg~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y19_N29
dffeas \reg~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~107 .is_wysiwyg = "true";
defparam \reg~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N4
cycloneive_lcell_comb \reg~337 (
// Equation(s):
// \reg~337_combout  = (\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o ) # ((\reg~107_q )))) # (!\Rq_addr[0]~input_o  & (!\Rq_addr[1]~input_o  & (\reg~91_q )))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~91_q ),
	.datad(\reg~107_q ),
	.cin(gnd),
	.combout(\reg~337_combout ),
	.cout());
// synopsys translate_off
defparam \reg~337 .lut_mask = 16'hBA98;
defparam \reg~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N28
cycloneive_lcell_comb \reg~139feeder (
// Equation(s):
// \reg~139feeder_combout  = \W_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[6]~input_o ),
	.cin(gnd),
	.combout(\reg~139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~139feeder .lut_mask = 16'hFF00;
defparam \reg~139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N29
dffeas \reg~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~139 .is_wysiwyg = "true";
defparam \reg~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N6
cycloneive_lcell_comb \reg~338 (
// Equation(s):
// \reg~338_combout  = (\Rq_addr[1]~input_o  & ((\reg~337_combout  & ((\reg~139_q ))) # (!\reg~337_combout  & (\reg~123_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~337_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~123_q ),
	.datac(\reg~337_combout ),
	.datad(\reg~139_q ),
	.cin(gnd),
	.combout(\reg~338_combout ),
	.cout());
// synopsys translate_off
defparam \reg~338 .lut_mask = 16'hF858;
defparam \reg~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
cycloneive_lcell_comb \reg~171feeder (
// Equation(s):
// \reg~171feeder_combout  = \W_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[6]~input_o ),
	.cin(gnd),
	.combout(\reg~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~171feeder .lut_mask = 16'hFF00;
defparam \reg~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N19
dffeas \reg~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~171 .is_wysiwyg = "true";
defparam \reg~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N13
dffeas \reg~203 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~203 .is_wysiwyg = "true";
defparam \reg~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N11
dffeas \reg~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~155 .is_wysiwyg = "true";
defparam \reg~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N19
dffeas \reg~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~187 .is_wysiwyg = "true";
defparam \reg~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N10
cycloneive_lcell_comb \reg~339 (
// Equation(s):
// \reg~339_combout  = (\Rq_addr[0]~input_o  & (\Rq_addr[1]~input_o )) # (!\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o  & ((\reg~187_q ))) # (!\Rq_addr[1]~input_o  & (\reg~155_q ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~155_q ),
	.datad(\reg~187_q ),
	.cin(gnd),
	.combout(\reg~339_combout ),
	.cout());
// synopsys translate_off
defparam \reg~339 .lut_mask = 16'hDC98;
defparam \reg~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
cycloneive_lcell_comb \reg~340 (
// Equation(s):
// \reg~340_combout  = (\Rq_addr[0]~input_o  & ((\reg~339_combout  & ((\reg~203_q ))) # (!\reg~339_combout  & (\reg~171_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~339_combout ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~171_q ),
	.datac(\reg~203_q ),
	.datad(\reg~339_combout ),
	.cin(gnd),
	.combout(\reg~340_combout ),
	.cout());
// synopsys translate_off
defparam \reg~340 .lut_mask = 16'hF588;
defparam \reg~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N9
dffeas \reg~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~75 .is_wysiwyg = "true";
defparam \reg~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N11
dffeas \reg~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~27 .is_wysiwyg = "true";
defparam \reg~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N24
cycloneive_lcell_comb \reg~59feeder (
// Equation(s):
// \reg~59feeder_combout  = \W_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[6]~input_o ),
	.cin(gnd),
	.combout(\reg~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~59feeder .lut_mask = 16'hFF00;
defparam \reg~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N25
dffeas \reg~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~59 .is_wysiwyg = "true";
defparam \reg~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N10
cycloneive_lcell_comb \reg~341 (
// Equation(s):
// \reg~341_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~59_q )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~27_q )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~27_q ),
	.datad(\reg~59_q ),
	.cin(gnd),
	.combout(\reg~341_combout ),
	.cout());
// synopsys translate_off
defparam \reg~341 .lut_mask = 16'hBA98;
defparam \reg~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N8
cycloneive_lcell_comb \reg~342 (
// Equation(s):
// \reg~342_combout  = (\Rq_addr[0]~input_o  & ((\reg~341_combout  & ((\reg~75_q ))) # (!\reg~341_combout  & (\reg~43_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~341_combout ))))

	.dataa(\reg~43_q ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~75_q ),
	.datad(\reg~341_combout ),
	.cin(gnd),
	.combout(\reg~342_combout ),
	.cout());
// synopsys translate_off
defparam \reg~342 .lut_mask = 16'hF388;
defparam \reg~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N18
cycloneive_lcell_comb \reg~343 (
// Equation(s):
// \reg~343_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & (\reg~340_combout )) # (!\Rq_addr[3]~input_o  & ((\reg~342_combout )))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~340_combout ),
	.datad(\reg~342_combout ),
	.cin(gnd),
	.combout(\reg~343_combout ),
	.cout());
// synopsys translate_off
defparam \reg~343 .lut_mask = 16'hD9C8;
defparam \reg~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N22
cycloneive_lcell_comb \reg~346 (
// Equation(s):
// \reg~346_combout  = (\Rq_addr[2]~input_o  & ((\reg~343_combout  & (\reg~345_combout )) # (!\reg~343_combout  & ((\reg~338_combout ))))) # (!\Rq_addr[2]~input_o  & (((\reg~343_combout ))))

	.dataa(\reg~345_combout ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~338_combout ),
	.datad(\reg~343_combout ),
	.cin(gnd),
	.combout(\reg~346_combout ),
	.cout());
// synopsys translate_off
defparam \reg~346 .lut_mask = 16'hBBC0;
defparam \reg~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N23
dffeas \Rp_data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~346_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[6]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \W_data[7]~input (
	.i(W_data[7]),
	.ibar(gnd),
	.o(\W_data[7]~input_o ));
// synopsys translate_off
defparam \W_data[7]~input .bus_hold = "false";
defparam \W_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X51_Y21_N25
dffeas \reg~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~140 .is_wysiwyg = "true";
defparam \reg~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N5
dffeas \reg~268 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~268 .is_wysiwyg = "true";
defparam \reg~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N17
dffeas \reg~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~76 .is_wysiwyg = "true";
defparam \reg~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N4
cycloneive_lcell_comb \reg~204feeder (
// Equation(s):
// \reg~204feeder_combout  = \W_data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[7]~input_o ),
	.cin(gnd),
	.combout(\reg~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~204feeder .lut_mask = 16'hFF00;
defparam \reg~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N5
dffeas \reg~204 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~204 .is_wysiwyg = "true";
defparam \reg~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N16
cycloneive_lcell_comb \reg~354 (
// Equation(s):
// \reg~354_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~204_q ))) # (!\Rq_addr[3]~input_o  & (\reg~76_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~76_q ),
	.datad(\reg~204_q ),
	.cin(gnd),
	.combout(\reg~354_combout ),
	.cout());
// synopsys translate_off
defparam \reg~354 .lut_mask = 16'hDC98;
defparam \reg~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N4
cycloneive_lcell_comb \reg~355 (
// Equation(s):
// \reg~355_combout  = (\Rq_addr[2]~input_o  & ((\reg~354_combout  & ((\reg~268_q ))) # (!\reg~354_combout  & (\reg~140_q )))) # (!\Rq_addr[2]~input_o  & (((\reg~354_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~140_q ),
	.datac(\reg~268_q ),
	.datad(\reg~354_combout ),
	.cin(gnd),
	.combout(\reg~355_combout ),
	.cout());
// synopsys translate_off
defparam \reg~355 .lut_mask = 16'hF588;
defparam \reg~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N25
dffeas \reg~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~108 .is_wysiwyg = "true";
defparam \reg~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N29
dffeas \reg~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~44 .is_wysiwyg = "true";
defparam \reg~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N23
dffeas \reg~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~172 .is_wysiwyg = "true";
defparam \reg~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneive_lcell_comb \reg~347 (
// Equation(s):
// \reg~347_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~172_q ))) # (!\Rq_addr[3]~input_o  & (\reg~44_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~44_q ),
	.datad(\reg~172_q ),
	.cin(gnd),
	.combout(\reg~347_combout ),
	.cout());
// synopsys translate_off
defparam \reg~347 .lut_mask = 16'hDC98;
defparam \reg~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N24
cycloneive_lcell_comb \reg~348 (
// Equation(s):
// \reg~348_combout  = (\Rq_addr[2]~input_o  & ((\reg~347_combout  & (\reg~236_q )) # (!\reg~347_combout  & ((\reg~108_q ))))) # (!\Rq_addr[2]~input_o  & (((\reg~347_combout ))))

	.dataa(\reg~236_q ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~108_q ),
	.datad(\reg~347_combout ),
	.cin(gnd),
	.combout(\reg~348_combout ),
	.cout());
// synopsys translate_off
defparam \reg~348 .lut_mask = 16'hBBC0;
defparam \reg~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y19_N1
dffeas \reg~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~188 .is_wysiwyg = "true";
defparam \reg~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y19_N11
dffeas \reg~252 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~252 .is_wysiwyg = "true";
defparam \reg~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N22
cycloneive_lcell_comb \reg~60feeder (
// Equation(s):
// \reg~60feeder_combout  = \W_data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[7]~input_o ),
	.cin(gnd),
	.combout(\reg~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~60feeder .lut_mask = 16'hFF00;
defparam \reg~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N23
dffeas \reg~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~60 .is_wysiwyg = "true";
defparam \reg~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N0
cycloneive_lcell_comb \reg~124feeder (
// Equation(s):
// \reg~124feeder_combout  = \W_data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[7]~input_o ),
	.cin(gnd),
	.combout(\reg~124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~124feeder .lut_mask = 16'hFF00;
defparam \reg~124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N1
dffeas \reg~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~124 .is_wysiwyg = "true";
defparam \reg~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N4
cycloneive_lcell_comb \reg~349 (
// Equation(s):
// \reg~349_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~124_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~60_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~60_q ),
	.datad(\reg~124_q ),
	.cin(gnd),
	.combout(\reg~349_combout ),
	.cout());
// synopsys translate_off
defparam \reg~349 .lut_mask = 16'hBA98;
defparam \reg~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N10
cycloneive_lcell_comb \reg~350 (
// Equation(s):
// \reg~350_combout  = (\Rq_addr[3]~input_o  & ((\reg~349_combout  & ((\reg~252_q ))) # (!\reg~349_combout  & (\reg~188_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~349_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~188_q ),
	.datac(\reg~252_q ),
	.datad(\reg~349_combout ),
	.cin(gnd),
	.combout(\reg~350_combout ),
	.cout());
// synopsys translate_off
defparam \reg~350 .lut_mask = 16'hF588;
defparam \reg~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N17
dffeas \reg~220 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~220 .is_wysiwyg = "true";
defparam \reg~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N15
dffeas \reg~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~28 .is_wysiwyg = "true";
defparam \reg~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N5
dffeas \reg~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~92 .is_wysiwyg = "true";
defparam \reg~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N14
cycloneive_lcell_comb \reg~351 (
// Equation(s):
// \reg~351_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~92_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~28_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~28_q ),
	.datad(\reg~92_q ),
	.cin(gnd),
	.combout(\reg~351_combout ),
	.cout());
// synopsys translate_off
defparam \reg~351 .lut_mask = 16'hBA98;
defparam \reg~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N16
cycloneive_lcell_comb \reg~352 (
// Equation(s):
// \reg~352_combout  = (\Rq_addr[3]~input_o  & ((\reg~351_combout  & ((\reg~220_q ))) # (!\reg~351_combout  & (\reg~156_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~351_combout ))))

	.dataa(\reg~156_q ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~220_q ),
	.datad(\reg~351_combout ),
	.cin(gnd),
	.combout(\reg~352_combout ),
	.cout());
// synopsys translate_off
defparam \reg~352 .lut_mask = 16'hF388;
defparam \reg~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N18
cycloneive_lcell_comb \reg~353 (
// Equation(s):
// \reg~353_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~350_combout )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & ((\reg~352_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~350_combout ),
	.datad(\reg~352_combout ),
	.cin(gnd),
	.combout(\reg~353_combout ),
	.cout());
// synopsys translate_off
defparam \reg~353 .lut_mask = 16'hB9A8;
defparam \reg~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N12
cycloneive_lcell_comb \reg~356 (
// Equation(s):
// \reg~356_combout  = (\Rq_addr[0]~input_o  & ((\reg~353_combout  & (\reg~355_combout )) # (!\reg~353_combout  & ((\reg~348_combout ))))) # (!\Rq_addr[0]~input_o  & (((\reg~353_combout ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~355_combout ),
	.datac(\reg~348_combout ),
	.datad(\reg~353_combout ),
	.cin(gnd),
	.combout(\reg~356_combout ),
	.cout());
// synopsys translate_off
defparam \reg~356 .lut_mask = 16'hDDA0;
defparam \reg~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N13
dffeas \Rp_data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~356_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[7]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y11_N1
cycloneive_io_ibuf \W_data[8]~input (
	.i(W_data[8]),
	.ibar(gnd),
	.o(\W_data[8]~input_o ));
// synopsys translate_off
defparam \W_data[8]~input .bus_hold = "false";
defparam \W_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y21_N9
dffeas \reg~269 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~269 .is_wysiwyg = "true";
defparam \reg~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N7
dffeas \reg~221 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~221 .is_wysiwyg = "true";
defparam \reg~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneive_lcell_comb \reg~253feeder (
// Equation(s):
// \reg~253feeder_combout  = \W_data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[8]~input_o ),
	.cin(gnd),
	.combout(\reg~253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~253feeder .lut_mask = 16'hFF00;
defparam \reg~253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N9
dffeas \reg~253 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~253 .is_wysiwyg = "true";
defparam \reg~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N6
cycloneive_lcell_comb \reg~364 (
// Equation(s):
// \reg~364_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~253_q )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~221_q )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~221_q ),
	.datad(\reg~253_q ),
	.cin(gnd),
	.combout(\reg~364_combout ),
	.cout());
// synopsys translate_off
defparam \reg~364 .lut_mask = 16'hBA98;
defparam \reg~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N8
cycloneive_lcell_comb \reg~365 (
// Equation(s):
// \reg~365_combout  = (\Rq_addr[0]~input_o  & ((\reg~364_combout  & ((\reg~269_q ))) # (!\reg~364_combout  & (\reg~237_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~364_combout ))))

	.dataa(\reg~237_q ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~269_q ),
	.datad(\reg~364_combout ),
	.cin(gnd),
	.combout(\reg~365_combout ),
	.cout());
// synopsys translate_off
defparam \reg~365 .lut_mask = 16'hF388;
defparam \reg~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N16
cycloneive_lcell_comb \reg~141feeder (
// Equation(s):
// \reg~141feeder_combout  = \W_data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[8]~input_o ),
	.cin(gnd),
	.combout(\reg~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~141feeder .lut_mask = 16'hFF00;
defparam \reg~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N17
dffeas \reg~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~141 .is_wysiwyg = "true";
defparam \reg~141 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N21
dffeas \reg~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~93 .is_wysiwyg = "true";
defparam \reg~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N23
dffeas \reg~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~125 .is_wysiwyg = "true";
defparam \reg~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N20
cycloneive_lcell_comb \reg~359 (
// Equation(s):
// \reg~359_combout  = (\Rq_addr[0]~input_o  & (\Rq_addr[1]~input_o )) # (!\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o  & ((\reg~125_q ))) # (!\Rq_addr[1]~input_o  & (\reg~93_q ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~93_q ),
	.datad(\reg~125_q ),
	.cin(gnd),
	.combout(\reg~359_combout ),
	.cout());
// synopsys translate_off
defparam \reg~359 .lut_mask = 16'hDC98;
defparam \reg~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N8
cycloneive_lcell_comb \reg~360 (
// Equation(s):
// \reg~360_combout  = (\Rq_addr[0]~input_o  & ((\reg~359_combout  & ((\reg~141_q ))) # (!\reg~359_combout  & (\reg~109_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~359_combout ))))

	.dataa(\reg~109_q ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~141_q ),
	.datad(\reg~359_combout ),
	.cin(gnd),
	.combout(\reg~360_combout ),
	.cout());
// synopsys translate_off
defparam \reg~360 .lut_mask = 16'hF388;
defparam \reg~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N10
cycloneive_lcell_comb \reg~61feeder (
// Equation(s):
// \reg~61feeder_combout  = \W_data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[8]~input_o ),
	.cin(gnd),
	.combout(\reg~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~61feeder .lut_mask = 16'hFF00;
defparam \reg~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N11
dffeas \reg~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~61 .is_wysiwyg = "true";
defparam \reg~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N1
dffeas \reg~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~77 .is_wysiwyg = "true";
defparam \reg~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N19
dffeas \reg~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~29 .is_wysiwyg = "true";
defparam \reg~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N22
cycloneive_lcell_comb \reg~45feeder (
// Equation(s):
// \reg~45feeder_combout  = \W_data[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[8]~input_o ),
	.cin(gnd),
	.combout(\reg~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~45feeder .lut_mask = 16'hFF00;
defparam \reg~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N23
dffeas \reg~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~45 .is_wysiwyg = "true";
defparam \reg~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N18
cycloneive_lcell_comb \reg~361 (
// Equation(s):
// \reg~361_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~45_q ))) # (!\Rq_addr[0]~input_o  & (\reg~29_q ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~29_q ),
	.datad(\reg~45_q ),
	.cin(gnd),
	.combout(\reg~361_combout ),
	.cout());
// synopsys translate_off
defparam \reg~361 .lut_mask = 16'hDC98;
defparam \reg~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N0
cycloneive_lcell_comb \reg~362 (
// Equation(s):
// \reg~362_combout  = (\Rq_addr[1]~input_o  & ((\reg~361_combout  & ((\reg~77_q ))) # (!\reg~361_combout  & (\reg~61_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~361_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~61_q ),
	.datac(\reg~77_q ),
	.datad(\reg~361_combout ),
	.cin(gnd),
	.combout(\reg~362_combout ),
	.cout());
// synopsys translate_off
defparam \reg~362 .lut_mask = 16'hF588;
defparam \reg~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N10
cycloneive_lcell_comb \reg~363 (
// Equation(s):
// \reg~363_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~360_combout )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & ((\reg~362_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~360_combout ),
	.datad(\reg~362_combout ),
	.cin(gnd),
	.combout(\reg~363_combout ),
	.cout());
// synopsys translate_off
defparam \reg~363 .lut_mask = 16'hB9A8;
defparam \reg~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N20
cycloneive_lcell_comb \reg~366 (
// Equation(s):
// \reg~366_combout  = (\Rq_addr[3]~input_o  & ((\reg~363_combout  & ((\reg~365_combout ))) # (!\reg~363_combout  & (\reg~358_combout )))) # (!\Rq_addr[3]~input_o  & (((\reg~363_combout ))))

	.dataa(\reg~358_combout ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~365_combout ),
	.datad(\reg~363_combout ),
	.cin(gnd),
	.combout(\reg~366_combout ),
	.cout());
// synopsys translate_off
defparam \reg~366 .lut_mask = 16'hF388;
defparam \reg~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N21
dffeas \Rp_data[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[8]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \W_data[9]~input (
	.i(W_data[9]),
	.ibar(gnd),
	.o(\W_data[9]~input_o ));
// synopsys translate_off
defparam \W_data[9]~input .bus_hold = "false";
defparam \W_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y19_N13
dffeas \reg~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~126 .is_wysiwyg = "true";
defparam \reg~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N7
dffeas \reg~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~62 .is_wysiwyg = "true";
defparam \reg~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
cycloneive_lcell_comb \reg~190feeder (
// Equation(s):
// \reg~190feeder_combout  = \W_data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[9]~input_o ),
	.cin(gnd),
	.combout(\reg~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~190feeder .lut_mask = 16'hFF00;
defparam \reg~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N23
dffeas \reg~190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~190 .is_wysiwyg = "true";
defparam \reg~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N6
cycloneive_lcell_comb \reg~367 (
// Equation(s):
// \reg~367_combout  = (\Rq_addr[3]~input_o  & ((\Rq_addr[2]~input_o ) # ((\reg~190_q )))) # (!\Rq_addr[3]~input_o  & (!\Rq_addr[2]~input_o  & (\reg~62_q )))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~62_q ),
	.datad(\reg~190_q ),
	.cin(gnd),
	.combout(\reg~367_combout ),
	.cout());
// synopsys translate_off
defparam \reg~367 .lut_mask = 16'hBA98;
defparam \reg~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneive_lcell_comb \reg~368 (
// Equation(s):
// \reg~368_combout  = (\Rq_addr[2]~input_o  & ((\reg~367_combout  & (\reg~254_q )) # (!\reg~367_combout  & ((\reg~126_q ))))) # (!\Rq_addr[2]~input_o  & (((\reg~367_combout ))))

	.dataa(\reg~254_q ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~126_q ),
	.datad(\reg~367_combout ),
	.cin(gnd),
	.combout(\reg~368_combout ),
	.cout());
// synopsys translate_off
defparam \reg~368 .lut_mask = 16'hBBC0;
defparam \reg~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N13
dffeas \reg~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~174 .is_wysiwyg = "true";
defparam \reg~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N27
dffeas \reg~238 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~238 .is_wysiwyg = "true";
defparam \reg~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N13
dffeas \reg~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~46 .is_wysiwyg = "true";
defparam \reg~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y18_N15
dffeas \reg~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~110 .is_wysiwyg = "true";
defparam \reg~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
cycloneive_lcell_comb \reg~369 (
// Equation(s):
// \reg~369_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~110_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~46_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~46_q ),
	.datad(\reg~110_q ),
	.cin(gnd),
	.combout(\reg~369_combout ),
	.cout());
// synopsys translate_off
defparam \reg~369 .lut_mask = 16'hBA98;
defparam \reg~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N26
cycloneive_lcell_comb \reg~370 (
// Equation(s):
// \reg~370_combout  = (\Rq_addr[3]~input_o  & ((\reg~369_combout  & ((\reg~238_q ))) # (!\reg~369_combout  & (\reg~174_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~369_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~174_q ),
	.datac(\reg~238_q ),
	.datad(\reg~369_combout ),
	.cin(gnd),
	.combout(\reg~370_combout ),
	.cout());
// synopsys translate_off
defparam \reg~370 .lut_mask = 16'hF588;
defparam \reg~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N6
cycloneive_lcell_comb \reg~94feeder (
// Equation(s):
// \reg~94feeder_combout  = \W_data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[9]~input_o ),
	.cin(gnd),
	.combout(\reg~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~94feeder .lut_mask = 16'hFF00;
defparam \reg~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N7
dffeas \reg~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~94 .is_wysiwyg = "true";
defparam \reg~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N21
dffeas \reg~222 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~222 .is_wysiwyg = "true";
defparam \reg~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N31
dffeas \reg~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~30 .is_wysiwyg = "true";
defparam \reg~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y20_N19
dffeas \reg~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~158 .is_wysiwyg = "true";
defparam \reg~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
cycloneive_lcell_comb \reg~371 (
// Equation(s):
// \reg~371_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~158_q ))) # (!\Rq_addr[3]~input_o  & (\reg~30_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~30_q ),
	.datad(\reg~158_q ),
	.cin(gnd),
	.combout(\reg~371_combout ),
	.cout());
// synopsys translate_off
defparam \reg~371 .lut_mask = 16'hDC98;
defparam \reg~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N20
cycloneive_lcell_comb \reg~372 (
// Equation(s):
// \reg~372_combout  = (\Rq_addr[2]~input_o  & ((\reg~371_combout  & ((\reg~222_q ))) # (!\reg~371_combout  & (\reg~94_q )))) # (!\Rq_addr[2]~input_o  & (((\reg~371_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~94_q ),
	.datac(\reg~222_q ),
	.datad(\reg~371_combout ),
	.cin(gnd),
	.combout(\reg~372_combout ),
	.cout());
// synopsys translate_off
defparam \reg~372 .lut_mask = 16'hF588;
defparam \reg~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N30
cycloneive_lcell_comb \reg~373 (
// Equation(s):
// \reg~373_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & (\reg~370_combout )) # (!\Rq_addr[0]~input_o  & ((\reg~372_combout )))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~370_combout ),
	.datad(\reg~372_combout ),
	.cin(gnd),
	.combout(\reg~373_combout ),
	.cout());
// synopsys translate_off
defparam \reg~373 .lut_mask = 16'hD9C8;
defparam \reg~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N1
dffeas \reg~206 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~206 .is_wysiwyg = "true";
defparam \reg~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N23
dffeas \reg~270 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~270 .is_wysiwyg = "true";
defparam \reg~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N9
dffeas \reg~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~78 .is_wysiwyg = "true";
defparam \reg~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N0
cycloneive_lcell_comb \reg~142feeder (
// Equation(s):
// \reg~142feeder_combout  = \W_data[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[9]~input_o ),
	.cin(gnd),
	.combout(\reg~142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~142feeder .lut_mask = 16'hFF00;
defparam \reg~142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N1
dffeas \reg~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~142 .is_wysiwyg = "true";
defparam \reg~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N8
cycloneive_lcell_comb \reg~374 (
// Equation(s):
// \reg~374_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~142_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~78_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~78_q ),
	.datad(\reg~142_q ),
	.cin(gnd),
	.combout(\reg~374_combout ),
	.cout());
// synopsys translate_off
defparam \reg~374 .lut_mask = 16'hBA98;
defparam \reg~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N22
cycloneive_lcell_comb \reg~375 (
// Equation(s):
// \reg~375_combout  = (\Rq_addr[3]~input_o  & ((\reg~374_combout  & ((\reg~270_q ))) # (!\reg~374_combout  & (\reg~206_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~374_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~206_q ),
	.datac(\reg~270_q ),
	.datad(\reg~374_combout ),
	.cin(gnd),
	.combout(\reg~375_combout ),
	.cout());
// synopsys translate_off
defparam \reg~375 .lut_mask = 16'hF588;
defparam \reg~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N28
cycloneive_lcell_comb \reg~376 (
// Equation(s):
// \reg~376_combout  = (\Rq_addr[1]~input_o  & ((\reg~373_combout  & ((\reg~375_combout ))) # (!\reg~373_combout  & (\reg~368_combout )))) # (!\Rq_addr[1]~input_o  & (((\reg~373_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~368_combout ),
	.datac(\reg~373_combout ),
	.datad(\reg~375_combout ),
	.cin(gnd),
	.combout(\reg~376_combout ),
	.cout());
// synopsys translate_off
defparam \reg~376 .lut_mask = 16'hF858;
defparam \reg~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N29
dffeas \Rp_data[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~376_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[9]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y24_N22
cycloneive_io_ibuf \W_data[10]~input (
	.i(W_data[10]),
	.ibar(gnd),
	.o(\W_data[10]~input_o ));
// synopsys translate_off
defparam \W_data[10]~input .bus_hold = "false";
defparam \W_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X48_Y19_N17
dffeas \reg~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~127 .is_wysiwyg = "true";
defparam \reg~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y19_N13
dffeas \reg~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~95 .is_wysiwyg = "true";
defparam \reg~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y22_N7
dffeas \reg~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~111 .is_wysiwyg = "true";
defparam \reg~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N12
cycloneive_lcell_comb \reg~377 (
// Equation(s):
// \reg~377_combout  = (\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o ) # ((\reg~111_q )))) # (!\Rq_addr[0]~input_o  & (!\Rq_addr[1]~input_o  & (\reg~95_q )))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~95_q ),
	.datad(\reg~111_q ),
	.cin(gnd),
	.combout(\reg~377_combout ),
	.cout());
// synopsys translate_off
defparam \reg~377 .lut_mask = 16'hBA98;
defparam \reg~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneive_lcell_comb \reg~378 (
// Equation(s):
// \reg~378_combout  = (\Rq_addr[1]~input_o  & ((\reg~377_combout  & (\reg~143_q )) # (!\reg~377_combout  & ((\reg~127_q ))))) # (!\Rq_addr[1]~input_o  & (((\reg~377_combout ))))

	.dataa(\reg~143_q ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~127_q ),
	.datad(\reg~377_combout ),
	.cin(gnd),
	.combout(\reg~378_combout ),
	.cout());
// synopsys translate_off
defparam \reg~378 .lut_mask = 16'hBBC0;
defparam \reg~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
cycloneive_lcell_comb \reg~175feeder (
// Equation(s):
// \reg~175feeder_combout  = \W_data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[10]~input_o ),
	.cin(gnd),
	.combout(\reg~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~175feeder .lut_mask = 16'hFF00;
defparam \reg~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N27
dffeas \reg~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~175 .is_wysiwyg = "true";
defparam \reg~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N29
dffeas \reg~207 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~207 .is_wysiwyg = "true";
defparam \reg~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N19
dffeas \reg~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~159 .is_wysiwyg = "true";
defparam \reg~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
cycloneive_lcell_comb \reg~191feeder (
// Equation(s):
// \reg~191feeder_combout  = \W_data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[10]~input_o ),
	.cin(gnd),
	.combout(\reg~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~191feeder .lut_mask = 16'hFF00;
defparam \reg~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N31
dffeas \reg~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~191 .is_wysiwyg = "true";
defparam \reg~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
cycloneive_lcell_comb \reg~379 (
// Equation(s):
// \reg~379_combout  = (\Rq_addr[0]~input_o  & (\Rq_addr[1]~input_o )) # (!\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o  & ((\reg~191_q ))) # (!\Rq_addr[1]~input_o  & (\reg~159_q ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~159_q ),
	.datad(\reg~191_q ),
	.cin(gnd),
	.combout(\reg~379_combout ),
	.cout());
// synopsys translate_off
defparam \reg~379 .lut_mask = 16'hDC98;
defparam \reg~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
cycloneive_lcell_comb \reg~380 (
// Equation(s):
// \reg~380_combout  = (\Rq_addr[0]~input_o  & ((\reg~379_combout  & ((\reg~207_q ))) # (!\reg~379_combout  & (\reg~175_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~379_combout ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~175_q ),
	.datac(\reg~207_q ),
	.datad(\reg~379_combout ),
	.cin(gnd),
	.combout(\reg~380_combout ),
	.cout());
// synopsys translate_off
defparam \reg~380 .lut_mask = 16'hF588;
defparam \reg~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y20_N27
dffeas \reg~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~79 .is_wysiwyg = "true";
defparam \reg~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y20_N13
dffeas \reg~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~31 .is_wysiwyg = "true";
defparam \reg~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N6
cycloneive_lcell_comb \reg~63feeder (
// Equation(s):
// \reg~63feeder_combout  = \W_data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[10]~input_o ),
	.cin(gnd),
	.combout(\reg~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~63feeder .lut_mask = 16'hFF00;
defparam \reg~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N7
dffeas \reg~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~63 .is_wysiwyg = "true";
defparam \reg~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N12
cycloneive_lcell_comb \reg~381 (
// Equation(s):
// \reg~381_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~63_q )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~31_q )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~31_q ),
	.datad(\reg~63_q ),
	.cin(gnd),
	.combout(\reg~381_combout ),
	.cout());
// synopsys translate_off
defparam \reg~381 .lut_mask = 16'hBA98;
defparam \reg~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N26
cycloneive_lcell_comb \reg~382 (
// Equation(s):
// \reg~382_combout  = (\Rq_addr[0]~input_o  & ((\reg~381_combout  & ((\reg~79_q ))) # (!\reg~381_combout  & (\reg~47_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~381_combout ))))

	.dataa(\reg~47_q ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~79_q ),
	.datad(\reg~381_combout ),
	.cin(gnd),
	.combout(\reg~382_combout ),
	.cout());
// synopsys translate_off
defparam \reg~382 .lut_mask = 16'hF388;
defparam \reg~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N24
cycloneive_lcell_comb \reg~383 (
// Equation(s):
// \reg~383_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & (\reg~380_combout )) # (!\Rq_addr[3]~input_o  & ((\reg~382_combout )))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~380_combout ),
	.datad(\reg~382_combout ),
	.cin(gnd),
	.combout(\reg~383_combout ),
	.cout());
// synopsys translate_off
defparam \reg~383 .lut_mask = 16'hD9C8;
defparam \reg~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N14
cycloneive_lcell_comb \reg~386 (
// Equation(s):
// \reg~386_combout  = (\Rq_addr[2]~input_o  & ((\reg~383_combout  & (\reg~385_combout )) # (!\reg~383_combout  & ((\reg~378_combout ))))) # (!\Rq_addr[2]~input_o  & (((\reg~383_combout ))))

	.dataa(\reg~385_combout ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~378_combout ),
	.datad(\reg~383_combout ),
	.cin(gnd),
	.combout(\reg~386_combout ),
	.cout());
// synopsys translate_off
defparam \reg~386 .lut_mask = 16'hBBC0;
defparam \reg~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N15
dffeas \Rp_data[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~386_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[10]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \W_data[11]~input (
	.i(W_data[11]),
	.ibar(gnd),
	.o(\W_data[11]~input_o ));
// synopsys translate_off
defparam \W_data[11]~input .bus_hold = "false";
defparam \W_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y21_N31
dffeas \reg~224 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~224 .is_wysiwyg = "true";
defparam \reg~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y18_N11
dffeas \reg~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~32 .is_wysiwyg = "true";
defparam \reg~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y18_N13
dffeas \reg~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~96 .is_wysiwyg = "true";
defparam \reg~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N10
cycloneive_lcell_comb \reg~391 (
// Equation(s):
// \reg~391_combout  = (\Rq_addr[3]~input_o  & (\Rq_addr[2]~input_o )) # (!\Rq_addr[3]~input_o  & ((\Rq_addr[2]~input_o  & ((\reg~96_q ))) # (!\Rq_addr[2]~input_o  & (\reg~32_q ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~32_q ),
	.datad(\reg~96_q ),
	.cin(gnd),
	.combout(\reg~391_combout ),
	.cout());
// synopsys translate_off
defparam \reg~391 .lut_mask = 16'hDC98;
defparam \reg~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N30
cycloneive_lcell_comb \reg~392 (
// Equation(s):
// \reg~392_combout  = (\Rq_addr[3]~input_o  & ((\reg~391_combout  & ((\reg~224_q ))) # (!\reg~391_combout  & (\reg~160_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~391_combout ))))

	.dataa(\reg~160_q ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~224_q ),
	.datad(\reg~391_combout ),
	.cin(gnd),
	.combout(\reg~392_combout ),
	.cout());
// synopsys translate_off
defparam \reg~392 .lut_mask = 16'hF388;
defparam \reg~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N29
dffeas \reg~192 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~192 .is_wysiwyg = "true";
defparam \reg~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N7
dffeas \reg~256 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~256 .is_wysiwyg = "true";
defparam \reg~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N1
dffeas \reg~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~64 .is_wysiwyg = "true";
defparam \reg~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N29
dffeas \reg~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~128 .is_wysiwyg = "true";
defparam \reg~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N0
cycloneive_lcell_comb \reg~389 (
// Equation(s):
// \reg~389_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~128_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~64_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~64_q ),
	.datad(\reg~128_q ),
	.cin(gnd),
	.combout(\reg~389_combout ),
	.cout());
// synopsys translate_off
defparam \reg~389 .lut_mask = 16'hBA98;
defparam \reg~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
cycloneive_lcell_comb \reg~390 (
// Equation(s):
// \reg~390_combout  = (\Rq_addr[3]~input_o  & ((\reg~389_combout  & ((\reg~256_q ))) # (!\reg~389_combout  & (\reg~192_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~389_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~192_q ),
	.datac(\reg~256_q ),
	.datad(\reg~389_combout ),
	.cin(gnd),
	.combout(\reg~390_combout ),
	.cout());
// synopsys translate_off
defparam \reg~390 .lut_mask = 16'hF588;
defparam \reg~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N20
cycloneive_lcell_comb \reg~393 (
// Equation(s):
// \reg~393_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~390_combout )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~392_combout )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~392_combout ),
	.datad(\reg~390_combout ),
	.cin(gnd),
	.combout(\reg~393_combout ),
	.cout());
// synopsys translate_off
defparam \reg~393 .lut_mask = 16'hBA98;
defparam \reg~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N19
dffeas \reg~240 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~240 .is_wysiwyg = "true";
defparam \reg~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y18_N5
dffeas \reg~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~112 .is_wysiwyg = "true";
defparam \reg~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N9
dffeas \reg~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~48 .is_wysiwyg = "true";
defparam \reg~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N3
dffeas \reg~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~176 .is_wysiwyg = "true";
defparam \reg~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
cycloneive_lcell_comb \reg~387 (
// Equation(s):
// \reg~387_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~176_q ))) # (!\Rq_addr[3]~input_o  & (\reg~48_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~48_q ),
	.datad(\reg~176_q ),
	.cin(gnd),
	.combout(\reg~387_combout ),
	.cout());
// synopsys translate_off
defparam \reg~387 .lut_mask = 16'hDC98;
defparam \reg~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N4
cycloneive_lcell_comb \reg~388 (
// Equation(s):
// \reg~388_combout  = (\Rq_addr[2]~input_o  & ((\reg~387_combout  & (\reg~240_q )) # (!\reg~387_combout  & ((\reg~112_q ))))) # (!\Rq_addr[2]~input_o  & (((\reg~387_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~240_q ),
	.datac(\reg~112_q ),
	.datad(\reg~387_combout ),
	.cin(gnd),
	.combout(\reg~388_combout ),
	.cout());
// synopsys translate_off
defparam \reg~388 .lut_mask = 16'hDDA0;
defparam \reg~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N22
cycloneive_lcell_comb \reg~144feeder (
// Equation(s):
// \reg~144feeder_combout  = \W_data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[11]~input_o ),
	.cin(gnd),
	.combout(\reg~144feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~144feeder .lut_mask = 16'hFF00;
defparam \reg~144feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N23
dffeas \reg~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~144 .is_wysiwyg = "true";
defparam \reg~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N15
dffeas \reg~272 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~272 .is_wysiwyg = "true";
defparam \reg~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N23
dffeas \reg~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~80 .is_wysiwyg = "true";
defparam \reg~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N24
cycloneive_lcell_comb \reg~208feeder (
// Equation(s):
// \reg~208feeder_combout  = \W_data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[11]~input_o ),
	.cin(gnd),
	.combout(\reg~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~208feeder .lut_mask = 16'hFF00;
defparam \reg~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N25
dffeas \reg~208 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~208 .is_wysiwyg = "true";
defparam \reg~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N22
cycloneive_lcell_comb \reg~394 (
// Equation(s):
// \reg~394_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~208_q ))) # (!\Rq_addr[3]~input_o  & (\reg~80_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~80_q ),
	.datad(\reg~208_q ),
	.cin(gnd),
	.combout(\reg~394_combout ),
	.cout());
// synopsys translate_off
defparam \reg~394 .lut_mask = 16'hDC98;
defparam \reg~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N14
cycloneive_lcell_comb \reg~395 (
// Equation(s):
// \reg~395_combout  = (\Rq_addr[2]~input_o  & ((\reg~394_combout  & ((\reg~272_q ))) # (!\reg~394_combout  & (\reg~144_q )))) # (!\Rq_addr[2]~input_o  & (((\reg~394_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~144_q ),
	.datac(\reg~272_q ),
	.datad(\reg~394_combout ),
	.cin(gnd),
	.combout(\reg~395_combout ),
	.cout());
// synopsys translate_off
defparam \reg~395 .lut_mask = 16'hF588;
defparam \reg~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N14
cycloneive_lcell_comb \reg~396 (
// Equation(s):
// \reg~396_combout  = (\Rq_addr[0]~input_o  & ((\reg~393_combout  & ((\reg~395_combout ))) # (!\reg~393_combout  & (\reg~388_combout )))) # (!\Rq_addr[0]~input_o  & (\reg~393_combout ))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~393_combout ),
	.datac(\reg~388_combout ),
	.datad(\reg~395_combout ),
	.cin(gnd),
	.combout(\reg~396_combout ),
	.cout());
// synopsys translate_off
defparam \reg~396 .lut_mask = 16'hEC64;
defparam \reg~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y21_N15
dffeas \Rp_data[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~396_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[11]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y13_N8
cycloneive_io_ibuf \W_data[12]~input (
	.i(W_data[12]),
	.ibar(gnd),
	.o(\W_data[12]~input_o ));
// synopsys translate_off
defparam \W_data[12]~input .bus_hold = "false";
defparam \W_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y20_N2
cycloneive_lcell_comb \reg~241feeder (
// Equation(s):
// \reg~241feeder_combout  = \W_data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[12]~input_o ),
	.cin(gnd),
	.combout(\reg~241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~241feeder .lut_mask = 16'hFF00;
defparam \reg~241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y20_N3
dffeas \reg~241 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~241 .is_wysiwyg = "true";
defparam \reg~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N3
dffeas \reg~273 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~273 .is_wysiwyg = "true";
defparam \reg~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N29
dffeas \reg~225 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~225 .is_wysiwyg = "true";
defparam \reg~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneive_lcell_comb \reg~257feeder (
// Equation(s):
// \reg~257feeder_combout  = \W_data[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[12]~input_o ),
	.cin(gnd),
	.combout(\reg~257feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~257feeder .lut_mask = 16'hFF00;
defparam \reg~257feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N17
dffeas \reg~257 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~257 .is_wysiwyg = "true";
defparam \reg~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N28
cycloneive_lcell_comb \reg~404 (
// Equation(s):
// \reg~404_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~257_q )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~225_q )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~225_q ),
	.datad(\reg~257_q ),
	.cin(gnd),
	.combout(\reg~404_combout ),
	.cout());
// synopsys translate_off
defparam \reg~404 .lut_mask = 16'hBA98;
defparam \reg~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N2
cycloneive_lcell_comb \reg~405 (
// Equation(s):
// \reg~405_combout  = (\Rq_addr[0]~input_o  & ((\reg~404_combout  & ((\reg~273_q ))) # (!\reg~404_combout  & (\reg~241_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~404_combout ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~241_q ),
	.datac(\reg~273_q ),
	.datad(\reg~404_combout ),
	.cin(gnd),
	.combout(\reg~405_combout ),
	.cout());
// synopsys translate_off
defparam \reg~405 .lut_mask = 16'hF588;
defparam \reg~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N21
dffeas \reg~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~145 .is_wysiwyg = "true";
defparam \reg~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y18_N19
dffeas \reg~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~97 .is_wysiwyg = "true";
defparam \reg~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y18_N1
dffeas \reg~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~129 .is_wysiwyg = "true";
defparam \reg~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y18_N18
cycloneive_lcell_comb \reg~399 (
// Equation(s):
// \reg~399_combout  = (\Rq_addr[0]~input_o  & (\Rq_addr[1]~input_o )) # (!\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o  & ((\reg~129_q ))) # (!\Rq_addr[1]~input_o  & (\reg~97_q ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~97_q ),
	.datad(\reg~129_q ),
	.cin(gnd),
	.combout(\reg~399_combout ),
	.cout());
// synopsys translate_off
defparam \reg~399 .lut_mask = 16'hDC98;
defparam \reg~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N20
cycloneive_lcell_comb \reg~400 (
// Equation(s):
// \reg~400_combout  = (\Rq_addr[0]~input_o  & ((\reg~399_combout  & ((\reg~145_q ))) # (!\reg~399_combout  & (\reg~113_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~399_combout ))))

	.dataa(\reg~113_q ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~145_q ),
	.datad(\reg~399_combout ),
	.cin(gnd),
	.combout(\reg~400_combout ),
	.cout());
// synopsys translate_off
defparam \reg~400 .lut_mask = 16'hF388;
defparam \reg~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N17
dffeas \reg~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~65 .is_wysiwyg = "true";
defparam \reg~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N19
dffeas \reg~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~81 .is_wysiwyg = "true";
defparam \reg~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N3
dffeas \reg~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~33 .is_wysiwyg = "true";
defparam \reg~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N1
dffeas \reg~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~49 .is_wysiwyg = "true";
defparam \reg~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
cycloneive_lcell_comb \reg~401 (
// Equation(s):
// \reg~401_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~49_q ))) # (!\Rq_addr[0]~input_o  & (\reg~33_q ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~33_q ),
	.datad(\reg~49_q ),
	.cin(gnd),
	.combout(\reg~401_combout ),
	.cout());
// synopsys translate_off
defparam \reg~401 .lut_mask = 16'hDC98;
defparam \reg~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N18
cycloneive_lcell_comb \reg~402 (
// Equation(s):
// \reg~402_combout  = (\Rq_addr[1]~input_o  & ((\reg~401_combout  & ((\reg~81_q ))) # (!\reg~401_combout  & (\reg~65_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~401_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~65_q ),
	.datac(\reg~81_q ),
	.datad(\reg~401_combout ),
	.cin(gnd),
	.combout(\reg~402_combout ),
	.cout());
// synopsys translate_off
defparam \reg~402 .lut_mask = 16'hF588;
defparam \reg~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N24
cycloneive_lcell_comb \reg~403 (
// Equation(s):
// \reg~403_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~400_combout )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & ((\reg~402_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~400_combout ),
	.datad(\reg~402_combout ),
	.cin(gnd),
	.combout(\reg~403_combout ),
	.cout());
// synopsys translate_off
defparam \reg~403 .lut_mask = 16'hB9A8;
defparam \reg~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N16
cycloneive_lcell_comb \reg~406 (
// Equation(s):
// \reg~406_combout  = (\Rq_addr[3]~input_o  & ((\reg~403_combout  & ((\reg~405_combout ))) # (!\reg~403_combout  & (\reg~398_combout )))) # (!\Rq_addr[3]~input_o  & (((\reg~403_combout ))))

	.dataa(\reg~398_combout ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~405_combout ),
	.datad(\reg~403_combout ),
	.cin(gnd),
	.combout(\reg~406_combout ),
	.cout());
// synopsys translate_off
defparam \reg~406 .lut_mask = 16'hF388;
defparam \reg~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N17
dffeas \Rp_data[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~406_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[12]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \W_data[13]~input (
	.i(W_data[13]),
	.ibar(gnd),
	.o(\W_data[13]~input_o ));
// synopsys translate_off
defparam \W_data[13]~input .bus_hold = "false";
defparam \W_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X49_Y20_N23
dffeas \reg~210 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~210 .is_wysiwyg = "true";
defparam \reg~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N7
dffeas \reg~274 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~274 .is_wysiwyg = "true";
defparam \reg~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N19
dffeas \reg~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~82 .is_wysiwyg = "true";
defparam \reg~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N30
cycloneive_lcell_comb \reg~146feeder (
// Equation(s):
// \reg~146feeder_combout  = \W_data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[13]~input_o ),
	.cin(gnd),
	.combout(\reg~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~146feeder .lut_mask = 16'hFF00;
defparam \reg~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N31
dffeas \reg~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~146 .is_wysiwyg = "true";
defparam \reg~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N18
cycloneive_lcell_comb \reg~414 (
// Equation(s):
// \reg~414_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~146_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~82_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~82_q ),
	.datad(\reg~146_q ),
	.cin(gnd),
	.combout(\reg~414_combout ),
	.cout());
// synopsys translate_off
defparam \reg~414 .lut_mask = 16'hBA98;
defparam \reg~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N6
cycloneive_lcell_comb \reg~415 (
// Equation(s):
// \reg~415_combout  = (\Rq_addr[3]~input_o  & ((\reg~414_combout  & ((\reg~274_q ))) # (!\reg~414_combout  & (\reg~210_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~414_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~210_q ),
	.datac(\reg~274_q ),
	.datad(\reg~414_combout ),
	.cin(gnd),
	.combout(\reg~415_combout ),
	.cout());
// synopsys translate_off
defparam \reg~415 .lut_mask = 16'hF588;
defparam \reg~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N1
dffeas \reg~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~98 .is_wysiwyg = "true";
defparam \reg~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y21_N9
dffeas \reg~226 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~226 .is_wysiwyg = "true";
defparam \reg~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y18_N17
dffeas \reg~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~34 .is_wysiwyg = "true";
defparam \reg~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y18_N15
dffeas \reg~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~162 .is_wysiwyg = "true";
defparam \reg~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N16
cycloneive_lcell_comb \reg~411 (
// Equation(s):
// \reg~411_combout  = (\Rq_addr[3]~input_o  & ((\Rq_addr[2]~input_o ) # ((\reg~162_q )))) # (!\Rq_addr[3]~input_o  & (!\Rq_addr[2]~input_o  & (\reg~34_q )))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~34_q ),
	.datad(\reg~162_q ),
	.cin(gnd),
	.combout(\reg~411_combout ),
	.cout());
// synopsys translate_off
defparam \reg~411 .lut_mask = 16'hBA98;
defparam \reg~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N8
cycloneive_lcell_comb \reg~412 (
// Equation(s):
// \reg~412_combout  = (\Rq_addr[2]~input_o  & ((\reg~411_combout  & ((\reg~226_q ))) # (!\reg~411_combout  & (\reg~98_q )))) # (!\Rq_addr[2]~input_o  & (((\reg~411_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~98_q ),
	.datac(\reg~226_q ),
	.datad(\reg~411_combout ),
	.cin(gnd),
	.combout(\reg~412_combout ),
	.cout());
// synopsys translate_off
defparam \reg~412 .lut_mask = 16'hF588;
defparam \reg~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y18_N11
dffeas \reg~242 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~242 .is_wysiwyg = "true";
defparam \reg~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N17
dffeas \reg~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~50 .is_wysiwyg = "true";
defparam \reg~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y22_N8
cycloneive_lcell_comb \reg~114feeder (
// Equation(s):
// \reg~114feeder_combout  = \W_data[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[13]~input_o ),
	.cin(gnd),
	.combout(\reg~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~114feeder .lut_mask = 16'hFF00;
defparam \reg~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y22_N9
dffeas \reg~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~114 .is_wysiwyg = "true";
defparam \reg~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N16
cycloneive_lcell_comb \reg~409 (
// Equation(s):
// \reg~409_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~114_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~50_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~50_q ),
	.datad(\reg~114_q ),
	.cin(gnd),
	.combout(\reg~409_combout ),
	.cout());
// synopsys translate_off
defparam \reg~409 .lut_mask = 16'hBA98;
defparam \reg~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
cycloneive_lcell_comb \reg~410 (
// Equation(s):
// \reg~410_combout  = (\Rq_addr[3]~input_o  & ((\reg~409_combout  & ((\reg~242_q ))) # (!\reg~409_combout  & (\reg~178_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~409_combout ))))

	.dataa(\reg~178_q ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~242_q ),
	.datad(\reg~409_combout ),
	.cin(gnd),
	.combout(\reg~410_combout ),
	.cout());
// synopsys translate_off
defparam \reg~410 .lut_mask = 16'hF388;
defparam \reg~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N10
cycloneive_lcell_comb \reg~413 (
// Equation(s):
// \reg~413_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~410_combout ))) # (!\Rq_addr[0]~input_o  & (\reg~412_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~412_combout ),
	.datad(\reg~410_combout ),
	.cin(gnd),
	.combout(\reg~413_combout ),
	.cout());
// synopsys translate_off
defparam \reg~413 .lut_mask = 16'hDC98;
defparam \reg~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y21_N18
cycloneive_lcell_comb \reg~416 (
// Equation(s):
// \reg~416_combout  = (\Rq_addr[1]~input_o  & ((\reg~413_combout  & ((\reg~415_combout ))) # (!\reg~413_combout  & (\reg~408_combout )))) # (!\Rq_addr[1]~input_o  & (((\reg~413_combout ))))

	.dataa(\reg~408_combout ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~415_combout ),
	.datad(\reg~413_combout ),
	.cin(gnd),
	.combout(\reg~416_combout ),
	.cout());
// synopsys translate_off
defparam \reg~416 .lut_mask = 16'hF388;
defparam \reg~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y21_N19
dffeas \Rp_data[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~416_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[13]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y21_N22
cycloneive_io_ibuf \W_data[14]~input (
	.i(W_data[14]),
	.ibar(gnd),
	.o(\W_data[14]~input_o ));
// synopsys translate_off
defparam \W_data[14]~input .bus_hold = "false";
defparam \W_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y22_N21
dffeas \reg~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~147 .is_wysiwyg = "true";
defparam \reg~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y18_N3
dffeas \reg~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~99 .is_wysiwyg = "true";
defparam \reg~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y18_N7
dffeas \reg~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~115 .is_wysiwyg = "true";
defparam \reg~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N2
cycloneive_lcell_comb \reg~417 (
// Equation(s):
// \reg~417_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~115_q ))) # (!\Rq_addr[0]~input_o  & (\reg~99_q ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~99_q ),
	.datad(\reg~115_q ),
	.cin(gnd),
	.combout(\reg~417_combout ),
	.cout());
// synopsys translate_off
defparam \reg~417 .lut_mask = 16'hDC98;
defparam \reg~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N8
cycloneive_lcell_comb \reg~418 (
// Equation(s):
// \reg~418_combout  = (\Rq_addr[1]~input_o  & ((\reg~417_combout  & ((\reg~147_q ))) # (!\reg~417_combout  & (\reg~131_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~417_combout ))))

	.dataa(\reg~131_q ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~147_q ),
	.datad(\reg~417_combout ),
	.cin(gnd),
	.combout(\reg~418_combout ),
	.cout());
// synopsys translate_off
defparam \reg~418 .lut_mask = 16'hF388;
defparam \reg~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N19
dffeas \reg~259 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~259 .is_wysiwyg = "true";
defparam \reg~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y21_N13
dffeas \reg~275 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~275 .is_wysiwyg = "true";
defparam \reg~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y21_N7
dffeas \reg~227 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~227 .is_wysiwyg = "true";
defparam \reg~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N18
cycloneive_lcell_comb \reg~243feeder (
// Equation(s):
// \reg~243feeder_combout  = \W_data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[14]~input_o ),
	.cin(gnd),
	.combout(\reg~243feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~243feeder .lut_mask = 16'hFF00;
defparam \reg~243feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N19
dffeas \reg~243 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~243 .is_wysiwyg = "true";
defparam \reg~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y21_N6
cycloneive_lcell_comb \reg~424 (
// Equation(s):
// \reg~424_combout  = (\Rq_addr[1]~input_o  & (\Rq_addr[0]~input_o )) # (!\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o  & ((\reg~243_q ))) # (!\Rq_addr[0]~input_o  & (\reg~227_q ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~227_q ),
	.datad(\reg~243_q ),
	.cin(gnd),
	.combout(\reg~424_combout ),
	.cout());
// synopsys translate_off
defparam \reg~424 .lut_mask = 16'hDC98;
defparam \reg~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y21_N12
cycloneive_lcell_comb \reg~425 (
// Equation(s):
// \reg~425_combout  = (\Rq_addr[1]~input_o  & ((\reg~424_combout  & ((\reg~275_q ))) # (!\reg~424_combout  & (\reg~259_q )))) # (!\Rq_addr[1]~input_o  & (((\reg~424_combout ))))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\reg~259_q ),
	.datac(\reg~275_q ),
	.datad(\reg~424_combout ),
	.cin(gnd),
	.combout(\reg~425_combout ),
	.cout());
// synopsys translate_off
defparam \reg~425 .lut_mask = 16'hF588;
defparam \reg~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
cycloneive_lcell_comb \reg~51feeder (
// Equation(s):
// \reg~51feeder_combout  = \W_data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[14]~input_o ),
	.cin(gnd),
	.combout(\reg~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~51feeder .lut_mask = 16'hFF00;
defparam \reg~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y19_N19
dffeas \reg~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~51 .is_wysiwyg = "true";
defparam \reg~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y20_N25
dffeas \reg~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~35 .is_wysiwyg = "true";
defparam \reg~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N31
dffeas \reg~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~67 .is_wysiwyg = "true";
defparam \reg~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
cycloneive_lcell_comb \reg~421 (
// Equation(s):
// \reg~421_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~67_q )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~35_q )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~35_q ),
	.datad(\reg~67_q ),
	.cin(gnd),
	.combout(\reg~421_combout ),
	.cout());
// synopsys translate_off
defparam \reg~421 .lut_mask = 16'hBA98;
defparam \reg~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
cycloneive_lcell_comb \reg~422 (
// Equation(s):
// \reg~422_combout  = (\Rq_addr[0]~input_o  & ((\reg~421_combout  & (\reg~83_q )) # (!\reg~421_combout  & ((\reg~51_q ))))) # (!\Rq_addr[0]~input_o  & (((\reg~421_combout ))))

	.dataa(\reg~83_q ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~51_q ),
	.datad(\reg~421_combout ),
	.cin(gnd),
	.combout(\reg~422_combout ),
	.cout());
// synopsys translate_off
defparam \reg~422 .lut_mask = 16'hBBC0;
defparam \reg~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N22
cycloneive_lcell_comb \reg~179feeder (
// Equation(s):
// \reg~179feeder_combout  = \W_data[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[14]~input_o ),
	.cin(gnd),
	.combout(\reg~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~179feeder .lut_mask = 16'hFF00;
defparam \reg~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y19_N23
dffeas \reg~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~179 .is_wysiwyg = "true";
defparam \reg~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N31
dffeas \reg~211 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~211 .is_wysiwyg = "true";
defparam \reg~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y19_N25
dffeas \reg~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~163 .is_wysiwyg = "true";
defparam \reg~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N15
dffeas \reg~195 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~195 .is_wysiwyg = "true";
defparam \reg~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
cycloneive_lcell_comb \reg~419 (
// Equation(s):
// \reg~419_combout  = (\Rq_addr[0]~input_o  & (\Rq_addr[1]~input_o )) # (!\Rq_addr[0]~input_o  & ((\Rq_addr[1]~input_o  & ((\reg~195_q ))) # (!\Rq_addr[1]~input_o  & (\reg~163_q ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\Rq_addr[1]~input_o ),
	.datac(\reg~163_q ),
	.datad(\reg~195_q ),
	.cin(gnd),
	.combout(\reg~419_combout ),
	.cout());
// synopsys translate_off
defparam \reg~419 .lut_mask = 16'hDC98;
defparam \reg~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N30
cycloneive_lcell_comb \reg~420 (
// Equation(s):
// \reg~420_combout  = (\Rq_addr[0]~input_o  & ((\reg~419_combout  & ((\reg~211_q ))) # (!\reg~419_combout  & (\reg~179_q )))) # (!\Rq_addr[0]~input_o  & (((\reg~419_combout ))))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~179_q ),
	.datac(\reg~211_q ),
	.datad(\reg~419_combout ),
	.cin(gnd),
	.combout(\reg~420_combout ),
	.cout());
// synopsys translate_off
defparam \reg~420 .lut_mask = 16'hF588;
defparam \reg~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
cycloneive_lcell_comb \reg~423 (
// Equation(s):
// \reg~423_combout  = (\Rq_addr[3]~input_o  & ((\Rq_addr[2]~input_o ) # ((\reg~420_combout )))) # (!\Rq_addr[3]~input_o  & (!\Rq_addr[2]~input_o  & (\reg~422_combout )))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~422_combout ),
	.datad(\reg~420_combout ),
	.cin(gnd),
	.combout(\reg~423_combout ),
	.cout());
// synopsys translate_off
defparam \reg~423 .lut_mask = 16'hBA98;
defparam \reg~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
cycloneive_lcell_comb \reg~426 (
// Equation(s):
// \reg~426_combout  = (\Rq_addr[2]~input_o  & ((\reg~423_combout  & ((\reg~425_combout ))) # (!\reg~423_combout  & (\reg~418_combout )))) # (!\Rq_addr[2]~input_o  & (((\reg~423_combout ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\reg~418_combout ),
	.datac(\reg~425_combout ),
	.datad(\reg~423_combout ),
	.cin(gnd),
	.combout(\reg~426_combout ),
	.cout());
// synopsys translate_off
defparam \reg~426 .lut_mask = 16'hF588;
defparam \reg~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N13
dffeas \Rp_data[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~426_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[14]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y16_N8
cycloneive_io_ibuf \W_data[15]~input (
	.i(W_data[15]),
	.ibar(gnd),
	.o(\W_data[15]~input_o ));
// synopsys translate_off
defparam \W_data[15]~input .bus_hold = "false";
defparam \W_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y21_N27
dffeas \reg~228 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~228 .is_wysiwyg = "true";
defparam \reg~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y18_N7
dffeas \reg~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~36 .is_wysiwyg = "true";
defparam \reg~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y18_N1
dffeas \reg~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~100 .is_wysiwyg = "true";
defparam \reg~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N6
cycloneive_lcell_comb \reg~431 (
// Equation(s):
// \reg~431_combout  = (\Rq_addr[3]~input_o  & (\Rq_addr[2]~input_o )) # (!\Rq_addr[3]~input_o  & ((\Rq_addr[2]~input_o  & ((\reg~100_q ))) # (!\Rq_addr[2]~input_o  & (\reg~36_q ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~36_q ),
	.datad(\reg~100_q ),
	.cin(gnd),
	.combout(\reg~431_combout ),
	.cout());
// synopsys translate_off
defparam \reg~431 .lut_mask = 16'hDC98;
defparam \reg~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N26
cycloneive_lcell_comb \reg~432 (
// Equation(s):
// \reg~432_combout  = (\Rq_addr[3]~input_o  & ((\reg~431_combout  & ((\reg~228_q ))) # (!\reg~431_combout  & (\reg~164_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~431_combout ))))

	.dataa(\reg~164_q ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~228_q ),
	.datad(\reg~431_combout ),
	.cin(gnd),
	.combout(\reg~432_combout ),
	.cout());
// synopsys translate_off
defparam \reg~432 .lut_mask = 16'hF388;
defparam \reg~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N25
dffeas \reg~196 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~196 .is_wysiwyg = "true";
defparam \reg~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N23
dffeas \reg~260 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~260 .is_wysiwyg = "true";
defparam \reg~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y20_N3
dffeas \reg~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~68 .is_wysiwyg = "true";
defparam \reg~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y20_N25
dffeas \reg~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~132 .is_wysiwyg = "true";
defparam \reg~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N2
cycloneive_lcell_comb \reg~429 (
// Equation(s):
// \reg~429_combout  = (\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o ) # ((\reg~132_q )))) # (!\Rq_addr[2]~input_o  & (!\Rq_addr[3]~input_o  & (\reg~68_q )))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~68_q ),
	.datad(\reg~132_q ),
	.cin(gnd),
	.combout(\reg~429_combout ),
	.cout());
// synopsys translate_off
defparam \reg~429 .lut_mask = 16'hBA98;
defparam \reg~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneive_lcell_comb \reg~430 (
// Equation(s):
// \reg~430_combout  = (\Rq_addr[3]~input_o  & ((\reg~429_combout  & ((\reg~260_q ))) # (!\reg~429_combout  & (\reg~196_q )))) # (!\Rq_addr[3]~input_o  & (((\reg~429_combout ))))

	.dataa(\Rq_addr[3]~input_o ),
	.datab(\reg~196_q ),
	.datac(\reg~260_q ),
	.datad(\reg~429_combout ),
	.cin(gnd),
	.combout(\reg~430_combout ),
	.cout());
// synopsys translate_off
defparam \reg~430 .lut_mask = 16'hF588;
defparam \reg~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N28
cycloneive_lcell_comb \reg~433 (
// Equation(s):
// \reg~433_combout  = (\Rq_addr[1]~input_o  & ((\Rq_addr[0]~input_o ) # ((\reg~430_combout )))) # (!\Rq_addr[1]~input_o  & (!\Rq_addr[0]~input_o  & (\reg~432_combout )))

	.dataa(\Rq_addr[1]~input_o ),
	.datab(\Rq_addr[0]~input_o ),
	.datac(\reg~432_combout ),
	.datad(\reg~430_combout ),
	.cin(gnd),
	.combout(\reg~433_combout ),
	.cout());
// synopsys translate_off
defparam \reg~433 .lut_mask = 16'hBA98;
defparam \reg~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y20_N31
dffeas \reg~276 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~276 .is_wysiwyg = "true";
defparam \reg~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y20_N25
dffeas \reg~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~84 .is_wysiwyg = "true";
defparam \reg~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y20_N8
cycloneive_lcell_comb \reg~212feeder (
// Equation(s):
// \reg~212feeder_combout  = \W_data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[15]~input_o ),
	.cin(gnd),
	.combout(\reg~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~212feeder .lut_mask = 16'hFF00;
defparam \reg~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y20_N9
dffeas \reg~212 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~212 .is_wysiwyg = "true";
defparam \reg~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y20_N24
cycloneive_lcell_comb \reg~434 (
// Equation(s):
// \reg~434_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~212_q ))) # (!\Rq_addr[3]~input_o  & (\reg~84_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~84_q ),
	.datad(\reg~212_q ),
	.cin(gnd),
	.combout(\reg~434_combout ),
	.cout());
// synopsys translate_off
defparam \reg~434 .lut_mask = 16'hDC98;
defparam \reg~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y20_N30
cycloneive_lcell_comb \reg~435 (
// Equation(s):
// \reg~435_combout  = (\Rq_addr[2]~input_o  & ((\reg~434_combout  & ((\reg~276_q ))) # (!\reg~434_combout  & (\reg~148_q )))) # (!\Rq_addr[2]~input_o  & (((\reg~434_combout ))))

	.dataa(\reg~148_q ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~276_q ),
	.datad(\reg~434_combout ),
	.cin(gnd),
	.combout(\reg~435_combout ),
	.cout());
// synopsys translate_off
defparam \reg~435 .lut_mask = 16'hF388;
defparam \reg~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y18_N27
dffeas \reg~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~116 .is_wysiwyg = "true";
defparam \reg~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y18_N5
dffeas \reg~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\W_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~52 .is_wysiwyg = "true";
defparam \reg~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N26
cycloneive_lcell_comb \reg~180feeder (
// Equation(s):
// \reg~180feeder_combout  = \W_data[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\W_data[15]~input_o ),
	.cin(gnd),
	.combout(\reg~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg~180feeder .lut_mask = 16'hFF00;
defparam \reg~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N27
dffeas \reg~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg~180 .is_wysiwyg = "true";
defparam \reg~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneive_lcell_comb \reg~427 (
// Equation(s):
// \reg~427_combout  = (\Rq_addr[2]~input_o  & (\Rq_addr[3]~input_o )) # (!\Rq_addr[2]~input_o  & ((\Rq_addr[3]~input_o  & ((\reg~180_q ))) # (!\Rq_addr[3]~input_o  & (\reg~52_q ))))

	.dataa(\Rq_addr[2]~input_o ),
	.datab(\Rq_addr[3]~input_o ),
	.datac(\reg~52_q ),
	.datad(\reg~180_q ),
	.cin(gnd),
	.combout(\reg~427_combout ),
	.cout());
// synopsys translate_off
defparam \reg~427 .lut_mask = 16'hDC98;
defparam \reg~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y18_N26
cycloneive_lcell_comb \reg~428 (
// Equation(s):
// \reg~428_combout  = (\Rq_addr[2]~input_o  & ((\reg~427_combout  & (\reg~244_q )) # (!\reg~427_combout  & ((\reg~116_q ))))) # (!\Rq_addr[2]~input_o  & (((\reg~427_combout ))))

	.dataa(\reg~244_q ),
	.datab(\Rq_addr[2]~input_o ),
	.datac(\reg~116_q ),
	.datad(\reg~427_combout ),
	.cin(gnd),
	.combout(\reg~428_combout ),
	.cout());
// synopsys translate_off
defparam \reg~428 .lut_mask = 16'hBBC0;
defparam \reg~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y21_N16
cycloneive_lcell_comb \reg~436 (
// Equation(s):
// \reg~436_combout  = (\Rq_addr[0]~input_o  & ((\reg~433_combout  & (\reg~435_combout )) # (!\reg~433_combout  & ((\reg~428_combout ))))) # (!\Rq_addr[0]~input_o  & (\reg~433_combout ))

	.dataa(\Rq_addr[0]~input_o ),
	.datab(\reg~433_combout ),
	.datac(\reg~435_combout ),
	.datad(\reg~428_combout ),
	.cin(gnd),
	.combout(\reg~436_combout ),
	.cout());
// synopsys translate_off
defparam \reg~436 .lut_mask = 16'hE6C4;
defparam \reg~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y21_N17
dffeas \Rp_data[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg~436_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rp_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rp_data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rp_data[15]~reg0 .is_wysiwyg = "true";
defparam \Rp_data[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N30
cycloneive_lcell_comb \Rq_data[0]~reg0feeder (
// Equation(s):
// \Rq_data[0]~reg0feeder_combout  = \reg~286_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~286_combout ),
	.cin(gnd),
	.combout(\Rq_data[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \Rq_rd~input (
	.i(Rq_rd),
	.ibar(gnd),
	.o(\Rq_rd~input_o ));
// synopsys translate_off
defparam \Rq_rd~input .bus_hold = "false";
defparam \Rq_rd~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y20_N31
dffeas \Rq_data[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[0]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N30
cycloneive_lcell_comb \Rq_data[1]~reg0feeder (
// Equation(s):
// \Rq_data[1]~reg0feeder_combout  = \reg~296_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~296_combout ),
	.cin(gnd),
	.combout(\Rq_data[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N31
dffeas \Rq_data[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[1]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N8
cycloneive_lcell_comb \Rq_data[2]~reg0feeder (
// Equation(s):
// \Rq_data[2]~reg0feeder_combout  = \reg~306_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~306_combout ),
	.cin(gnd),
	.combout(\Rq_data[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N9
dffeas \Rq_data[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[2]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N12
cycloneive_lcell_comb \Rq_data[3]~reg0feeder (
// Equation(s):
// \Rq_data[3]~reg0feeder_combout  = \reg~316_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~316_combout ),
	.cin(gnd),
	.combout(\Rq_data[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N13
dffeas \Rq_data[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[3]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N18
cycloneive_lcell_comb \Rq_data[4]~reg0feeder (
// Equation(s):
// \Rq_data[4]~reg0feeder_combout  = \reg~326_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~326_combout ),
	.cin(gnd),
	.combout(\Rq_data[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N19
dffeas \Rq_data[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[4]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N0
cycloneive_lcell_comb \Rq_data[5]~reg0feeder (
// Equation(s):
// \Rq_data[5]~reg0feeder_combout  = \reg~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~336_combout ),
	.cin(gnd),
	.combout(\Rq_data[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N1
dffeas \Rq_data[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[5]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N22
cycloneive_lcell_comb \Rq_data[6]~reg0feeder (
// Equation(s):
// \Rq_data[6]~reg0feeder_combout  = \reg~346_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~346_combout ),
	.cin(gnd),
	.combout(\Rq_data[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N23
dffeas \Rq_data[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[6]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N20
cycloneive_lcell_comb \Rq_data[7]~reg0feeder (
// Equation(s):
// \Rq_data[7]~reg0feeder_combout  = \reg~356_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~356_combout ),
	.cin(gnd),
	.combout(\Rq_data[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N21
dffeas \Rq_data[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[7]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N20
cycloneive_lcell_comb \Rq_data[8]~reg0feeder (
// Equation(s):
// \Rq_data[8]~reg0feeder_combout  = \reg~366_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~366_combout ),
	.cin(gnd),
	.combout(\Rq_data[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N21
dffeas \Rq_data[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[8]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N2
cycloneive_lcell_comb \Rq_data[9]~reg0feeder (
// Equation(s):
// \Rq_data[9]~reg0feeder_combout  = \reg~376_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~376_combout ),
	.cin(gnd),
	.combout(\Rq_data[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N3
dffeas \Rq_data[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[9]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N4
cycloneive_lcell_comb \Rq_data[10]~reg0feeder (
// Equation(s):
// \Rq_data[10]~reg0feeder_combout  = \reg~386_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~386_combout ),
	.cin(gnd),
	.combout(\Rq_data[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N5
dffeas \Rq_data[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[10]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y21_N6
cycloneive_lcell_comb \Rq_data[11]~reg0feeder (
// Equation(s):
// \Rq_data[11]~reg0feeder_combout  = \reg~396_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~396_combout ),
	.cin(gnd),
	.combout(\Rq_data[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y21_N7
dffeas \Rq_data[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[11]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N10
cycloneive_lcell_comb \Rq_data[12]~reg0feeder (
// Equation(s):
// \Rq_data[12]~reg0feeder_combout  = \reg~406_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~406_combout ),
	.cin(gnd),
	.combout(\Rq_data[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N11
dffeas \Rq_data[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[12]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N8
cycloneive_lcell_comb \Rq_data[13]~reg0feeder (
// Equation(s):
// \Rq_data[13]~reg0feeder_combout  = \reg~416_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~416_combout ),
	.cin(gnd),
	.combout(\Rq_data[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N9
dffeas \Rq_data[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[13]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
cycloneive_lcell_comb \Rq_data[14]~reg0feeder (
// Equation(s):
// \Rq_data[14]~reg0feeder_combout  = \reg~426_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\reg~426_combout ),
	.cin(gnd),
	.combout(\Rq_data[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[14]~reg0feeder .lut_mask = 16'hFF00;
defparam \Rq_data[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N7
dffeas \Rq_data[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[14]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y21_N26
cycloneive_lcell_comb \Rq_data[15]~reg0feeder (
// Equation(s):
// \Rq_data[15]~reg0feeder_combout  = \reg~436_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\reg~436_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rq_data[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Rq_data[15]~reg0feeder .lut_mask = 16'hF0F0;
defparam \Rq_data[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y21_N27
dffeas \Rq_data[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Rq_data[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Rq_rd~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Rq_data[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Rq_data[15]~reg0 .is_wysiwyg = "true";
defparam \Rq_data[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N8
cycloneive_io_ibuf \Rp_addr[0]~input (
	.i(Rp_addr[0]),
	.ibar(gnd),
	.o(\Rp_addr[0]~input_o ));
// synopsys translate_off
defparam \Rp_addr[0]~input .bus_hold = "false";
defparam \Rp_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N1
cycloneive_io_ibuf \Rp_addr[1]~input (
	.i(Rp_addr[1]),
	.ibar(gnd),
	.o(\Rp_addr[1]~input_o ));
// synopsys translate_off
defparam \Rp_addr[1]~input .bus_hold = "false";
defparam \Rp_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N22
cycloneive_io_ibuf \Rp_addr[2]~input (
	.i(Rp_addr[2]),
	.ibar(gnd),
	.o(\Rp_addr[2]~input_o ));
// synopsys translate_off
defparam \Rp_addr[2]~input .bus_hold = "false";
defparam \Rp_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \Rp_addr[3]~input (
	.i(Rp_addr[3]),
	.ibar(gnd),
	.o(\Rp_addr[3]~input_o ));
// synopsys translate_off
defparam \Rp_addr[3]~input .bus_hold = "false";
defparam \Rp_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign Rp_data[0] = \Rp_data[0]~output_o ;

assign Rp_data[1] = \Rp_data[1]~output_o ;

assign Rp_data[2] = \Rp_data[2]~output_o ;

assign Rp_data[3] = \Rp_data[3]~output_o ;

assign Rp_data[4] = \Rp_data[4]~output_o ;

assign Rp_data[5] = \Rp_data[5]~output_o ;

assign Rp_data[6] = \Rp_data[6]~output_o ;

assign Rp_data[7] = \Rp_data[7]~output_o ;

assign Rp_data[8] = \Rp_data[8]~output_o ;

assign Rp_data[9] = \Rp_data[9]~output_o ;

assign Rp_data[10] = \Rp_data[10]~output_o ;

assign Rp_data[11] = \Rp_data[11]~output_o ;

assign Rp_data[12] = \Rp_data[12]~output_o ;

assign Rp_data[13] = \Rp_data[13]~output_o ;

assign Rp_data[14] = \Rp_data[14]~output_o ;

assign Rp_data[15] = \Rp_data[15]~output_o ;

assign Rq_data[0] = \Rq_data[0]~output_o ;

assign Rq_data[1] = \Rq_data[1]~output_o ;

assign Rq_data[2] = \Rq_data[2]~output_o ;

assign Rq_data[3] = \Rq_data[3]~output_o ;

assign Rq_data[4] = \Rq_data[4]~output_o ;

assign Rq_data[5] = \Rq_data[5]~output_o ;

assign Rq_data[6] = \Rq_data[6]~output_o ;

assign Rq_data[7] = \Rq_data[7]~output_o ;

assign Rq_data[8] = \Rq_data[8]~output_o ;

assign Rq_data[9] = \Rq_data[9]~output_o ;

assign Rq_data[10] = \Rq_data[10]~output_o ;

assign Rq_data[11] = \Rq_data[11]~output_o ;

assign Rq_data[12] = \Rq_data[12]~output_o ;

assign Rq_data[13] = \Rq_data[13]~output_o ;

assign Rq_data[14] = \Rq_data[14]~output_o ;

assign Rq_data[15] = \Rq_data[15]~output_o ;

endmodule
