Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/jinshenghao/CPU_finaltest/mips_tb_isim_beh.exe -prj C:/Users/jinshenghao/CPU_finaltest/mips_tb_beh.prj work.mips_tb work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/jinshenghao/CPU_finaltest/NPC.v" into library work
Analyzing Verilog file "C:/Users/jinshenghao/CPU_finaltest/MUX.v" into library work
Analyzing Verilog file "C:/Users/jinshenghao/CPU_finaltest/IFU.v" into library work
Analyzing Verilog file "C:/Users/jinshenghao/CPU_finaltest/GRF.v" into library work
Analyzing Verilog file "C:/Users/jinshenghao/CPU_finaltest/DM.v" into library work
Analyzing Verilog file "C:/Users/jinshenghao/CPU_finaltest/Controller.v" into library work
Analyzing Verilog file "C:/Users/jinshenghao/CPU_finaltest/ALU.v" into library work
Analyzing Verilog file "C:/Users/jinshenghao/CPU_finaltest/mips.v" into library work
Analyzing Verilog file "C:/Users/jinshenghao/CPU_finaltest/mips_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 159504 KB
Fuse CPU Usage: 187 ms
Compiling module IFU
Compiling module Controller
Compiling module NPC
Compiling module RegA_MUX
Compiling module RegD_MUX
Compiling module GRF
Compiling module ALUdataB_MUX
Compiling module ALU
Compiling module DM
Compiling module mips
Compiling module mips_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/jinshenghao/CPU_finaltest/mips_tb_isim_beh.exe
Fuse Memory Usage: 169076 KB
Fuse CPU Usage: 359 ms
