<stg><name>tiled_conv</name>


<trans_list>

<trans id="228" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="27" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %ti = alloca i32 1

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten746 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten746"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %conv_bias_buf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="32">
<![CDATA[
entry:4 %conv_bias_buf_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="32">
<![CDATA[
entry:5 %conv_bias_buf_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="32">
<![CDATA[
entry:6 %conv_bias_buf_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map

]]></Node>
<StgValue><ssdm name="output_feature_map_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias

]]></Node>
<StgValue><ssdm name="layer_bias_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights

]]></Node>
<StgValue><ssdm name="layer_weights_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map

]]></Node>
<StgValue><ssdm name="input_feature_map_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="64">
<![CDATA[
entry:11 %conv_bias_buf_V_8_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_8_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="64">
<![CDATA[
entry:12 %conv_bias_buf_V_9_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_9_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="64">
<![CDATA[
entry:13 %conv_bias_buf_V_10_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_10_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="64">
<![CDATA[
entry:14 %conv_bias_buf_V_11_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_11_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:15 %spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14

]]></Node>
<StgValue><ssdm name="spectopmodule_ln13"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 1, void @empty_12, void @empty_0, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 1, void @empty_1, void @empty_0, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_17, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_10, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_15, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_16, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_18, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
entry:29 %conv_in_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
entry:30 %conv_in_buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
entry:31 %conv_in_buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
entry:32 %conv_in_buf_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64">
<![CDATA[
entry:33 %conv_in_buf_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
entry:34 %conv_in_buf_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_5"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
entry:35 %conv_in_buf_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="64">
<![CDATA[
entry:36 %conv_wt_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="64">
<![CDATA[
entry:37 %conv_wt_buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="64">
<![CDATA[
entry:38 %conv_wt_buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="64">
<![CDATA[
entry:39 %conv_wt_buf_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="64">
<![CDATA[
entry:40 %conv_wt_buf_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="64">
<![CDATA[
entry:41 %conv_wt_buf_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
entry:42 %conv_wt_buf_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
entry:43 %conv_wt_buf_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_7"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
entry:44 %conv_wt_buf_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
entry:45 %conv_wt_buf_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_9"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="64">
<![CDATA[
entry:46 %conv_wt_buf_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_10"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
entry:47 %conv_wt_buf_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_11"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
entry:48 %conv_wt_buf_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
entry:49 %conv_wt_buf_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_13"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
entry:50 %conv_wt_buf_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_14"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="64">
<![CDATA[
entry:51 %conv_wt_buf_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_15"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
entry:52 %conv_wt_buf_V_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_16"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
entry:53 %conv_wt_buf_V_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_17"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="64">
<![CDATA[
entry:54 %conv_wt_buf_V_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_18"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="64">
<![CDATA[
entry:55 %conv_wt_buf_V_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_19"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64">
<![CDATA[
entry:56 %conv_wt_buf_V_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_20"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="64">
<![CDATA[
entry:57 %conv_wt_buf_V_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_21"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="64">
<![CDATA[
entry:58 %conv_wt_buf_V_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_22"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="64">
<![CDATA[
entry:59 %conv_wt_buf_V_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_23"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
entry:60 %conv_wt_buf_V_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_24"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
entry:61 %conv_wt_buf_V_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_25"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
entry:62 %conv_wt_buf_V_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_26"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
entry:63 %conv_wt_buf_V_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_27"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
entry:64 %conv_wt_buf_V_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_28"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="64">
<![CDATA[
entry:65 %conv_wt_buf_V_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_29"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
entry:66 %conv_wt_buf_V_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_30"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
entry:67 %conv_wt_buf_V_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_31"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
entry:68 %conv_wt_buf_V_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_32"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
entry:69 %conv_wt_buf_V_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_33"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="64">
<![CDATA[
entry:70 %conv_wt_buf_V_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_34"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="64">
<![CDATA[
entry:71 %conv_wt_buf_V_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_35"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
entry:72 %conv_wt_buf_V_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_36"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="64">
<![CDATA[
entry:73 %conv_wt_buf_V_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_37"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="64">
<![CDATA[
entry:74 %conv_wt_buf_V_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_38"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
entry:75 %conv_wt_buf_V_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_39"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="64">
<![CDATA[
entry:76 %conv_wt_buf_V_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_40"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
entry:77 %conv_wt_buf_V_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_41"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
entry:78 %conv_wt_buf_V_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_42"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="64">
<![CDATA[
entry:79 %conv_wt_buf_V_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_43"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
entry:80 %conv_wt_buf_V_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_44"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
entry:81 %conv_wt_buf_V_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_45"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
entry:82 %conv_wt_buf_V_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_46"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
entry:83 %conv_wt_buf_V_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_47"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
entry:84 %conv_wt_buf_V_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V_48"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
entry:85 %conv_out_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
entry:87 %conv_out_buf_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
entry:88 %conv_out_buf_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="64">
<![CDATA[
entry:89 %conv_out_buf_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
entry:90 %conv_out_buf_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_4"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="64">
<![CDATA[
entry:91 %conv_out_buf_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_5"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
entry:92 %conv_out_buf_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_6"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
entry:93 %store_ln887 = store i16 0, i9 %conv_out_buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln887"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:94 %store_ln56 = store i10 0, i10 %indvar_flatten746

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:95 %store_ln56 = store i5 0, i5 %ti

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:96 %store_ln56 = store i6 0, i6 %tj

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
entry:97 %br_ln56 = br void %TILE_DEPTH

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
TILE_DEPTH:0 %indvar_flatten746_load = load i10 %indvar_flatten746

]]></Node>
<StgValue><ssdm name="indvar_flatten746_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
TILE_DEPTH:1 %icmp_ln56 = icmp_eq  i10 %indvar_flatten746_load, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
TILE_DEPTH:2 %add_ln56_2 = add i10 %indvar_flatten746_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln56_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TILE_DEPTH:3 %br_ln56 = br i1 %icmp_ln56, void %for.inc108, void %for.end110

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc108:0 %tj_load = load i6 %tj

]]></Node>
<StgValue><ssdm name="tj_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc108:1 %ti_load = load i5 %ti

]]></Node>
<StgValue><ssdm name="ti_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc108:2 %add_ln56 = add i5 %ti_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc108:5 %icmp_ln59 = icmp_eq  i6 %tj_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc108:7 %select_ln39_1 = select i1 %icmp_ln59, i5 %add_ln56, i5 %ti_load

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="5">
<![CDATA[
for.inc108:10 %zext_ln39_1 = zext i5 %select_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc108:11 %mul_ln39_1 = mul i11 %zext_ln39_1, i11 46

]]></Node>
<StgValue><ssdm name="mul_ln39_1"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc108:12 %add_ln39 = add i11 %mul_ln39_1, i11 2045

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0">
<![CDATA[
for.end110:0 %ret_ln105 = ret

]]></Node>
<StgValue><ssdm name="ret_ln105"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="139" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc108:6 %select_ln39 = select i1 %icmp_ln59, i6 0, i6 %tj_load

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="5">
<![CDATA[
for.inc108:8 %zext_ln39 = zext i5 %select_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc108:9 %mul_ln39 = mul i9 %zext_ln39, i9 23

]]></Node>
<StgValue><ssdm name="mul_ln39"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="6">
<![CDATA[
for.inc108:14 %trunc_ln28 = trunc i6 %select_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc108:15 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc108:16 %shl_ln28_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln28, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_1"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="8">
<![CDATA[
for.inc108:17 %zext_ln28 = zext i8 %shl_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="10">
<![CDATA[
for.inc108:18 %zext_ln28_1 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc108:19 %add_ln46 = add i11 %zext_ln28_1, i11 %zext_ln28

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc108:20 %p_mid127 = icmp_ugt  i11 %add_ln39, i11 735

]]></Node>
<StgValue><ssdm name="p_mid127"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="11" op_3_bw="64" op_4_bw="1" op_5_bw="11" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.inc108:21 %call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid127, i11 %add_ln46, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc108:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc108:4 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc108:13 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="11" op_3_bw="64" op_4_bw="1" op_5_bw="11" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16">
<![CDATA[
for.inc108:21 %call_ln39 = call void @tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH, i16 %fm, i11 %add_ln39, i64 %input_feature_map_read, i1 %p_mid127, i11 %add_ln46, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6

]]></Node>
<StgValue><ssdm name="call_ln39"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc108:22 %tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln28, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc108:23 %tmp_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln28, i4 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="9">
<![CDATA[
for.inc108:24 %zext_ln74 = zext i9 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="7">
<![CDATA[
for.inc108:25 %zext_ln130_2 = zext i7 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln130_2"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc108:26 %add_ln130 = add i10 %zext_ln130_2, i10 %zext_ln74

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc108:27 %shl_ln130_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln130, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln130_3"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="19" op_0_bw="11">
<![CDATA[
for.inc108:28 %zext_ln130_3 = zext i11 %shl_ln130_3

]]></Node>
<StgValue><ssdm name="zext_ln130_3"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="19" op_0_bw="19" op_1_bw="9" op_2_bw="10">
<![CDATA[
for.inc108:29 %shl_ln130_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %mul_ln39, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln130_mid"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
for.inc108:30 %shl_ln130_1_mid = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %mul_ln39, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln130_1_mid"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="19" op_0_bw="17">
<![CDATA[
for.inc108:31 %zext_ln125_1 = zext i17 %shl_ln130_1_mid

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc108:32 %add_ln130_1 = add i19 %shl_ln130_mid, i19 %zext_ln130_3

]]></Node>
<StgValue><ssdm name="add_ln130_1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc108:33 %add_ln130_9 = add i19 %add_ln130_1, i19 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="add_ln130_9"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
for.inc108:34 %br_ln74 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
for.inc:0 %tk = phi i5 0, void %for.inc108, i5 %add_ln74, void %for.inc.split

]]></Node>
<StgValue><ssdm name="tk"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
for.inc:1 %phi_mul = phi i15 0, void %for.inc108, i15 %add_ln74_1, void %for.inc.split

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:2 %add_ln74_1 = add i15 %phi_mul, i15 1176

]]></Node>
<StgValue><ssdm name="add_ln74_1"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:3 %icmp_ln74 = icmp_eq  i5 %tk, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc:5 %add_ln74 = add i5 %tk, i5 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln74 = br i1 %icmp_ln74, void %for.inc.split, void %for.inc105

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="15">
<![CDATA[
for.inc.split:5 %zext_ln70 = zext i15 %phi_mul

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:6 %add_ln70 = add i64 %zext_ln70, i64 %layer_weights_read

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:7 %trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln70, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="5">
<![CDATA[
for.inc.split:12 %trunc_ln70 = trunc i5 %tk

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
for.inc.split:13 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln70, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:14 %zext_ln70_1 = zext i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:15 %add_ln70_1 = add i64 %zext_ln70_1, i64 %layer_bias_read

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:16 %trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln70_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc105:0 %add_ln59 = add i6 %select_ln39, i6 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc105:1 %store_ln59 = store i10 %add_ln56_2, i10 %indvar_flatten746

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc105:2 %store_ln59 = store i5 %select_ln39_1, i5 %ti

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc105:3 %store_ln59 = store i6 %add_ln59, i6 %tj

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
for.inc105:4 %br_ln59 = br void %TILE_DEPTH

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:8 %sext_ln73 = sext i63 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc.split:9 %wt_addr = getelementptr i16 %wt, i64 %sext_ln73

]]></Node>
<StgValue><ssdm name="wt_addr"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:10 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="190" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:10 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="191" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:10 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="192" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:10 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="193" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:10 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="194" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:10 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="195" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.inc.split:10 %empty_58 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr, i32 588

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="196" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="0">
<![CDATA[
for.inc.split:11 %call_ln73 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln2, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="197" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="63" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="0">
<![CDATA[
for.inc.split:11 %call_ln73 = call void @tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH, i16 %wt, i63 %trunc_ln2, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="63">
<![CDATA[
for.inc.split:17 %sext_ln91 = sext i63 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc.split:18 %wt_addr_1 = getelementptr i16 %wt, i64 %sext_ln91

]]></Node>
<StgValue><ssdm name="wt_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:19 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:19 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="202" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:19 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="203" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:19 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="204" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:19 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="205" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:19 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="206" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc.split:19 %empty_59 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %wt_addr_1, i32 4

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="207" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16">
<![CDATA[
for.inc.split:0 %conv_bias_buf_V_load = load i16 %conv_bias_buf_V

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_load"/></StgValue>
</operation>

<operation id="208" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
for.inc.split:1 %conv_bias_buf_V_1_load = load i16 %conv_bias_buf_V_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_load"/></StgValue>
</operation>

<operation id="209" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16">
<![CDATA[
for.inc.split:2 %conv_bias_buf_V_2_load = load i16 %conv_bias_buf_V_2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_load"/></StgValue>
</operation>

<operation id="210" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16">
<![CDATA[
for.inc.split:3 %conv_bias_buf_V_3_load = load i16 %conv_bias_buf_V_3

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_load"/></StgValue>
</operation>

<operation id="211" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="63" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:20 %call_ln91 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_load, i16 %conv_bias_buf_V_2_load, i16 %conv_bias_buf_V_1_load, i16 %conv_bias_buf_V_load, i16 %wt, i63 %trunc_ln3, i16 %conv_bias_buf_V_11_loc, i16 %conv_bias_buf_V_10_loc, i16 %conv_bias_buf_V_9_loc, i16 %conv_bias_buf_V_8_loc

]]></Node>
<StgValue><ssdm name="call_ln91"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="212" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="63" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc.split:20 %call_ln91 = call void @tiled_conv_Pipeline_BIAS, i16 %conv_bias_buf_V_3_load, i16 %conv_bias_buf_V_2_load, i16 %conv_bias_buf_V_1_load, i16 %conv_bias_buf_V_load, i16 %wt, i63 %trunc_ln3, i16 %conv_bias_buf_V_11_loc, i16 %conv_bias_buf_V_10_loc, i16 %conv_bias_buf_V_9_loc, i16 %conv_bias_buf_V_8_loc

]]></Node>
<StgValue><ssdm name="call_ln91"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="213" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.split:21 %conv_bias_buf_V_11_loc_load = load i16 %conv_bias_buf_V_11_loc

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_11_loc_load"/></StgValue>
</operation>

<operation id="214" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.split:22 %conv_bias_buf_V_10_loc_load = load i16 %conv_bias_buf_V_10_loc

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_10_loc_load"/></StgValue>
</operation>

<operation id="215" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.split:23 %conv_bias_buf_V_9_loc_load = load i16 %conv_bias_buf_V_9_loc

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_9_loc_load"/></StgValue>
</operation>

<operation id="216" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.split:24 %conv_bias_buf_V_8_loc_load = load i16 %conv_bias_buf_V_8_loc

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_8_loc_load"/></StgValue>
</operation>

<operation id="217" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="0" op_69_bw="0">
<![CDATA[
for.inc.split:25 %call_ln0 = call void @tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_bias_buf_V_8_loc_load, i16 %conv_bias_buf_V_9_loc_load, i16 %conv_bias_buf_V_10_loc_load, i16 %conv_bias_buf_V_11_loc_load, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="218" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:28 %store_ln74 = store i16 %conv_bias_buf_V_11_loc_load, i16 %conv_bias_buf_V_3

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="219" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:29 %store_ln74 = store i16 %conv_bias_buf_V_10_loc_load, i16 %conv_bias_buf_V_2

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="220" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:30 %store_ln74 = store i16 %conv_bias_buf_V_9_loc_load, i16 %conv_bias_buf_V_1

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="221" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
for.inc.split:31 %store_ln74 = store i16 %conv_bias_buf_V_8_loc_load, i16 %conv_bias_buf_V

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="222" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="0" op_69_bw="0">
<![CDATA[
for.inc.split:25 %call_ln0 = call void @tiled_conv_Pipeline_KERNEL_KERN_I_HEIGHT_WIDTH, i16 %conv_wt_buf_V, i16 %conv_wt_buf_V_1, i16 %conv_wt_buf_V_2, i16 %conv_wt_buf_V_3, i16 %conv_wt_buf_V_4, i16 %conv_wt_buf_V_5, i16 %conv_wt_buf_V_6, i16 %conv_wt_buf_V_7, i16 %conv_wt_buf_V_8, i16 %conv_wt_buf_V_9, i16 %conv_wt_buf_V_10, i16 %conv_wt_buf_V_11, i16 %conv_wt_buf_V_12, i16 %conv_wt_buf_V_13, i16 %conv_wt_buf_V_14, i16 %conv_wt_buf_V_15, i16 %conv_wt_buf_V_16, i16 %conv_wt_buf_V_17, i16 %conv_wt_buf_V_18, i16 %conv_wt_buf_V_19, i16 %conv_wt_buf_V_20, i16 %conv_wt_buf_V_21, i16 %conv_wt_buf_V_22, i16 %conv_wt_buf_V_23, i16 %conv_wt_buf_V_24, i16 %conv_wt_buf_V_25, i16 %conv_wt_buf_V_26, i16 %conv_wt_buf_V_27, i16 %conv_wt_buf_V_28, i16 %conv_wt_buf_V_29, i16 %conv_wt_buf_V_30, i16 %conv_wt_buf_V_31, i16 %conv_wt_buf_V_32, i16 %conv_wt_buf_V_33, i16 %conv_wt_buf_V_34, i16 %conv_wt_buf_V_35, i16 %conv_wt_buf_V_36, i16 %conv_wt_buf_V_37, i16 %conv_wt_buf_V_38, i16 %conv_wt_buf_V_39, i16 %conv_wt_buf_V_40, i16 %conv_wt_buf_V_41, i16 %conv_wt_buf_V_42, i16 %conv_wt_buf_V_43, i16 %conv_wt_buf_V_44, i16 %conv_wt_buf_V_45, i16 %conv_wt_buf_V_46, i16 %conv_wt_buf_V_47, i16 %conv_wt_buf_V_48, i16 %conv_in_buf_V, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_in_buf_V_3, i16 %conv_in_buf_V_4, i16 %conv_in_buf_V_5, i16 %conv_in_buf_V_6, i16 %conv_bias_buf_V_8_loc_load, i16 %conv_bias_buf_V_9_loc_load, i16 %conv_bias_buf_V_10_loc_load, i16 %conv_bias_buf_V_11_loc_load, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="223" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
for.inc.split:26 %shl_ln70_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln70, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln70_1"/></StgValue>
</operation>

<operation id="224" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="64" op_4_bw="9" op_5_bw="11" op_6_bw="19" op_7_bw="17" op_8_bw="19" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="7" op_17_bw="9" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc.split:27 %call_ln70 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i16 %fm, i6 %shl_ln70_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %shl_ln130_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_9, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6, i7 %tmp_s, i9 %tmp_11

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="225" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln36"/></StgValue>
</operation>

<operation id="226" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="6" op_3_bw="64" op_4_bw="9" op_5_bw="11" op_6_bw="19" op_7_bw="17" op_8_bw="19" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="7" op_17_bw="9" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.inc.split:27 %call_ln70 = call void @tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH, i16 %fm, i6 %shl_ln70_1, i64 %output_feature_map_read, i9 %mul_ln39, i11 %shl_ln130_3, i19 %shl_ln130_mid, i17 %shl_ln130_1_mid, i19 %add_ln130_9, i16 %conv_out_buf_V, i16 %conv_out_buf_V_1, i16 %conv_out_buf_V_2, i16 %conv_out_buf_V_3, i16 %conv_out_buf_V_4, i16 %conv_out_buf_V_5, i16 %conv_out_buf_V_6, i7 %tmp_s, i9 %tmp_11

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>

<operation id="227" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:32 %br_ln74 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
