Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 20 00:13:51 2020
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file design.rpt
| Design       : fire5_squeeze
| Device       : xc7vx690t
------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------+
|      Characteristics      |        Path #1       |
+---------------------------+----------------------+
| Requirement               |                0.000 |
| Path Delay                |                3.266 |
| Logic Delay               | 2.397(74%)           |
| Net Delay                 | 0.869(26%)           |
| Clock Skew                |                0.000 |
| Slack                     |                  inf |
| Clock Relationship        | Safely Timed         |
| Logic Levels              |                    3 |
| Routes                    |                    0 |
| Logical Path              | IBUF LUT2 OBUF       |
| Start Point Clock         | input port clock     |
| End Point Clock           |                      |
| DSP Block                 | None                 |
| BRAM                      | None                 |
| IO Crossings              |                    0 |
| Config Crossings          |                    0 |
| SLR Crossings             |                    0 |
| PBlocks                   |                    0 |
| High Fanout               |                    1 |
| Dont Touch                |                    0 |
| Mark Debug                |                    0 |
| Start Point Pin Primitive | ram_feedback         |
| End Point Pin Primitive   | fire5_squeeze_finish |
| Start Point Pin           | ram_feedback         |
| End Point Pin             | fire5_squeeze_finish |
+---------------------------+----------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+-----+-----+
| End Point Clock | Requirement |  2  | 3 |  10 |  11 |
+-----------------+-------------+-----+---+-----+-----+
| (none)          | 0.000ns     | 513 | 1 | 144 | 342 |
+-----------------+-------------+-----+---+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


