{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 17:53:20 2023 " "Info: Processing started: Tue Nov 07 17:53:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off priorityencoder -c priorityencoder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off priorityencoder -c priorityencoder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "input\[3\] y\[0\] 9.944 ns Longest " "Info: Longest tpd from source pin \"input\[3\]\" to destination pin \"y\[0\]\" is 9.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns input\[3\] 1 PIN PIN_L2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_L2; Fanout = 3; PIN Node = 'input\[3\]'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } } { "priorityencoder.vhd" "" { Text "E:/VHDL_Project/priorityencoder/priorityencoder.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.790 ns) + CELL(0.275 ns) 5.917 ns y~0 2 COMB LCCOMB_X1_Y33_N0 1 " "Info: 2: + IC(4.790 ns) + CELL(0.275 ns) = 5.917 ns; Loc. = LCCOMB_X1_Y33_N0; Fanout = 1; COMB Node = 'y~0'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "5.065 ns" { input[3] y~0 } "NODE_NAME" } } { "priorityencoder.vhd" "" { Text "E:/VHDL_Project/priorityencoder/priorityencoder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.416 ns) 6.590 ns y~1 3 COMB LCCOMB_X1_Y33_N10 1 " "Info: 3: + IC(0.257 ns) + CELL(0.416 ns) = 6.590 ns; Loc. = LCCOMB_X1_Y33_N10; Fanout = 1; COMB Node = 'y~1'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.673 ns" { y~0 y~1 } "NODE_NAME" } } { "priorityencoder.vhd" "" { Text "E:/VHDL_Project/priorityencoder/priorityencoder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.742 ns) + CELL(2.612 ns) 9.944 ns y\[0\] 4 PIN PIN_P9 0 " "Info: 4: + IC(0.742 ns) + CELL(2.612 ns) = 9.944 ns; Loc. = PIN_P9; Fanout = 0; PIN Node = 'y\[0\]'" {  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "3.354 ns" { y~1 y[0] } "NODE_NAME" } } { "priorityencoder.vhd" "" { Text "E:/VHDL_Project/priorityencoder/priorityencoder.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.155 ns ( 41.78 % ) " "Info: Total cell delay = 4.155 ns ( 41.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.789 ns ( 58.22 % ) " "Info: Total interconnect delay = 5.789 ns ( 58.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "9.944 ns" { input[3] y~0 y~1 y[0] } "NODE_NAME" } } { "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "h:/quartus/quartus/bin64/Technology_Viewer.qrui" "9.944 ns" { input[3] {} input[3]~combout {} y~0 {} y~1 {} y[0] {} } { 0.000ns 0.000ns 4.790ns 0.257ns 0.742ns } { 0.000ns 0.852ns 0.275ns 0.416ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4368 " "Info: Peak virtual memory: 4368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 17:53:20 2023 " "Info: Processing ended: Tue Nov 07 17:53:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
