13:28:05 DEBUG : Logs will be stored at 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/IDE.log'.
13:28:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\rvelago\ZYBO_Z7\Projects\project_1_PS_Only_Bare_Metal\temp_xsdb_launch_script.tcl
13:28:11 INFO  : Registering command handlers for Vitis TCF services
13:28:12 INFO  : Platform repository initialization has completed.
13:28:17 INFO  : XSCT server has started successfully.
13:28:17 INFO  : plnx-install-location is set to ''
13:28:17 INFO  : Successfully done setting XSCT server connection channel  
13:28:31 INFO  : Successfully done setting workspace for the tool. 
13:28:31 INFO  : Successfully done query RDI_DATADIR 
13:30:25 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:30:25 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202420_1|C:/Xilinx/Vitis/2024.2/base_platforms/xilinx_zcu102_base_202420_1/xilinx_zcu102_base_202420_1.xpfm;xilinx_zcu102_base_dfx_202420_1|C:/Xilinx/Vitis/2024.2/base_platforms/xilinx_zcu102_base_dfx_202420_1/xilinx_zcu102_base_dfx_202420_1.xpfm;xilinx_zcu104_base_202420_1|C:/Xilinx/Vitis/2024.2/base_platforms/xilinx_zcu104_base_202420_1/xilinx_zcu104_base_202420_1.xpfm
13:30:25 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:30:26 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:30:37 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
13:38:05 INFO  : Result from executing command 'getProjects': design_1_wrapper
13:38:05 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_zcu102_base_202420_1|C:/Xilinx/Vitis/2024.2/base_platforms/xilinx_zcu102_base_202420_1/xilinx_zcu102_base_202420_1.xpfm;xilinx_zcu102_base_dfx_202420_1|C:/Xilinx/Vitis/2024.2/base_platforms/xilinx_zcu102_base_dfx_202420_1/xilinx_zcu102_base_dfx_202420_1.xpfm;xilinx_zcu104_base_202420_1|C:/Xilinx/Vitis/2024.2/base_platforms/xilinx_zcu104_base_202420_1/xilinx_zcu104_base_202420_1.xpfm
13:38:06 INFO  : Checking for BSP changes to sync application flags for project 'project1_baremetal'...
13:38:15 INFO  : Checking for BSP changes to sync application flags for project 'project1_baremetal'...
13:40:38 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

13:41:36 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
13:41:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B0FC3FA' is selected.
13:41:43 INFO  : 'jtag frequency' command is executed.
13:41:43 INFO  : Context for 'APU' is selected.
13:41:43 INFO  : System reset is completed.
13:41:46 INFO  : 'after 3000' command is executed.
13:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}' command is executed.
13:41:48 INFO  : Device configured successfully with "C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit"
13:41:48 INFO  : Context for 'APU' is selected.
13:41:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
13:41:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:48 INFO  : Context for 'APU' is selected.
13:41:48 INFO  : Sourcing of 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl' is done.
13:41:49 INFO  : 'ps7_init' command is executed.
13:41:49 INFO  : 'ps7_post_config' command is executed.
13:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:50 INFO  : The application 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}
fpga -file C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:50 INFO  : 'con' command is executed.
13:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:41:50 INFO  : Launch script is exported to file 'C:\Users\rvelago\ZYBO_Z7\Projects\project_1_PS_Only_Bare_Metal\project1_baremetal_system\_ide\scripts\systemdebugger_project1_baremetal_system_standalone.tcl'
17:06:05 INFO  : Disconnected from the channel tcfchan#3.
17:06:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:06:15 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:06:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351B0FC3FA' is selected.
17:06:23 INFO  : 'jtag frequency' command is executed.
17:06:23 INFO  : Context for 'APU' is selected.
17:06:23 INFO  : System reset is completed.
17:06:26 INFO  : 'after 3000' command is executed.
17:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}' command is executed.
17:06:28 INFO  : Device configured successfully with "C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit"
17:06:28 INFO  : Context for 'APU' is selected.
17:06:28 INFO  : Hardware design and registers information is loaded from 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:06:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:28 INFO  : Context for 'APU' is selected.
17:06:28 INFO  : Sourcing of 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl' is done.
17:06:28 INFO  : 'ps7_init' command is executed.
17:06:28 INFO  : 'ps7_post_config' command is executed.
17:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:29 INFO  : The application 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}
fpga -file C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:29 INFO  : 'con' command is executed.
17:06:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:06:29 INFO  : Launch script is exported to file 'C:\Users\rvelago\ZYBO_Z7\Projects\project_1_PS_Only_Bare_Metal\project1_baremetal_system\_ide\scripts\debugger_project1_baremetal-default.tcl'
17:06:53 INFO  : Disconnected from the channel tcfchan#4.
17:06:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:07:04 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:07:10 INFO  : Checking for BSP changes to sync application flags for project 'project1_baremetal'...
17:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B0FC3FA' is selected.
17:07:52 INFO  : 'jtag frequency' command is executed.
17:07:52 INFO  : Context for 'APU' is selected.
17:07:52 INFO  : System reset is completed.
17:07:55 INFO  : 'after 3000' command is executed.
17:07:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}' command is executed.
17:07:56 INFO  : Device configured successfully with "C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit"
17:07:57 INFO  : Context for 'APU' is selected.
17:07:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:07:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:57 INFO  : Context for 'APU' is selected.
17:07:57 INFO  : Sourcing of 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl' is done.
17:07:57 INFO  : 'ps7_init' command is executed.
17:07:57 INFO  : 'ps7_post_config' command is executed.
17:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:57 INFO  : The application 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}
fpga -file C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:57 INFO  : 'con' command is executed.
17:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:57 INFO  : Launch script is exported to file 'C:\Users\rvelago\ZYBO_Z7\Projects\project_1_PS_Only_Bare_Metal\project1_baremetal_system\_ide\scripts\systemdebugger_project1_baremetal_system_standalone.tcl'
17:09:28 INFO  : Disconnected from the channel tcfchan#5.
17:09:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351B0FC3FA' is selected.
17:09:28 INFO  : 'jtag frequency' command is executed.
17:09:29 INFO  : Context for 'APU' is selected.
17:09:29 INFO  : System reset is completed.
17:09:32 INFO  : 'after 3000' command is executed.
17:09:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}' command is executed.
17:09:33 INFO  : Device configured successfully with "C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit"
17:09:33 INFO  : Context for 'APU' is selected.
17:09:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:09:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:33 INFO  : Context for 'APU' is selected.
17:09:33 INFO  : Sourcing of 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl' is done.
17:09:34 INFO  : 'ps7_init' command is executed.
17:09:34 INFO  : 'ps7_post_config' command is executed.
17:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:34 INFO  : The application 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:34 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}
fpga -file C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:34 INFO  : 'con' command is executed.
17:09:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:34 INFO  : Launch script is exported to file 'C:\Users\rvelago\ZYBO_Z7\Projects\project_1_PS_Only_Bare_Metal\project1_baremetal_system\_ide\scripts\systemdebugger_project1_baremetal_system_standalone.tcl'
17:09:47 INFO  : Disconnected from the channel tcfchan#7.
17:09:49 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:10:48 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:10:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:10:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351B0FC3FA' is selected.
17:10:52 INFO  : 'jtag frequency' command is executed.
17:10:52 INFO  : Context for 'APU' is selected.
17:10:52 INFO  : System reset is completed.
17:10:55 INFO  : 'after 3000' command is executed.
17:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}' command is executed.
17:10:56 INFO  : Device configured successfully with "C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit"
17:10:56 INFO  : Context for 'APU' is selected.
17:10:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:10:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:56 INFO  : Context for 'APU' is selected.
17:10:56 INFO  : Sourcing of 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl' is done.
17:10:57 INFO  : 'ps7_init' command is executed.
17:10:57 INFO  : 'ps7_post_config' command is executed.
17:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:57 INFO  : The application 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}
fpga -file C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:10:58 INFO  : 'con' command is executed.
17:10:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:10:58 INFO  : Launch script is exported to file 'C:\Users\rvelago\ZYBO_Z7\Projects\project_1_PS_Only_Bare_Metal\project1_baremetal_system\_ide\scripts\systemdebugger_project1_baremetal_system_standalone.tcl'
17:48:01 INFO  : Disconnected from the channel tcfchan#8.
17:48:03 ERROR : (XRT Server)C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:49:01 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:49:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B0FC3FA' is selected.
17:49:05 INFO  : 'jtag frequency' command is executed.
17:49:05 INFO  : Context for 'APU' is selected.
17:49:05 INFO  : System reset is completed.
17:49:08 INFO  : 'after 3000' command is executed.
17:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}' command is executed.
17:49:10 INFO  : Device configured successfully with "C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit"
17:49:10 INFO  : Context for 'APU' is selected.
17:49:10 INFO  : Hardware design and registers information is loaded from 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:49:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:10 INFO  : Context for 'APU' is selected.
17:49:10 INFO  : Sourcing of 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl' is done.
17:49:11 INFO  : 'ps7_init' command is executed.
17:49:11 INFO  : 'ps7_post_config' command is executed.
17:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:11 INFO  : The application 'C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B0FC3FA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B0FC3FA-13722093-0"}
fpga -file C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/rvelago/ZYBO_Z7/Projects/project_1_PS_Only_Bare_Metal/project1_baremetal/Debug/project1_baremetal.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:11 INFO  : 'con' command is executed.
17:49:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:11 INFO  : Launch script is exported to file 'C:\Users\rvelago\ZYBO_Z7\Projects\project_1_PS_Only_Bare_Metal\project1_baremetal_system\_ide\scripts\systemdebugger_project1_baremetal_system_standalone.tcl'
19:49:41 INFO  : Disconnected from the channel tcfchan#9.
