{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435286714257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435286714258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 25 23:45:14 2015 " "Processing started: Thu Jun 25 23:45:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435286714258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435286714258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435286714258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1435286714491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meminst2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memInst2-rlt " "Found design unit 1: memInst2-rlt" {  } { { "memInst2.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714893 ""} { "Info" "ISGN_ENTITY_NAME" "1 memInst2 " "Found entity 1: memInst2" {  } { { "memInst2.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memdata_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file meminst_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-rtl " "Found design unit 1: mux32to1-rtl" {  } { { "mux32to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714898 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "mux32to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5p1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec5p1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec5to1-rtl " "Found design unit 1: dec5to1-rtl" {  } { { "dec5p1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714900 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec5to1 " "Found entity 1: dec5to1" {  } { { "dec5p1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array32.vhd 2 0 " "Found 2 design units, including 0 entities, in source file array32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array32 " "Found design unit 1: array32" {  } { { "array32.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714902 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 array32-body " "Found design unit 2: array32-body" {  } { { "array32.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714904 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub-rtl " "Found design unit 1: addSub-rtl" {  } { { "addSub.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714905 ""} { "Info" "ISGN_ENTITY_NAME" "1 addSub " "Found entity 1: addSub" {  } { { "addSub.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behavioral " "Found design unit 1: mux2to1-behavioral" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714907 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-rtl " "Found design unit 1: PC-rtl" {  } { { "PC.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714909 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regBank-rtl " "Found design unit 1: regBank-rtl" {  } { { "regBank.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714911 ""} { "Info" "ISGN_ENTITY_NAME" "1 regBank " "Found entity 1: regBank" {  } { { "regBank.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalextensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalextensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signalExtensor-rtl " "Found design unit 1: signalExtensor-rtl" {  } { { "signalExtensor.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714913 ""} { "Info" "ISGN_ENTITY_NAME" "1 signalExtensor " "Found entity 1: signalExtensor" {  } { { "signalExtensor.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714915 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-rtl " "Found design unit 1: flipflop-rtl" {  } { { "flipflop.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714916 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714918 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file opula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opULA-rtl " "Found design unit 1: opULA-rtl" {  } { { "opULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714920 ""} { "Info" "ISGN_ENTITY_NAME" "1 opULA " "Found entity 1: opULA" {  } { { "opULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-rtl " "Found design unit 1: MIPS-rtl" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714922 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meminst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meminst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meminst-SYN " "Found design unit 1: meminst-SYN" {  } { { "memInst.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714925 ""} { "Info" "ISGN_ENTITY_NAME" "1 memInst " "Found entity 1: memInst" {  } { { "memInst.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714927 ""} { "Info" "ISGN_ENTITY_NAME" "1 memData " "Found entity 1: memData" {  } { { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-rtl " "Found design unit 1: shifter-rtl" {  } { { "shifter.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/shifter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714929 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286714929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286714929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435286714967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_ULA_over MIPS.vhd(25) " "Verilog HDL or VHDL warning at MIPS.vhd(25): object \"sig_ULA_over\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435286714969 "|MIPS"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_lerMem_2 MIPS.vhd(25) " "Verilog HDL or VHDL warning at MIPS.vhd(25): object \"sig_lerMem_2\" assigned a value but never read" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435286714969 "|MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "MIPS.vhd" "PC1" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286714970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_IN_PC " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_IN_PC\"" {  } { { "MIPS.vhd" "mux_IN_PC" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286714972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub addSub:PCP4 " "Elaborating entity \"addSub\" for hierarchy \"addSub:PCP4\"" {  } { { "MIPS.vhd" "PCP4" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286714974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memInst2 memInst2:memI " "Elaborating entity \"memInst2\" for hierarchy \"memInst2:memI\"" {  } { { "MIPS.vhd" "memI" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286714976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:PIPE1 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:PIPE1\"" {  } { { "MIPS.vhd" "PIPE1" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286714980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controle " "Elaborating entity \"controller\" for hierarchy \"controller:controle\"" {  } { { "MIPS.vhd" "controle" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286714982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regBank regBank:registradores " "Elaborating entity \"regBank\" for hierarchy \"regBank:registradores\"" {  } { { "MIPS.vhd" "registradores" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286714984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg regBank:registradores\|reg:\\G2:0:regb " "Elaborating entity \"reg\" for hierarchy \"regBank:registradores\|reg:\\G2:0:regb\"" {  } { { "regBank.vhd" "\\G2:0:regb" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286714988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 regBank:registradores\|mux32to1:outData1 " "Elaborating entity \"mux32to1\" for hierarchy \"regBank:registradores\|mux32to1:outData1\"" {  } { { "regBank.vhd" "outData1" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5to1 regBank:registradores\|dec5to1:decWrite " "Elaborating entity \"dec5to1\" for hierarchy \"regBank:registradores\|dec5to1:decWrite\"" {  } { { "regBank.vhd" "decWrite" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signalExtensor signalExtensor:ExtSinal " "Elaborating entity \"signalExtensor\" for hierarchy \"signalExtensor:ExtSinal\"" {  } { { "MIPS.vhd" "ExtSinal" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:PIPE2 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:PIPE2\"" {  } { { "MIPS.vhd" "PIPE2" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opULA opULA:operaULA " "Elaborating entity \"opULA\" for hierarchy \"opULA:operaULA\"" {  } { { "MIPS.vhd" "operaULA" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "MIPS.vhd" "ULA1" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715034 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "over ULA.vhd(10) " "VHDL Signal Declaration warning at ULA.vhd(10): used implicit default value for signal \"over\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1435286715036 "|MIPS|ULA:ULA1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:muxEscReg " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:muxEscReg\"" {  } { { "MIPS.vhd" "muxEscReg" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:PIPE3 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:PIPE3\"" {  } { { "MIPS.vhd" "PIPE3" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memData memData:memD " "Elaborating entity \"memData\" for hierarchy \"memData:memD\"" {  } { { "MIPS.vhd" "memD" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memData:memD\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memData:memD\|altsyncram:altsyncram_component\"" {  } { { "memData.vhd" "altsyncram_component" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memData:memD\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memData:memD\|altsyncram:altsyncram_component\"" {  } { { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memData:memD\|altsyncram:altsyncram_component " "Instantiated megafunction \"memData:memD\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file memData.mif " "Parameter \"init_file\" = \"memData.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715087 ""}  } { { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1435286715087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_74d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_74d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_74d1 " "Found entity 1: altsyncram_74d1" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435286715142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435286715142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_74d1 memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated " "Elaborating entity \"altsyncram_74d1\" for hierarchy \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:PIPE4 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:PIPE4\"" {  } { { "MIPS.vhd" "PIPE4" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435286715147 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[0\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[1\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[2\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[3\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[4\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[5\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[6\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[7\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[8\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[9\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[10\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[11\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[12\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[13\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[14\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[15\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[16\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[17\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[18\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[19\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[20\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[21\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[22\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[23\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[24\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[25\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[26\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[27\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[28\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[29\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[30\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[31\] " "Synthesized away node \"memData:memD\|altsyncram:altsyncram_component\|altsyncram_74d1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_74d1.tdf" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "memData.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd" 89 0 0 } } { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 333 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715404 "|MIPS|memData:memD|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1435286715404 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1435286715404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1384 " "1384 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1435286715613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1435286715776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715776 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715832 "|MIPS|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "MIPS.vhd" "" { Text "C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1435286715832 "|MIPS|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1435286715832 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1435286715832 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1435286715832 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1435286715832 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435286715862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 25 23:45:15 2015 " "Processing ended: Thu Jun 25 23:45:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435286715862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435286715862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435286715862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435286715862 ""}
