Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Thu Oct 12 11:59:51 2023
| Host              : DESKTOP-GH0KBPP running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file C:/Users/Nieh/Desktop/SoC_lab_fir/timing_report.txt
| Design            : fir
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (160)
6. checking no_output_delay (168)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (160)
--------------------------------
 There are 160 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (168)
---------------------------------
 There are 168 ports with no output delay specified. (HIGH)

awready
data_A[0]
data_A[10]
data_A[11]
data_A[1]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.781        0.000                      0                  218       -0.006       -0.024                      6                  218        2.725        0.000                       0                   125  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.781        0.000                      0                  218       -0.006       -0.024                      6                  218        2.725        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.781ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.006ns,  Total Violation       -0.024ns
PW    :            0  Failing Endpoints,  Worst Slack        2.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 4.077ns (80.209%)  route 1.006ns (19.791%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     8.225 r  fir_result_r_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.231    fir_result_r_reg[23]_i_2_n_0
                                                                      r  fir_result_r_reg[31]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.337 r  fir_result_r_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.216     8.553    p_1_out__3[25]
                                                                      r  fir_result_r[31]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.058     8.611 r  fir_result_r[31]_i_11/O
                         net (fo=1, unplaced)         0.021     8.632    fir_result_r[31]_i_11_n_0
                                                                      r  fir_result_r_reg[31]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[7])
                                                      0.327     8.959 r  fir_result_r_reg[31]_i_3/O[7]
                         net (fo=1, unplaced)         0.034     8.993    fir_result_w__0[31]
                         FDRE                                         r  fir_result_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[31]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[31]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 4.076ns (80.220%)  route 1.005ns (19.780%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     8.225 r  fir_result_r_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.231    fir_result_r_reg[23]_i_2_n_0
                                                                      r  fir_result_r_reg[31]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.337 r  fir_result_r_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.216     8.553    p_1_out__3[25]
                                                                      r  fir_result_r[31]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.058     8.611 r  fir_result_r[31]_i_11/O
                         net (fo=1, unplaced)         0.021     8.632    fir_result_r[31]_i_11_n_0
                                                                      r  fir_result_r_reg[31]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.326     8.958 r  fir_result_r_reg[31]_i_3/O[5]
                         net (fo=1, unplaced)         0.033     8.991    fir_result_w__0[29]
                         FDRE                                         r  fir_result_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[29]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 4.056ns (80.126%)  route 1.006ns (19.874%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     8.225 r  fir_result_r_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.231    fir_result_r_reg[23]_i_2_n_0
                                                                      r  fir_result_r_reg[31]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.337 r  fir_result_r_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.216     8.553    p_1_out__3[25]
                                                                      r  fir_result_r[31]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.058     8.611 r  fir_result_r[31]_i_11/O
                         net (fo=1, unplaced)         0.021     8.632    fir_result_r[31]_i_11_n_0
                                                                      r  fir_result_r_reg[31]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[6])
                                                      0.306     8.938 r  fir_result_r_reg[31]_i_3/O[6]
                         net (fo=1, unplaced)         0.034     8.972    fir_result_w__0[30]
                         FDRE                                         r  fir_result_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[30]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 4.029ns (80.052%)  route 1.004ns (19.948%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     8.225 r  fir_result_r_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     8.231    fir_result_r_reg[23]_i_2_n_0
                                                                      r  fir_result_r_reg[31]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.337 r  fir_result_r_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.216     8.553    p_1_out__3[25]
                                                                      r  fir_result_r[31]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.058     8.611 r  fir_result_r[31]_i_11/O
                         net (fo=1, unplaced)         0.021     8.632    fir_result_r[31]_i_11_n_0
                                                                      r  fir_result_r_reg[31]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.911 r  fir_result_r_reg[31]_i_3/O[4]
                         net (fo=1, unplaced)         0.032     8.943    fir_result_w__0[28]
                         FDRE                                         r  fir_result_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[28]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 4.007ns (80.252%)  route 0.986ns (19.748%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.235 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     8.433    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     8.490 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.509    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     8.749 r  fir_result_r_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     8.755    fir_result_r_reg[23]_i_1_n_0
                                                                      r  fir_result_r_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.114     8.869 r  fir_result_r_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.034     8.903    fir_result_w__0[27]
                         FDRE                                         r  fir_result_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[27]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[27]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.903    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 3.999ns (80.237%)  route 0.985ns (19.763%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.235 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     8.433    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     8.490 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.509    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     8.749 r  fir_result_r_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     8.755    fir_result_r_reg[23]_i_1_n_0
                                                                      r  fir_result_r_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     8.861 r  fir_result_r_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.033     8.894    fir_result_w__0[25]
                         FDRE                                         r  fir_result_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[25]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[25]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.892ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 3.986ns (80.169%)  route 0.986ns (19.831%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.235 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     8.433    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     8.490 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.509    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     8.749 r  fir_result_r_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     8.755    fir_result_r_reg[23]_i_1_n_0
                                                                      r  fir_result_r_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.093     8.848 r  fir_result_r_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.034     8.882    fir_result_w__0[26]
                         FDRE                                         r  fir_result_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[26]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[26]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.882    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 3.971ns (80.141%)  route 0.984ns (19.859%))
  Logic Levels:           14  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.235 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     8.433    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     8.490 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.509    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     8.749 r  fir_result_r_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     8.755    fir_result_r_reg[23]_i_1_n_0
                                                                      r  fir_result_r_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     8.833 r  fir_result_r_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.032     8.865    fir_result_w__0[24]
                         FDRE                                         r  fir_result_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[24]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[24]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 3.848ns (79.702%)  route 0.980ns (20.298%))
  Logic Levels:           13  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     8.235 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     8.433    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     8.490 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     8.509    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.195     8.704 r  fir_result_r_reg[23]_i_1/O[7]
                         net (fo=1, unplaced)         0.034     8.738    fir_result_w__0[23]
                         FDRE                                         r  fir_result_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[23]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[23]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 counter_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 3.826ns (79.526%)  route 0.985ns (20.474%))
  Logic Levels:           13  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns = ( 9.202 - 6.000 ) 
    Source Clock Delay      (SCD):    3.910ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  counter_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  counter_r_reg[0]/Q
                         net (fo=51, unplaced)        0.184     4.208    counter_r[0]
                                                                      r  p_1_out_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.188     4.396 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     4.648    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     4.864 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     4.864    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     4.961 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     4.961    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     5.734 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     5.734    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     5.801 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     5.801    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     6.528 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     6.528    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     6.695 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     6.709    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     7.448 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     7.448    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     7.594 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     7.852    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     7.935 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     7.956    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.175     8.131 r  fir_result_r_reg[23]_i_2/O[2]
                         net (fo=2, unplaced)         0.200     8.331    p_1_out__3[18]
                                                                      r  fir_result_r[23]_i_8/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     8.387 r  fir_result_r[23]_i_8/O
                         net (fo=1, unplaced)         0.023     8.410    fir_result_r[23]_i_8_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[5])
                                                      0.278     8.688 r  fir_result_r_reg[23]_i_1/O[5]
                         net (fo=1, unplaced)         0.033     8.721    fir_result_w__0[21]
                         FDRE                                         r  fir_result_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     6.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     6.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     6.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     6.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     6.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     6.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     9.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[21]/C
                         clock pessimism              0.562     9.765    
                         clock uncertainty           -0.035     9.729    
                         FDRE (Setup_FDRE_C_D)        0.044     9.773    fir_result_r_reg[21]
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                  1.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 fir_result_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.125ns (68.306%)  route 0.058ns (31.694%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[1]/Q
                         net (fo=2, unplaced)         0.042     1.810    fir_result_r[1]
                                                                      r  fir_result_r[7]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.022     1.832 r  fir_result_r[7]_i_8/O
                         net (fo=1, unplaced)         0.008     1.840    fir_result_r[7]_i_8_n_0
                                                                      r  fir_result_r_reg[7]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.019     1.859 r  fir_result_r_reg[7]_i_1/O[1]
                         net (fo=1, unplaced)         0.008     1.867    fir_result_w__0[1]
                         FDRE                                         r  fir_result_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[1]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    fir_result_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.006ns  (arrival time - required time)
  Source:                 fir_result_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.125ns (68.306%)  route 0.058ns (31.694%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[9]/Q
                         net (fo=2, unplaced)         0.042     1.810    fir_result_r[9]
                                                                      r  fir_result_r[15]_i_8/I1
                         LUT2 (Prop_LUT2_I1_O)        0.022     1.832 r  fir_result_r[15]_i_8/O
                         net (fo=1, unplaced)         0.008     1.840    fir_result_r[15]_i_8_n_0
                                                                      r  fir_result_r_reg[15]_i_1/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.019     1.859 r  fir_result_r_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.008     1.867    fir_result_w__0[9]
                         FDRE                                         r  fir_result_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[9]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    fir_result_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 fir_result_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.125ns (67.935%)  route 0.059ns (32.065%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[15]/Q
                         net (fo=2, unplaced)         0.042     1.810    fir_result_r[15]
                                                                      r  fir_result_r[15]_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.831 r  fir_result_r[15]_i_2/O
                         net (fo=1, unplaced)         0.009     1.840    fir_result_r[15]_i_2_n_0
                                                                      r  fir_result_r_reg[15]_i_1/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_O[7])
                                                      0.020     1.860 r  fir_result_r_reg[15]_i_1/O[7]
                         net (fo=1, unplaced)         0.008     1.868    fir_result_w__0[15]
                         FDRE                                         r  fir_result_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[15]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    fir_result_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 fir_result_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.125ns (67.935%)  route 0.059ns (32.065%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[7]/Q
                         net (fo=2, unplaced)         0.042     1.810    fir_result_r[7]
                                                                      r  fir_result_r[7]_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.831 r  fir_result_r[7]_i_2/O
                         net (fo=1, unplaced)         0.009     1.840    fir_result_r[7]_i_2_n_0
                                                                      r  fir_result_r_reg[7]_i_1/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_O[7])
                                                      0.020     1.860 r  fir_result_r_reg[7]_i_1/O[7]
                         net (fo=1, unplaced)         0.008     1.868    fir_result_w__0[7]
                         FDRE                                         r  fir_result_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[7]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    fir_result_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 fir_result_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.123ns (65.426%)  route 0.065ns (34.574%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.083     1.767 r  fir_result_r_reg[13]/Q
                         net (fo=2, unplaced)         0.047     1.814    fir_result_r[13]
                                                                      r  fir_result_r[15]_i_4/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.835 r  fir_result_r[15]_i_4/O
                         net (fo=1, unplaced)         0.010     1.845    fir_result_r[15]_i_4_n_0
                                                                      r  fir_result_r_reg[15]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.019     1.864 r  fir_result_r_reg[15]_i_1/O[5]
                         net (fo=1, unplaced)         0.008     1.872    fir_result_w__0[13]
                         FDRE                                         r  fir_result_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[13]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    fir_result_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (VIOLATED) :        -0.001ns  (arrival time - required time)
  Source:                 fir_result_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.123ns (65.426%)  route 0.065ns (34.574%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.083     1.767 r  fir_result_r_reg[5]/Q
                         net (fo=2, unplaced)         0.047     1.814    fir_result_r[5]
                                                                      r  fir_result_r[7]_i_4/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.835 r  fir_result_r[7]_i_4/O
                         net (fo=1, unplaced)         0.010     1.845    fir_result_r[7]_i_4_n_0
                                                                      r  fir_result_r_reg[7]_i_1/S[5]
                         CARRY8 (Prop_CARRY8_S[5]_O[5])
                                                      0.019     1.864 r  fir_result_r_reg[7]_i_1/O[5]
                         net (fo=1, unplaced)         0.008     1.872    fir_result_w__0[5]
                         FDRE                                         r  fir_result_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[5]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    fir_result_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 fir_result_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.124ns (65.608%)  route 0.065ns (34.392%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[10]/Q
                         net (fo=2, unplaced)         0.048     1.816    fir_result_r[10]
                                                                      r  fir_result_r[15]_i_7/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.837 r  fir_result_r[15]_i_7/O
                         net (fo=1, unplaced)         0.009     1.846    fir_result_r[15]_i_7_n_0
                                                                      r  fir_result_r_reg[15]_i_1/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.019     1.865 r  fir_result_r_reg[15]_i_1/O[2]
                         net (fo=1, unplaced)         0.008     1.873    fir_result_w__0[10]
                         FDRE                                         r  fir_result_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[10]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    fir_result_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 fir_result_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            fir_result_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.124ns (65.608%)  route 0.065ns (34.392%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[2]/Q
                         net (fo=2, unplaced)         0.048     1.816    fir_result_r[2]
                                                                      r  fir_result_r[7]_i_7/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.837 r  fir_result_r[7]_i_7/O
                         net (fo=1, unplaced)         0.009     1.846    fir_result_r[7]_i_7_n_0
                                                                      r  fir_result_r_reg[7]_i_1/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[2])
                                                      0.019     1.865 r  fir_result_r_reg[7]_i_1/O[2]
                         net (fo=1, unplaced)         0.008     1.873    fir_result_w__0[2]
                         FDRE                                         r  fir_result_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[2]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    fir_result_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 receive_data_for_write_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_length_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.126ns (65.969%)  route 0.065ns (34.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  receive_data_for_write_r_reg[14]/Q
                         net (fo=3, unplaced)         0.047     1.815    receive_data_for_write_r_reg_n_0_[14]
                                                                      r  data_length_r[14]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.042     1.857 r  data_length_r[14]_i_1/O
                         net (fo=1, unplaced)         0.018     1.875    data_length_r[14]_i_1_n_0
                         FDRE                                         r  data_length_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_r_reg[14]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    data_length_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 receive_data_for_write_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_length_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.126ns (65.969%)  route 0.065ns (34.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  receive_data_for_write_r_reg[16]/Q
                         net (fo=3, unplaced)         0.047     1.815    receive_data_for_write_r_reg_n_0_[16]
                                                                      r  data_length_r[16]_i_1/I0
                         LUT3 (Prop_LUT3_I0_O)        0.042     1.857 r  data_length_r[16]_i_1/O
                         net (fo=1, unplaced)         0.018     1.875    data_length_r[16]_i_1_n_0
                         FDRE                                         r  data_length_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_length_r_reg[16]/C
                         clock pessimism             -0.294     1.829    
                         FDRE (Hold_FDRE_C_D)         0.044     1.873    data_length_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.002    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.379         6.000       4.621                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         6.000       5.450                bram_first_data_position_r_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.000       5.450                bram_first_data_position_r_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.000       5.450                bram_first_data_position_r_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.000       5.450                bram_first_data_position_r_reg[3]/C
Min Period        n/a     FDSE/C    n/a            0.550         6.000       5.450                bram_wait_r_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         6.000       5.450                counter_r_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.000       5.450                counter_r_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.000       5.450                counter_r_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.000       5.450                counter_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[3]/C
Low Pulse Width   Slow    FDSE/C    n/a            0.275         3.000       2.725                bram_wait_r_reg/C
Low Pulse Width   Fast    FDSE/C    n/a            0.275         3.000       2.725                bram_wait_r_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         3.000       2.725                bram_first_data_position_r_reg[3]/C
High Pulse Width  Slow    FDSE/C    n/a            0.275         3.000       2.725                bram_wait_r_reg/C
High Pulse Width  Fast    FDSE/C    n/a            0.275         3.000       2.725                bram_wait_r_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 4.290ns (64.990%)  route 2.311ns (35.010%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      f  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    araddr_IBUF[10]_inst/OUT
                                                                      f  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.728     1.754    araddr_IBUF[10]
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.979 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.218     2.197    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.092     2.289 r  tap_A_OBUF[10]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.546    tap_A_OBUF[10]_inst_i_3_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     2.638 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.160     2.798    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_A_OBUF[6]_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     2.950 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.898    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.601 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.601    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.601ns  (logic 4.290ns (64.990%)  route 2.311ns (35.010%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      r  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    araddr_IBUF[10]_inst/OUT
                                                                      r  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.728     1.754    araddr_IBUF[10]
                                                                      r  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.979 f  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.218     2.197    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      f  tap_A_OBUF[10]_inst_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.092     2.289 f  tap_A_OBUF[10]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.546    tap_A_OBUF[10]_inst_i_3_n_0
                                                                      f  tap_EN_OBUF_inst_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     2.638 r  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.160     2.798    tap_EN_OBUF_inst_i_2_n_0
                                                                      r  tap_EN_OBUF_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     2.950 r  tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.898    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.601 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     6.601    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.585ns  (logic 4.275ns (64.920%)  route 2.310ns (35.080%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      f  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    araddr_IBUF[10]_inst/OUT
                                                                      f  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.728     1.754    araddr_IBUF[10]
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.979 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.218     2.197    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.092     2.289 r  tap_A_OBUF[10]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.546    tap_A_OBUF[10]_inst_i_3_n_0
                                                                      r  tap_EN_OBUF_inst_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.092     2.638 f  tap_EN_OBUF_inst_i_2/O
                         net (fo=3, unplaced)         0.159     2.797    tap_EN_OBUF_inst_i_2_n_0
                                                                      f  tap_A_OBUF[11]_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.137     2.934 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.882    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.585 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.585    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 4.241ns (64.581%)  route 2.326ns (35.419%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      f  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    araddr_IBUF[10]_inst/OUT
                                                                      f  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.728     1.754    araddr_IBUF[10]
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.979 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.218     2.197    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.092     2.289 r  tap_A_OBUF[10]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.546    tap_A_OBUF[10]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.058     2.604 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=6, unplaced)         0.175     2.779    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[0]_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.137     2.916 r  tap_A_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.864    tap_A_OBUF[0]
                                                                      r  tap_A_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.567 r  tap_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.567    tap_A[0]
                                                                      r  tap_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 4.241ns (64.581%)  route 2.326ns (35.419%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      f  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    araddr_IBUF[10]_inst/OUT
                                                                      f  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.728     1.754    araddr_IBUF[10]
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.979 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.218     2.197    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.092     2.289 r  tap_A_OBUF[10]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.546    tap_A_OBUF[10]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.058     2.604 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=6, unplaced)         0.175     2.779    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.137     2.916 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.864    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.567 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.567    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[10]
                            (input port)
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.556ns  (logic 4.222ns (64.399%)  route 2.334ns (35.601%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[10] (IN)
                         net (fo=0)                   0.000     0.000    awaddr_IBUF[10]_inst/I
                                                                      r  awaddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  awaddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    awaddr_IBUF[10]_inst/OUT
                                                                      r  awaddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  awaddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.735     1.761    awaddr_IBUF[10]
                                                                      r  data_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.986 r  data_A_OBUF[11]_inst_i_3/O
                         net (fo=6, unplaced)         0.240     2.226    data_A_OBUF[11]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_3/I4
                         LUT6 (Prop_LUT6_I4_O)        0.058     2.284 f  tap_A_OBUF[1]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.541    tap_A_OBUF[1]_inst_i_3_n_0
                                                                      f  data_A_OBUF[5]_inst_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.058     2.599 f  data_A_OBUF[5]_inst_i_2/O
                         net (fo=1, unplaced)         0.154     2.753    data_A_OBUF[5]_inst_i_2_n_0
                                                                      f  data_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.152     2.905 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.853    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.556 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.556    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 4.162ns (63.513%)  route 2.391ns (36.487%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      f  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    araddr_IBUF[10]_inst/OUT
                                                                      f  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.728     1.754    araddr_IBUF[10]
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.979 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.218     2.197    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.092     2.289 r  tap_A_OBUF[10]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.546    tap_A_OBUF[10]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.058     2.604 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=6, unplaced)         0.240     2.844    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[2]_inst_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     2.902 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.850    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.553 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.553    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 4.162ns (63.513%)  route 2.391ns (36.487%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      f  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    araddr_IBUF[10]_inst/OUT
                                                                      f  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.728     1.754    araddr_IBUF[10]
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.979 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.218     2.197    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.092     2.289 r  tap_A_OBUF[10]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.546    tap_A_OBUF[10]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.058     2.604 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=6, unplaced)         0.240     2.844    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     2.902 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.850    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.553 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.553    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 4.162ns (63.513%)  route 2.391ns (36.487%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      f  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    araddr_IBUF[10]_inst/OUT
                                                                      f  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.728     1.754    araddr_IBUF[10]
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.979 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.218     2.197    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.092     2.289 r  tap_A_OBUF[10]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.546    tap_A_OBUF[10]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.058     2.604 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=6, unplaced)         0.240     2.844    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I2
                         LUT5 (Prop_LUT5_I2_O)        0.058     2.902 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.850    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.553 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.553    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.553ns  (logic 4.162ns (63.513%)  route 2.391ns (36.487%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      f  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    araddr_IBUF[10]_inst/OUT
                                                                      f  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.728     1.754    araddr_IBUF[10]
                                                                      f  tap_A_OBUF[11]_inst_i_5/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.979 r  tap_A_OBUF[11]_inst_i_5/O
                         net (fo=2, unplaced)         0.218     2.197    tap_A_OBUF[11]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[10]_inst_i_3/I1
                         LUT3 (Prop_LUT3_I1_O)        0.092     2.289 r  tap_A_OBUF[10]_inst_i_3/O
                         net (fo=13, unplaced)        0.257     2.546    tap_A_OBUF[10]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[5]_inst_i_4/I3
                         LUT4 (Prop_LUT4_I3_O)        0.058     2.604 f  tap_A_OBUF[5]_inst_i_4/O
                         net (fo=6, unplaced)         0.240     2.844    tap_A_OBUF[5]_inst_i_4_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I4
                         LUT5 (Prop_LUT5_I4_O)        0.058     2.902 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     3.850    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     6.553 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.553    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.768ns (78.263%)  route 0.491ns (21.737%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid_IBUF_inst/I
                                                                      r  arvalid_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  arvalid_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    arvalid_IBUF_inst/OUT
                                                                      r  arvalid_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  arvalid_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=16, unplaced)        0.491     0.940    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.259 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.259    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.804ns (72.740%)  route 0.676ns (27.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[11]_inst/I
                                                                      r  ss_tdata_IBUF[11]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[11]_inst/OUT
                                                                      r  ss_tdata_IBUF[11]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.285     0.734    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     0.770 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.161    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.480 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.480    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.804ns (72.740%)  route 0.676ns (27.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[13]_inst/I
                                                                      r  ss_tdata_IBUF[13]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[13]_inst/OUT
                                                                      r  ss_tdata_IBUF[13]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.285     0.734    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     0.770 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.161    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.480 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.480    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.804ns (72.740%)  route 0.676ns (27.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[15]_inst/I
                                                                      r  ss_tdata_IBUF[15]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[15]_inst/OUT
                                                                      r  ss_tdata_IBUF[15]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.285     0.734    ss_tdata_IBUF[15]
                                                                      r  data_Di_OBUF[15]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     0.770 r  data_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.161    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.480 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.480    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.804ns (72.740%)  route 0.676ns (27.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[17]_inst/I
                                                                      r  ss_tdata_IBUF[17]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[17]_inst/OUT
                                                                      r  ss_tdata_IBUF[17]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.285     0.734    ss_tdata_IBUF[17]
                                                                      r  data_Di_OBUF[17]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     0.770 r  data_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.161    data_Di_OBUF[17]
                                                                      r  data_Di_OBUF[17]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.480 r  data_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.480    data_Di[17]
                                                                      r  data_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[19]
                            (input port)
  Destination:            data_Di[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.804ns (72.740%)  route 0.676ns (27.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[19] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[19]_inst/I
                                                                      r  ss_tdata_IBUF[19]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[19]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[19]_inst/OUT
                                                                      r  ss_tdata_IBUF[19]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[19]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.285     0.734    ss_tdata_IBUF[19]
                                                                      r  data_Di_OBUF[19]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     0.770 r  data_Di_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.161    data_Di_OBUF[19]
                                                                      r  data_Di_OBUF[19]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.480 r  data_Di_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.480    data_Di[19]
                                                                      r  data_Di[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[1]
                            (input port)
  Destination:            data_Di[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.804ns (72.740%)  route 0.676ns (27.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[1] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[1]_inst/I
                                                                      r  ss_tdata_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[1]_inst/OUT
                                                                      r  ss_tdata_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.285     0.734    ss_tdata_IBUF[1]
                                                                      r  data_Di_OBUF[1]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     0.770 r  data_Di_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.161    data_Di_OBUF[1]
                                                                      r  data_Di_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.480 r  data_Di_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.480    data_Di[1]
                                                                      r  data_Di[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[21]
                            (input port)
  Destination:            data_Di[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.804ns (72.740%)  route 0.676ns (27.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[21] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[21]_inst/I
                                                                      r  ss_tdata_IBUF[21]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[21]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[21]_inst/OUT
                                                                      r  ss_tdata_IBUF[21]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[21]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.285     0.734    ss_tdata_IBUF[21]
                                                                      r  data_Di_OBUF[21]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     0.770 r  data_Di_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.161    data_Di_OBUF[21]
                                                                      r  data_Di_OBUF[21]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.480 r  data_Di_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.480    data_Di[21]
                                                                      r  data_Di[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[23]
                            (input port)
  Destination:            data_Di[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.804ns (72.740%)  route 0.676ns (27.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[23] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[23]_inst/I
                                                                      r  ss_tdata_IBUF[23]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[23]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[23]_inst/OUT
                                                                      r  ss_tdata_IBUF[23]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[23]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.285     0.734    ss_tdata_IBUF[23]
                                                                      r  data_Di_OBUF[23]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     0.770 r  data_Di_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.161    data_Di_OBUF[23]
                                                                      r  data_Di_OBUF[23]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.480 r  data_Di_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.480    data_Di[23]
                                                                      r  data_Di[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[25]
                            (input port)
  Destination:            data_Di[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.804ns (72.740%)  route 0.676ns (27.260%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[25] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[25]_inst/I
                                                                      r  ss_tdata_IBUF[25]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  ss_tdata_IBUF[25]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    ss_tdata_IBUF[25]_inst/OUT
                                                                      r  ss_tdata_IBUF[25]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  ss_tdata_IBUF[25]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.285     0.734    ss_tdata_IBUF[25]
                                                                      r  data_Di_OBUF[25]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.036     0.770 r  data_Di_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     1.161    data_Di_OBUF[25]
                                                                      r  data_Di_OBUF[25]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     2.480 r  data_Di_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.480    data_Di[25]
                                                                      r  data_Di[25] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           168 Endpoints
Min Delay           168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.159ns  (logic 3.285ns (63.672%)  route 1.874ns (36.328%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.236     5.312    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.092     5.404 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.961     6.365    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.068 r  tap_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.068    tap_WE[0]
                                                                      r  tap_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.159ns  (logic 3.285ns (63.672%)  route 1.874ns (36.328%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.236     5.312    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.092     5.404 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.961     6.365    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.068 r  tap_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.068    tap_WE[1]
                                                                      r  tap_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.159ns  (logic 3.285ns (63.672%)  route 1.874ns (36.328%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.236     5.312    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.092     5.404 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.961     6.365    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.068 r  tap_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.068    tap_WE[2]
                                                                      r  tap_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tap_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.159ns  (logic 3.285ns (63.672%)  route 1.874ns (36.328%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 r  tap_WE_OBUF[3]_inst_i_2/O
                         net (fo=5, unplaced)         0.236     5.312    tap_WE_OBUF[3]_inst_i_2_n_0
                                                                      r  tap_WE_OBUF[3]_inst_i_1/I0
                         LUT2 (Prop_LUT2_I0_O)        0.092     5.404 r  tap_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.961     6.365    tap_WE_OBUF[0]
                                                                      r  tap_WE_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.068 r  tap_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.068    tap_WE[3]
                                                                      r  tap_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.155ns  (logic 3.345ns (64.885%)  route 1.810ns (35.115%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 f  tap_A_OBUF[1]_inst_i_2/O
                         net (fo=9, unplaced)         0.185     5.261    tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  data_A_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.152     5.413 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     6.361    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.064 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.064    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.139ns  (logic 3.330ns (64.795%)  route 1.809ns (35.205%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 f  tap_A_OBUF[1]_inst_i_2/O
                         net (fo=9, unplaced)         0.184     5.260    tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  data_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.137     5.397 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.948     6.345    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.048 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.048    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 3.251ns (63.270%)  route 1.887ns (36.730%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 f  tap_A_OBUF[1]_inst_i_2/O
                         net (fo=9, unplaced)         0.249     5.325    tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     5.383 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.961     6.344    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.047 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.047    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 3.251ns (63.270%)  route 1.887ns (36.730%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 f  tap_A_OBUF[1]_inst_i_2/O
                         net (fo=9, unplaced)         0.249     5.325    tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     5.383 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.961     6.344    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.047 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.047    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 3.251ns (63.270%)  route 1.887ns (36.730%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 f  tap_A_OBUF[1]_inst_i_2/O
                         net (fo=9, unplaced)         0.249     5.325    tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     5.383 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.961     6.344    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.047 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.047    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receive_data_for_write_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            data_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.138ns  (logic 3.251ns (63.270%)  route 1.887ns (36.730%))
  Logic Levels:           5  (LUT4=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     1.282    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.044     1.326 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.584     3.910    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_data_for_write_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.114     4.024 r  receive_data_for_write_r_reg[8]/Q
                         net (fo=6, unplaced)         0.196     4.220    receive_data_for_write_r_reg_n_0_[8]
                                                                      r  tap_A_OBUF[11]_inst_i_3/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     4.445 f  tap_A_OBUF[11]_inst_i_3/O
                         net (fo=3, unplaced)         0.224     4.669    tap_A_OBUF[11]_inst_i_3_n_0
                                                                      f  data_A_OBUF[10]_inst_i_4/I5
                         LUT6 (Prop_LUT6_I5_O)        0.058     4.727 r  data_A_OBUF[10]_inst_i_4/O
                         net (fo=13, unplaced)        0.257     4.984    data_A_OBUF[10]_inst_i_4_n_0
                                                                      r  tap_A_OBUF[1]_inst_i_2/I1
                         LUT4 (Prop_LUT4_I1_O)        0.092     5.076 f  tap_A_OBUF[1]_inst_i_2/O
                         net (fo=9, unplaced)         0.249     5.325    tap_A_OBUF[1]_inst_i_2_n_0
                                                                      f  data_WE_OBUF[3]_inst_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.058     5.383 r  data_WE_OBUF[3]_inst_i_1/O
                         net (fo=4, unplaced)         0.961     6.344    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_OBUF_I_O)         2.704     9.047 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.047    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pending_rready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.402ns (78.681%)  route 0.380ns (21.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  pending_rready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  pending_rready_r_reg/Q
                         net (fo=14, unplaced)        0.380     2.148    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.467 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.467    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pending_sm_tready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.402ns (78.111%)  route 0.393ns (21.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  pending_sm_tready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  pending_sm_tready_r_reg/Q
                         net (fo=45, unplaced)        0.393     2.161    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.480 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.480    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_result_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.422ns (75.603%)  route 0.459ns (24.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.083     1.767 r  fir_result_r_reg[13]/Q
                         net (fo=2, unplaced)         0.068     1.835    fir_result_r[13]
                                                                      r  sm_tdata_OBUF[13]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.856 r  sm_tdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     2.247    sm_tdata_OBUF[13]
                                                                      r  sm_tdata_OBUF[13]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.566 r  sm_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.566    sm_tdata[13]
                                                                      r  sm_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_result_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.422ns (75.603%)  route 0.459ns (24.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.083     1.767 r  fir_result_r_reg[21]/Q
                         net (fo=2, unplaced)         0.068     1.835    fir_result_r[21]
                                                                      r  sm_tdata_OBUF[21]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.856 r  sm_tdata_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     2.247    sm_tdata_OBUF[21]
                                                                      r  sm_tdata_OBUF[21]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.566 r  sm_tdata_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.566    sm_tdata[21]
                                                                      r  sm_tdata[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_result_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.422ns (75.603%)  route 0.459ns (24.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.083     1.767 r  fir_result_r_reg[29]/Q
                         net (fo=2, unplaced)         0.068     1.835    fir_result_r[29]
                                                                      r  sm_tdata_OBUF[29]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.856 r  sm_tdata_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     2.247    sm_tdata_OBUF[29]
                                                                      r  sm_tdata_OBUF[29]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.566 r  sm_tdata_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.566    sm_tdata[29]
                                                                      r  sm_tdata[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_result_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.422ns (75.603%)  route 0.459ns (24.397%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.083     1.767 r  fir_result_r_reg[5]/Q
                         net (fo=2, unplaced)         0.068     1.835    fir_result_r[5]
                                                                      r  sm_tdata_OBUF[5]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.856 r  sm_tdata_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     2.247    sm_tdata_OBUF[5]
                                                                      r  sm_tdata_OBUF[5]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.566 r  sm_tdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.566    sm_tdata[5]
                                                                      r  sm_tdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_result_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.423ns (75.616%)  route 0.459ns (24.384%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[0]/Q
                         net (fo=2, unplaced)         0.068     1.836    fir_result_r[0]
                                                                      r  sm_tdata_OBUF[0]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.857 r  sm_tdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     2.248    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.567 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.567    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_result_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.423ns (75.616%)  route 0.459ns (24.384%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[10]/Q
                         net (fo=2, unplaced)         0.068     1.836    fir_result_r[10]
                                                                      r  sm_tdata_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.857 r  sm_tdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     2.248    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.567 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.567    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_result_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.423ns (75.616%)  route 0.459ns (24.384%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[11]/Q
                         net (fo=2, unplaced)         0.068     1.836    fir_result_r[11]
                                                                      r  sm_tdata_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.857 r  sm_tdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     2.248    sm_tdata_OBUF[11]
                                                                      r  sm_tdata_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.567 r  sm_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.567    sm_tdata[11]
                                                                      r  sm_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_result_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            sm_tdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.423ns (75.616%)  route 0.459ns (24.384%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.098     0.547    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.023     0.570 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.114     1.684    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.084     1.768 r  fir_result_r_reg[15]/Q
                         net (fo=2, unplaced)         0.068     1.836    fir_result_r[15]
                                                                      r  sm_tdata_OBUF[15]_inst_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.021     1.857 r  sm_tdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.391     2.248    sm_tdata_OBUF[15]
                                                                      r  sm_tdata_OBUF[15]_inst/I
                         OBUF (Prop_OBUF_I_O)         1.318     3.567 r  sm_tdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.567    sm_tdata[15]
                                                                      r  sm_tdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           361 Endpoints
Min Delay           361 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.570ns  (logic 5.026ns (76.497%)  route 1.544ns (23.503%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.802 r  fir_result_r_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     5.808    fir_result_r_reg[23]_i_2_n_0
                                                                      r  fir_result_r_reg[31]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.914 r  fir_result_r_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.216     6.130    p_1_out__3[25]
                                                                      r  fir_result_r[31]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.058     6.188 r  fir_result_r[31]_i_11/O
                         net (fo=1, unplaced)         0.021     6.209    fir_result_r[31]_i_11_n_0
                                                                      r  fir_result_r_reg[31]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[7])
                                                      0.327     6.536 r  fir_result_r_reg[31]_i_3/O[7]
                         net (fo=1, unplaced)         0.034     6.570    fir_result_w__0[31]
                         FDRE                                         r  fir_result_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[31]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.568ns  (logic 5.025ns (76.506%)  route 1.543ns (23.494%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.802 r  fir_result_r_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     5.808    fir_result_r_reg[23]_i_2_n_0
                                                                      r  fir_result_r_reg[31]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.914 r  fir_result_r_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.216     6.130    p_1_out__3[25]
                                                                      r  fir_result_r[31]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.058     6.188 r  fir_result_r[31]_i_11/O
                         net (fo=1, unplaced)         0.021     6.209    fir_result_r[31]_i_11_n_0
                                                                      r  fir_result_r_reg[31]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[5])
                                                      0.326     6.535 r  fir_result_r_reg[31]_i_3/O[5]
                         net (fo=1, unplaced)         0.033     6.568    fir_result_w__0[29]
                         FDRE                                         r  fir_result_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[29]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 5.005ns (76.422%)  route 1.544ns (23.578%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.802 r  fir_result_r_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     5.808    fir_result_r_reg[23]_i_2_n_0
                                                                      r  fir_result_r_reg[31]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.914 r  fir_result_r_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.216     6.130    p_1_out__3[25]
                                                                      r  fir_result_r[31]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.058     6.188 r  fir_result_r[31]_i_11/O
                         net (fo=1, unplaced)         0.021     6.209    fir_result_r[31]_i_11_n_0
                                                                      r  fir_result_r_reg[31]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[6])
                                                      0.306     6.515 r  fir_result_r_reg[31]_i_3/O[6]
                         net (fo=1, unplaced)         0.034     6.549    fir_result_w__0[30]
                         FDRE                                         r  fir_result_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[30]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.520ns  (logic 4.978ns (76.348%)  route 1.542ns (23.652%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.269     5.802 r  fir_result_r_reg[23]_i_2/CO[7]
                         net (fo=1, unplaced)         0.006     5.808    fir_result_r_reg[23]_i_2_n_0
                                                                      r  fir_result_r_reg[31]_i_4/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     5.914 r  fir_result_r_reg[31]_i_4/O[1]
                         net (fo=2, unplaced)         0.216     6.130    p_1_out__3[25]
                                                                      r  fir_result_r[31]_i_11/I0
                         LUT2 (Prop_LUT2_I0_O)        0.058     6.188 r  fir_result_r[31]_i_11/O
                         net (fo=1, unplaced)         0.021     6.209    fir_result_r[31]_i_11_n_0
                                                                      r  fir_result_r_reg[31]_i_3/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     6.488 r  fir_result_r_reg[31]_i_3/O[4]
                         net (fo=1, unplaced)         0.032     6.520    fir_result_w__0[28]
                         FDRE                                         r  fir_result_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[28]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.480ns  (logic 4.956ns (76.480%)  route 1.524ns (23.520%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     6.010    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.067 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     6.326 r  fir_result_r_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     6.332    fir_result_r_reg[23]_i_1_n_0
                                                                      r  fir_result_r_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.114     6.446 r  fir_result_r_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.034     6.480    fir_result_w__0[27]
                         FDRE                                         r  fir_result_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[27]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.471ns  (logic 4.948ns (76.462%)  route 1.523ns (23.538%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     6.010    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.067 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     6.326 r  fir_result_r_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     6.332    fir_result_r_reg[23]_i_1_n_0
                                                                      r  fir_result_r_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.106     6.438 r  fir_result_r_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.033     6.471    fir_result_w__0[25]
                         FDRE                                         r  fir_result_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[25]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.459ns  (logic 4.935ns (76.403%)  route 1.524ns (23.597%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     6.010    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.067 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     6.326 r  fir_result_r_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     6.332    fir_result_r_reg[23]_i_1_n_0
                                                                      r  fir_result_r_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.093     6.425 r  fir_result_r_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.034     6.459    fir_result_w__0[26]
                         FDRE                                         r  fir_result_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[26]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.442ns  (logic 4.920ns (76.372%)  route 1.522ns (23.628%))
  Logic Levels:           16  (CARRY8=3 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     6.010    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.067 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_CO[7])
                                                      0.240     6.326 r  fir_result_r_reg[23]_i_1/CO[7]
                         net (fo=1, unplaced)         0.006     6.332    fir_result_r_reg[23]_i_1_n_0
                                                                      r  fir_result_r_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.078     6.410 r  fir_result_r_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.032     6.442    fir_result_w__0[24]
                         FDRE                                         r  fir_result_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[24]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.315ns  (logic 4.797ns (75.960%)  route 1.518ns (24.040%))
  Logic Levels:           15  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.279     5.812 r  fir_result_r_reg[23]_i_2/O[4]
                         net (fo=2, unplaced)         0.198     6.010    p_1_out__3[20]
                                                                      r  fir_result_r[23]_i_6/I0
                         LUT2 (Prop_LUT2_I0_O)        0.057     6.067 r  fir_result_r[23]_i_6/O
                         net (fo=1, unplaced)         0.019     6.086    fir_result_r[23]_i_6_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[4]
                         CARRY8 (Prop_CARRY8_S[4]_O[7])
                                                      0.195     6.281 r  fir_result_r_reg[23]_i_1/O[7]
                         net (fo=1, unplaced)         0.034     6.315    fir_result_w__0[23]
                         FDRE                                         r  fir_result_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[23]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            fir_result_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.298ns  (logic 4.775ns (75.816%)  route 1.523ns (24.184%))
  Logic Levels:           15  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata_IBUF[16]_inst/I
                                                                      f  ss_tdata_IBUF[16]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     1.026     1.026 f  ss_tdata_IBUF[16]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     1.026    ss_tdata_IBUF[16]_inst/OUT
                                                                      f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     1.026 f  ss_tdata_IBUF[16]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.722     1.748    ss_tdata_IBUF[16]
                                                                      f  p_1_out_i_1/I0
                         LUT6 (Prop_LUT6_I0_O)        0.225     1.973 f  p_1_out_i_1/O
                         net (fo=2, unplaced)         0.252     2.225    p_1_out__0/B[16]
                                                                      f  p_1_out__0/DSP_A_B_DATA_INST/B[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[16]_B2_DATA[16])
                                                      0.216     2.441 r  p_1_out__0/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, unplaced)         0.000     2.441    p_1_out__0/DSP_A_B_DATA.B2_DATA<16>
                                                                      r  p_1_out__0/DSP_PREADD_DATA_INST/B2_DATA[16]
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[16]_B2B1[16])
                                                      0.097     2.538 r  p_1_out__0/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, unplaced)         0.000     2.538    p_1_out__0/DSP_PREADD_DATA.B2B1<16>
                                                                      r  p_1_out__0/DSP_MULTIPLIER_INST/B2B1[16]
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[16]_U[43])
                                                      0.773     3.311 f  p_1_out__0/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, unplaced)         0.000     3.311    p_1_out__0/DSP_MULTIPLIER.U<43>
                                                                      f  p_1_out__0/DSP_M_DATA_INST/U[43]
                         DSP_M_DATA (Prop_DSP_M_DATA_U[43]_U_DATA[43])
                                                      0.067     3.378 r  p_1_out__0/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, unplaced)         0.000     3.378    p_1_out__0/DSP_M_DATA.U_DATA<43>
                                                                      r  p_1_out__0/DSP_ALU_INST/U_DATA[43]
                         DSP_ALU (Prop_DSP_ALU_U_DATA[43]_ALU_OUT[47])
                                                      0.727     4.105 f  p_1_out__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.105    p_1_out__0/DSP_ALU.ALU_OUT<47>
                                                                      f  p_1_out__0/DSP_OUTPUT_INST/ALU_OUT[47]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.167     4.272 r  p_1_out__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.286    p_1_out__1/PCIN[47]
                                                                      r  p_1_out__1/DSP_ALU_INST/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.739     5.025 f  p_1_out__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     5.025    p_1_out__1/DSP_ALU.ALU_OUT<0>
                                                                      f  p_1_out__1/DSP_OUTPUT_INST/ALU_OUT[0]
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.146     5.171 r  p_1_out__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.258     5.429    p_1_out__1_n_105
                                                                      r  fir_result_r[23]_i_17/I0
                         LUT2 (Prop_LUT2_I0_O)        0.083     5.512 r  fir_result_r[23]_i_17/O
                         net (fo=1, unplaced)         0.021     5.533    fir_result_r[23]_i_17_n_0
                                                                      r  fir_result_r_reg[23]_i_2/S[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[2])
                                                      0.175     5.708 r  fir_result_r_reg[23]_i_2/O[2]
                         net (fo=2, unplaced)         0.200     5.908    p_1_out__3[18]
                                                                      r  fir_result_r[23]_i_8/I0
                         LUT2 (Prop_LUT2_I0_O)        0.056     5.964 r  fir_result_r[23]_i_8/O
                         net (fo=1, unplaced)         0.023     5.987    fir_result_r[23]_i_8_n_0
                                                                      r  fir_result_r_reg[23]_i_1/S[2]
                         CARRY8 (Prop_CARRY8_S[2]_O[5])
                                                      0.278     6.265 r  fir_result_r_reg[23]_i_1/O[5]
                         net (fo=1, unplaced)         0.033     6.298    fir_result_w__0[21]
                         FDRE                                         r  fir_result_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.518     0.518 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.518    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.518 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.206     0.724    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.039     0.763 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       2.439     3.202    axis_clk_IBUF_BUFG
                         FDRE                                         r  fir_result_r_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[0]
                            (input port)
  Destination:            receive_address_for_read_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[0] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[0]_inst/I
                                                                      r  araddr_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[0]_inst/OUT
                                                                      r  araddr_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    araddr_IBUF[0]
                         FDRE                                         r  receive_address_for_read_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[0]/C

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            receive_address_for_read_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[1]_inst/I
                                                                      r  araddr_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[1]_inst/OUT
                                                                      r  araddr_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    araddr_IBUF[1]
                         FDRE                                         r  receive_address_for_read_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[1]/C

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            receive_address_for_read_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[2]_inst/I
                                                                      r  araddr_IBUF[2]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[2]_inst/OUT
                                                                      r  araddr_IBUF[2]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    araddr_IBUF[2]
                         FDRE                                         r  receive_address_for_read_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[2]/C

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            receive_address_for_read_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[3]_inst/I
                                                                      r  araddr_IBUF[3]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[3]_inst/OUT
                                                                      r  araddr_IBUF[3]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    araddr_IBUF[3]
                         FDRE                                         r  receive_address_for_read_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[3]/C

Slack:                    inf
  Source:                 araddr[4]
                            (input port)
  Destination:            receive_address_for_read_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.449ns (58.638%)  route 0.317ns (41.362%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[4] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[4]_inst/I
                                                                      r  araddr_IBUF[4]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[4]_inst/OUT
                                                                      r  araddr_IBUF[4]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=2, unplaced)         0.317     0.766    araddr_IBUF[4]
                         FDRE                                         r  receive_address_for_read_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[4]/C

Slack:                    inf
  Source:                 araddr[10]
                            (input port)
  Destination:            receive_address_for_read_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.449ns (58.486%)  route 0.319ns (41.514%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[10] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[10]_inst/I
                                                                      r  araddr_IBUF[10]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[10]_inst/OUT
                                                                      r  araddr_IBUF[10]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.319     0.768    araddr_IBUF[10]
                         FDRE                                         r  receive_address_for_read_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[10]/C

Slack:                    inf
  Source:                 araddr[11]
                            (input port)
  Destination:            receive_address_for_read_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.449ns (58.486%)  route 0.319ns (41.514%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[11] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[11]_inst/I
                                                                      r  araddr_IBUF[11]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[11]_inst/OUT
                                                                      r  araddr_IBUF[11]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=3, unplaced)         0.319     0.768    araddr_IBUF[11]
                         FDRE                                         r  receive_address_for_read_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[11]/C

Slack:                    inf
  Source:                 araddr[9]
                            (input port)
  Destination:            receive_address_for_read_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.449ns (58.183%)  route 0.323ns (41.817%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[9] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[9]_inst/I
                                                                      r  araddr_IBUF[9]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[9]_inst/OUT
                                                                      r  araddr_IBUF[9]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=4, unplaced)         0.323     0.772    araddr_IBUF[9]
                         FDRE                                         r  receive_address_for_read_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[9]/C

Slack:                    inf
  Source:                 araddr[8]
                            (input port)
  Destination:            receive_address_for_read_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.449ns (58.032%)  route 0.325ns (41.968%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[8] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[8]_inst/I
                                                                      r  araddr_IBUF[8]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[8]_inst/OUT
                                                                      r  araddr_IBUF[8]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=5, unplaced)         0.325     0.774    araddr_IBUF[8]
                         FDRE                                         r  receive_address_for_read_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[8]/C

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            receive_address_for_read_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.449ns (57.883%)  route 0.327ns (42.117%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr_IBUF[7]_inst/I
                                                                      r  araddr_IBUF[7]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.449     0.449 r  araddr_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.449    araddr_IBUF[7]_inst/OUT
                                                                      r  araddr_IBUF[7]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.449 r  araddr_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=6, unplaced)         0.327     0.776    araddr_IBUF[7]
                         FDRE                                         r  receive_address_for_read_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk_IBUF_inst/I
                                                                      r  axis_clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.721     0.721 r  axis_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.721    axis_clk_IBUF_inst/OUT
                                                                      r  axis_clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.721 r  axis_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.118     0.839    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.026     0.865 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       1.259     2.124    axis_clk_IBUF_BUFG
                         FDRE                                         r  receive_address_for_read_r_reg[7]/C





