Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d4a01a30761b494e81194a0346b86c86 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot majority_of_five_vhdl_testbench_behav xil_defaultlib.majority_of_five_vhdl_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.majority_of_five_vhdl [majority_of_five_vhdl_default]
Compiling architecture behavioral of entity xil_defaultlib.majority_of_five_vhdl_testbench
Built simulation snapshot majority_of_five_vhdl_testbench_behav
