// coreBuilder: This is an automated C header file. DO NOT EDIT.
#ifndef __DWC_CINIT_REGS__H__
#define __DWC_CINIT_REGS__H__
/** @brief struct of register programming intent after applying sdram options, static and qdyn configuration values. */
typedef struct tag_mctl_regs_t {
   REGB_DDRC_CH0_MSTR0_struct_t  REGB_DDRC_CH0_MSTR0_reg;
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_DDRC_CH0_MSTR1_struct_t  REGB_DDRC_CH0_MSTR1_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_FREQUENCY_NUM_GT_1
   REGB_DDRC_CH0_MSTR2_struct_t  REGB_DDRC_CH0_MSTR2_reg;
#endif //UMCTL2_FREQUENCY_NUM_GT_1
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_MSTR3_struct_t  REGB_DDRC_CH0_MSTR3_reg;
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_DDRC_CH0_MSTR4_struct_t  REGB_DDRC_CH0_MSTR4_reg;
#endif //DDRCTL_LPDDR
   REGB_DDRC_CH0_MRCTRL0_struct_t  REGB_DDRC_CH0_MRCTRL0_reg;
   REGB_DDRC_CH0_MRCTRL1_struct_t  REGB_DDRC_CH0_MRCTRL1_reg;
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_MRCTRL2_struct_t  REGB_DDRC_CH0_MRCTRL2_reg;
#endif //DDRCTL_DDR
#ifndef MEMC_NUM_RANKS_1_OR_2_OR_4
   REGB_DDRC_CH0_MRCTRL3_struct_t  REGB_DDRC_CH0_MRCTRL3_reg;
#endif //MEMC_NUM_RANKS_1_OR_2_OR_4
#ifdef DDRCTL_LPDDR
   REGB_DDRC_CH0_DERATECTL0_struct_t  REGB_DDRC_CH0_DERATECTL0_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
   REGB_DDRC_CH0_DERATECTL1_struct_t  REGB_DDRC_CH0_DERATECTL1_reg;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH0_DERATECTL2_struct_t  REGB_DDRC_CH0_DERATECTL2_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_DERATECTL3_struct_t  REGB_DDRC_CH0_DERATECTL3_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_DERATECTL4_struct_t  REGB_DDRC_CH0_DERATECTL4_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
   REGB_DDRC_CH0_DERATECTL5_struct_t  REGB_DDRC_CH0_DERATECTL5_reg;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
   REGB_DDRC_CH0_DERATECTL6_struct_t  REGB_DDRC_CH0_DERATECTL6_reg;
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
   REGB_DDRC_CH0_DERATEDBGCTL_struct_t  REGB_DDRC_CH0_DERATEDBGCTL_reg;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
   REGB_DDRC_CH0_PWRCTL_struct_t  REGB_DDRC_CH0_PWRCTL_reg;
   REGB_DDRC_CH0_HWLPCTL_struct_t  REGB_DDRC_CH0_HWLPCTL_reg;
   REGB_DDRC_CH0_RFSHMOD0_struct_t  REGB_DDRC_CH0_RFSHMOD0_reg;
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_RFSHMOD1_struct_t  REGB_DDRC_CH0_RFSHMOD1_reg;
#endif //DDRCTL_DDR
   REGB_DDRC_CH0_RFSHCTL0_struct_t  REGB_DDRC_CH0_RFSHCTL0_reg;
   REGB_DDRC_CH0_ZQCTL0_struct_t  REGB_DDRC_CH0_ZQCTL0_reg;
#ifdef DDRCTL_LPDDR
   REGB_DDRC_CH0_ZQCTL1_struct_t  REGB_DDRC_CH0_ZQCTL1_reg;
#endif //DDRCTL_LPDDR
   REGB_DDRC_CH0_ZQCTL2_struct_t  REGB_DDRC_CH0_ZQCTL2_reg;
#ifdef LPDDR45_DQSOSC_EN
   REGB_DDRC_CH0_DQSOSCRUNTIME_struct_t  REGB_DDRC_CH0_DQSOSCRUNTIME_reg;
#endif //LPDDR45_DQSOSC_EN
#ifdef LPDDR45_DQSOSC_EN
   REGB_DDRC_CH0_DQSOSCCFG0_struct_t  REGB_DDRC_CH0_DQSOSCCFG0_reg;
#endif //LPDDR45_DQSOSC_EN
   REGB_DDRC_CH0_SCHED0_struct_t  REGB_DDRC_CH0_SCHED0_reg;
#ifdef MEMC_ENH_CAM_PTR
   REGB_DDRC_CH0_SCHED1_struct_t  REGB_DDRC_CH0_SCHED1_reg;
#endif //MEMC_ENH_CAM_PTR
#ifdef UMCTL2_DYN_BSM
   REGB_DDRC_CH0_SCHED2_struct_t  REGB_DDRC_CH0_SCHED2_reg;
#endif //UMCTL2_DYN_BSM
#ifdef MEMC_ENH_RDWR_SWITCH
   REGB_DDRC_CH0_SCHED3_struct_t  REGB_DDRC_CH0_SCHED3_reg;
#endif //MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_ENH_RDWR_SWITCH
   REGB_DDRC_CH0_SCHED4_struct_t  REGB_DDRC_CH0_SCHED4_reg;
#endif //MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_ENH_RDWR_SWITCH
#ifdef MEMC_INLINE_ECC
   REGB_DDRC_CH0_SCHED5_struct_t  REGB_DDRC_CH0_SCHED5_reg;
#endif //MEMC_INLINE_ECC
#endif //MEMC_ENH_RDWR_SWITCH
#ifdef UMCTL2_HWFFC_EN
   REGB_DDRC_CH0_HWFFCCTL_struct_t  REGB_DDRC_CH0_HWFFCCTL_reg;
#endif //UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
   REGB_DDRC_CH0_DQMAP0_struct_t  REGB_DDRC_CH0_DQMAP0_reg;
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_23
   REGB_DDRC_CH0_DQMAP1_struct_t  REGB_DDRC_CH0_DQMAP1_reg;
#endif //MEMC_DRAM_DATA_WIDTH_GT_23
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_39
   REGB_DDRC_CH0_DQMAP2_struct_t  REGB_DDRC_CH0_DQMAP2_reg;
#endif //MEMC_DRAM_DATA_WIDTH_GT_39
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_GT_55
   REGB_DDRC_CH0_DQMAP3_struct_t  REGB_DDRC_CH0_DQMAP3_reg;
#endif //MEMC_DRAM_DATA_WIDTH_GT_55
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
#ifdef MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
   REGB_DDRC_CH0_DQMAP4_struct_t  REGB_DDRC_CH0_DQMAP4_reg;
#endif //MEMC_DRAM_DATA_WIDTH_72_OR_MEMC_SIDEBAND_ECC
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_DQ_MAPPING
   REGB_DDRC_CH0_DQMAP5_struct_t  REGB_DDRC_CH0_DQMAP5_reg;
#endif //UMCTL2_DQ_MAPPING
#endif //DDRCTL_DDR
   REGB_DDRC_CH0_DFILPCFG0_struct_t  REGB_DDRC_CH0_DFILPCFG0_reg;
   REGB_DDRC_CH0_DFIUPD0_struct_t  REGB_DDRC_CH0_DFIUPD0_reg;
#ifdef UMCTL2_DFI_PHYUPD_WAIT_IDLE
   REGB_DDRC_CH0_DFIUPD1_struct_t  REGB_DDRC_CH0_DFIUPD1_reg;
#endif //UMCTL2_DFI_PHYUPD_WAIT_IDLE
   REGB_DDRC_CH0_DFIMISC_struct_t  REGB_DDRC_CH0_DFIMISC_reg;
   REGB_DDRC_CH0_DFIPHYMSTR_struct_t  REGB_DDRC_CH0_DFIPHYMSTR_reg;
   REGB_DDRC_CH0_DFI0MSGCTL0_struct_t  REGB_DDRC_CH0_DFI0MSGCTL0_reg;
#ifdef UMCTL2_INCL_ARB
#ifdef UMCTL2_A_AXI
   REGB_DDRC_CH0_POISONCFG_struct_t  REGB_DDRC_CH0_POISONCFG_reg;
#endif //UMCTL2_A_AXI
#endif //UMCTL2_INCL_ARB
#ifdef MEMC_ECC_SUPPORT_GT_0
   REGB_DDRC_CH0_ECCCFG0_struct_t  REGB_DDRC_CH0_ECCCFG0_reg;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
   REGB_DDRC_CH0_ECCCFG1_struct_t  REGB_DDRC_CH0_ECCCFG1_reg;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
   REGB_DDRC_CH0_ECCCTL_struct_t  REGB_DDRC_CH0_ECCCTL_reg;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
   REGB_DDRC_CH0_ECCPOISONADDR0_struct_t  REGB_DDRC_CH0_ECCPOISONADDR0_reg;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
   REGB_DDRC_CH0_ECCPOISONADDR1_struct_t  REGB_DDRC_CH0_ECCPOISONADDR1_reg;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
   REGB_DDRC_CH0_ADVECCINDEX_struct_t  REGB_DDRC_CH0_ADVECCINDEX_reg;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
   REGB_DDRC_CH0_ECCPOISONPAT0_struct_t  REGB_DDRC_CH0_ECCPOISONPAT0_reg;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_DRAM_DATA_WIDTH_64
   REGB_DDRC_CH0_ECCPOISONPAT1_struct_t  REGB_DDRC_CH0_ECCPOISONPAT1_reg;
#endif //MEMC_DRAM_DATA_WIDTH_64
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef MEMC_ECC_SUPPORT_GT_0
   REGB_DDRC_CH0_ECCPOISONPAT2_struct_t  REGB_DDRC_CH0_ECCPOISONPAT2_reg;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef UMCTL2_OCPAR_OR_OCECC_EN_1
   REGB_DDRC_CH0_OCPARCFG0_struct_t  REGB_DDRC_CH0_OCPARCFG0_reg;
#endif //UMCTL2_OCPAR_OR_OCECC_EN_1
#ifdef UMCTL2_OCPAR_EN_1
   REGB_DDRC_CH0_OCPARCFG1_struct_t  REGB_DDRC_CH0_OCPARCFG1_reg;
#endif //UMCTL2_OCPAR_EN_1
#ifdef DDRCTL_OCSAP_EN_1
   REGB_DDRC_CH0_OCSAPCFG0_struct_t  REGB_DDRC_CH0_OCSAPCFG0_reg;
#endif //DDRCTL_OCSAP_EN_1
#ifdef UMCTL2_OCECC_EN_1
   REGB_DDRC_CH0_OCECCCFG0_struct_t  REGB_DDRC_CH0_OCECCCFG0_reg;
#endif //UMCTL2_OCECC_EN_1
#ifdef UMCTL2_OCECC_EN_1
   REGB_DDRC_CH0_OCECCCFG1_struct_t  REGB_DDRC_CH0_OCECCCFG1_reg;
#endif //UMCTL2_OCECC_EN_1
#ifdef UMCTL2_OCCAP_EN_1
   REGB_DDRC_CH0_OCCAPCFG_struct_t  REGB_DDRC_CH0_OCCAPCFG_reg;
#endif //UMCTL2_OCCAP_EN_1
#ifdef UMCTL2_OCCAP_EN_1
   REGB_DDRC_CH0_OCCAPCFG1_struct_t  REGB_DDRC_CH0_OCCAPCFG1_reg;
#endif //UMCTL2_OCCAP_EN_1
   REGB_DDRC_CH0_CRCPARCTL0_struct_t  REGB_DDRC_CH0_CRCPARCTL0_reg;
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_CRCPARCTL1_struct_t  REGB_DDRC_CH0_CRCPARCTL1_reg;
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_CRCPARCTL2_struct_t  REGB_DDRC_CH0_CRCPARCTL2_reg;
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
   REGB_DDRC_CH0_CAPARPOISONCTL_struct_t  REGB_DDRC_CH0_CAPARPOISONCTL_reg;
#endif //UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_CRCPOISONCTL0_struct_t  REGB_DDRC_CH0_CRCPOISONCTL0_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_REGPAR_EN_1
   REGB_DDRC_CH0_REGPARCFG_struct_t  REGB_DDRC_CH0_REGPARCFG_reg;
#endif //UMCTL2_REGPAR_EN_1
#ifdef MEMC_LINK_ECC
   REGB_DDRC_CH0_LNKECCCTL0_struct_t  REGB_DDRC_CH0_LNKECCCTL0_reg;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
   REGB_DDRC_CH0_LNKECCCTL1_struct_t  REGB_DDRC_CH0_LNKECCCTL1_reg;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
   REGB_DDRC_CH0_LNKECCPOISONCTL0_struct_t  REGB_DDRC_CH0_LNKECCPOISONCTL0_reg;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
   REGB_DDRC_CH0_LNKECCINDEX_struct_t  REGB_DDRC_CH0_LNKECCINDEX_reg;
#endif //MEMC_LINK_ECC
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL0_struct_t  REGB_DDRC_CH0_PASCTL0_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL1_struct_t  REGB_DDRC_CH0_PASCTL1_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL2_struct_t  REGB_DDRC_CH0_PASCTL2_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL3_struct_t  REGB_DDRC_CH0_PASCTL3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL4_struct_t  REGB_DDRC_CH0_PASCTL4_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL5_struct_t  REGB_DDRC_CH0_PASCTL5_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL6_struct_t  REGB_DDRC_CH0_PASCTL6_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL7_struct_t  REGB_DDRC_CH0_PASCTL7_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL8_struct_t  REGB_DDRC_CH0_PASCTL8_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL9_struct_t  REGB_DDRC_CH0_PASCTL9_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL10_struct_t  REGB_DDRC_CH0_PASCTL10_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL11_struct_t  REGB_DDRC_CH0_PASCTL11_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL12_struct_t  REGB_DDRC_CH0_PASCTL12_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH0_PASCTL13_struct_t  REGB_DDRC_CH0_PASCTL13_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH0_PASCTL14_struct_t  REGB_DDRC_CH0_PASCTL14_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL15_struct_t  REGB_DDRC_CH0_PASCTL15_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL16_struct_t  REGB_DDRC_CH0_PASCTL16_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL17_struct_t  REGB_DDRC_CH0_PASCTL17_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL18_struct_t  REGB_DDRC_CH0_PASCTL18_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL20_struct_t  REGB_DDRC_CH0_PASCTL20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL21_struct_t  REGB_DDRC_CH0_PASCTL21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL22_struct_t  REGB_DDRC_CH0_PASCTL22_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASCTL23_struct_t  REGB_DDRC_CH0_PASCTL23_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH0_PASCTL24_struct_t  REGB_DDRC_CH0_PASCTL24_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH0_PASCTL25_struct_t  REGB_DDRC_CH0_PASCTL25_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH0_PASCTL26_struct_t  REGB_DDRC_CH0_PASCTL26_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH0_PASCTL27_struct_t  REGB_DDRC_CH0_PASCTL27_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL28_struct_t  REGB_DDRC_CH0_PASCTL28_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL29_struct_t  REGB_DDRC_CH0_PASCTL29_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL30_struct_t  REGB_DDRC_CH0_PASCTL30_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL31_struct_t  REGB_DDRC_CH0_PASCTL31_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL32_struct_t  REGB_DDRC_CH0_PASCTL32_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL33_struct_t  REGB_DDRC_CH0_PASCTL33_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL34_struct_t  REGB_DDRC_CH0_PASCTL34_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH0_PASCTL35_struct_t  REGB_DDRC_CH0_PASCTL35_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP_EN
   REGB_DDRC_CH0_PASCTL36_struct_t  REGB_DDRC_CH0_PASCTL36_reg;
#endif //DDRCTL_PERRANK_LP_EN
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_DDRC_CH0_PASCTL37_struct_t  REGB_DDRC_CH0_PASCTL37_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_BWL_EN
   REGB_DDRC_CH0_PASCTL38_struct_t  REGB_DDRC_CH0_PASCTL38_reg;
#endif //DDRCTL_DDR_BWL_EN
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_CMDCFG_struct_t  REGB_DDRC_CH0_CMDCFG_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_CMDCTL_struct_t  REGB_DDRC_CH0_CMDCTL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_CMDEXTCTL_struct_t  REGB_DDRC_CH0_CMDEXTCTL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_PASINTCTL_struct_t  REGB_DDRC_CH0_PASINTCTL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_DU_CFGBUF_CTRL_struct_t  REGB_DDRC_CH0_DU_CFGBUF_CTRL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_DU_CMDBUF_CTRL_struct_t  REGB_DDRC_CH0_DU_CMDBUF_CTRL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_LP_CMDBUF_CTRL_struct_t  REGB_DDRC_CH0_LP_CMDBUF_CTRL_reg;
#endif //MEMC_DDR5
   REGB_DDRC_CH0_OPCTRL0_struct_t  REGB_DDRC_CH0_OPCTRL0_reg;
   REGB_DDRC_CH0_OPCTRL1_struct_t  REGB_DDRC_CH0_OPCTRL1_reg;
   REGB_DDRC_CH0_OPCTRLCMD_struct_t  REGB_DDRC_CH0_OPCTRLCMD_reg;
   REGB_DDRC_CH0_SWCTL_struct_t  REGB_DDRC_CH0_SWCTL_reg;
   REGB_DDRC_CH0_DIMMCTL_struct_t  REGB_DDRC_CH0_DIMMCTL_reg;
#ifdef DDRCTL_PROG_CHCTL
   REGB_DDRC_CH0_CHCTL_struct_t  REGB_DDRC_CH0_CHCTL_reg;
#endif //DDRCTL_PROG_CHCTL
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_DDRC_CH0_RANKCTL_struct_t  REGB_DDRC_CH0_RANKCTL_reg;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_DDRC_CH0_DBICTL_struct_t  REGB_DDRC_CH0_DBICTL_reg;
   REGB_DDRC_CH0_ODTMAP_struct_t  REGB_DDRC_CH0_ODTMAP_reg;
#ifdef DDRCTL_LPDDR
   REGB_DDRC_CH0_DATACTL0_struct_t  REGB_DDRC_CH0_DATACTL0_reg;
#endif //DDRCTL_LPDDR
   REGB_DDRC_CH0_SWCTLSTATIC_struct_t  REGB_DDRC_CH0_SWCTLSTATIC_reg;
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK0_struct_t  REGB_DDRC_CH0_ODTMAPK0_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK1_struct_t  REGB_DDRC_CH0_ODTMAPK1_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK2_struct_t  REGB_DDRC_CH0_ODTMAPK2_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK3_struct_t  REGB_DDRC_CH0_ODTMAPK3_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK4_struct_t  REGB_DDRC_CH0_ODTMAPK4_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK5_struct_t  REGB_DDRC_CH0_ODTMAPK5_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK6_struct_t  REGB_DDRC_CH0_ODTMAPK6_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK7_struct_t  REGB_DDRC_CH0_ODTMAPK7_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK8_struct_t  REGB_DDRC_CH0_ODTMAPK8_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK9_struct_t  REGB_DDRC_CH0_ODTMAPK9_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK10_struct_t  REGB_DDRC_CH0_ODTMAPK10_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK11_struct_t  REGB_DDRC_CH0_ODTMAPK11_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK12_struct_t  REGB_DDRC_CH0_ODTMAPK12_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK13_struct_t  REGB_DDRC_CH0_ODTMAPK13_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK14_struct_t  REGB_DDRC_CH0_ODTMAPK14_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_ODTMAPK15_struct_t  REGB_DDRC_CH0_ODTMAPK15_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
   REGB_DDRC_CH0_INITTMG0_struct_t  REGB_DDRC_CH0_INITTMG0_reg;
   REGB_DDRC_CH0_INITTMG1_struct_t  REGB_DDRC_CH0_INITTMG1_reg;
#ifdef DDRCTL_DDR
   REGB_DDRC_CH0_INITTMG2_struct_t  REGB_DDRC_CH0_INITTMG2_reg;
#endif //DDRCTL_DDR
#ifdef MEMC_DDR5
   REGB_DDRC_CH0_DS_DBG_CTRL0_struct_t  REGB_DDRC_CH0_DS_DBG_CTRL0_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_MSTR3_struct_t  REGB_DDRC_CH1_MSTR3_reg;
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_DDRC_CH1_MSTR4_struct_t  REGB_DDRC_CH1_MSTR4_reg;
#endif //DDRCTL_LPDDR
   REGB_DDRC_CH1_MRCTRL0_struct_t  REGB_DDRC_CH1_MRCTRL0_reg;
   REGB_DDRC_CH1_MRCTRL1_struct_t  REGB_DDRC_CH1_MRCTRL1_reg;
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_MRCTRL2_struct_t  REGB_DDRC_CH1_MRCTRL2_reg;
#endif //DDRCTL_DDR
#ifndef MEMC_NUM_RANKS_1_OR_2_OR_4
   REGB_DDRC_CH1_MRCTRL3_struct_t  REGB_DDRC_CH1_MRCTRL3_reg;
#endif //MEMC_NUM_RANKS_1_OR_2_OR_4
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
   REGB_DDRC_CH1_DERATECTL5_struct_t  REGB_DDRC_CH1_DERATECTL5_reg;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
#ifdef DDRCTL_DDR_OR_MEMC_LPDDR4
   REGB_DDRC_CH1_DERATEDBGCTL_struct_t  REGB_DDRC_CH1_DERATEDBGCTL_reg;
#endif //DDRCTL_DDR_OR_MEMC_LPDDR4
   REGB_DDRC_CH1_PWRCTL_struct_t  REGB_DDRC_CH1_PWRCTL_reg;
   REGB_DDRC_CH1_HWLPCTL_struct_t  REGB_DDRC_CH1_HWLPCTL_reg;
#ifdef DDRCTL_LPDDR
   REGB_DDRC_CH1_ZQCTL1_struct_t  REGB_DDRC_CH1_ZQCTL1_reg;
#endif //DDRCTL_LPDDR
   REGB_DDRC_CH1_DFI0MSGCTL0_struct_t  REGB_DDRC_CH1_DFI0MSGCTL0_reg;
#ifdef MEMC_ECC_SUPPORT_GT_0
   REGB_DDRC_CH1_ECCCTL_struct_t  REGB_DDRC_CH1_ECCCTL_reg;
#endif //MEMC_ECC_SUPPORT_GT_0
#ifdef UMCTL2_OCPAR_OR_OCECC_EN_1
   REGB_DDRC_CH1_OCPARCFG0_struct_t  REGB_DDRC_CH1_OCPARCFG0_reg;
#endif //UMCTL2_OCPAR_OR_OCECC_EN_1
#ifdef UMCTL2_OCCAP_EN_1
   REGB_DDRC_CH1_OCCAPCFG1_struct_t  REGB_DDRC_CH1_OCCAPCFG1_reg;
#endif //UMCTL2_OCCAP_EN_1
   REGB_DDRC_CH1_CRCPARCTL0_struct_t  REGB_DDRC_CH1_CRCPARCTL0_reg;
#ifdef DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
   REGB_DDRC_CH1_CAPARPOISONCTL_struct_t  REGB_DDRC_CH1_CAPARPOISONCTL_reg;
#endif //UMCTL2_CRC_PARITY_RETRY_OR_DDRCTL_CA_PARITY
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_CRCPOISONCTL0_struct_t  REGB_DDRC_CH1_CRCPOISONCTL0_reg;
#endif //DDRCTL_DDR
#ifdef MEMC_LINK_ECC
   REGB_DDRC_CH1_LNKECCCTL0_struct_t  REGB_DDRC_CH1_LNKECCCTL0_reg;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
   REGB_DDRC_CH1_LNKECCCTL1_struct_t  REGB_DDRC_CH1_LNKECCCTL1_reg;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
   REGB_DDRC_CH1_LNKECCPOISONCTL0_struct_t  REGB_DDRC_CH1_LNKECCPOISONCTL0_reg;
#endif //MEMC_LINK_ECC
#ifdef MEMC_LINK_ECC
   REGB_DDRC_CH1_LNKECCINDEX_struct_t  REGB_DDRC_CH1_LNKECCINDEX_reg;
#endif //MEMC_LINK_ECC
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL0_struct_t  REGB_DDRC_CH1_PASCTL0_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL1_struct_t  REGB_DDRC_CH1_PASCTL1_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL2_struct_t  REGB_DDRC_CH1_PASCTL2_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL3_struct_t  REGB_DDRC_CH1_PASCTL3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL4_struct_t  REGB_DDRC_CH1_PASCTL4_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL5_struct_t  REGB_DDRC_CH1_PASCTL5_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL6_struct_t  REGB_DDRC_CH1_PASCTL6_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL7_struct_t  REGB_DDRC_CH1_PASCTL7_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL8_struct_t  REGB_DDRC_CH1_PASCTL8_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL9_struct_t  REGB_DDRC_CH1_PASCTL9_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL10_struct_t  REGB_DDRC_CH1_PASCTL10_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL11_struct_t  REGB_DDRC_CH1_PASCTL11_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL12_struct_t  REGB_DDRC_CH1_PASCTL12_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH1_PASCTL13_struct_t  REGB_DDRC_CH1_PASCTL13_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH1_PASCTL14_struct_t  REGB_DDRC_CH1_PASCTL14_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL15_struct_t  REGB_DDRC_CH1_PASCTL15_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL16_struct_t  REGB_DDRC_CH1_PASCTL16_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL17_struct_t  REGB_DDRC_CH1_PASCTL17_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL18_struct_t  REGB_DDRC_CH1_PASCTL18_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL20_struct_t  REGB_DDRC_CH1_PASCTL20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL21_struct_t  REGB_DDRC_CH1_PASCTL21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL22_struct_t  REGB_DDRC_CH1_PASCTL22_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASCTL23_struct_t  REGB_DDRC_CH1_PASCTL23_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH1_PASCTL24_struct_t  REGB_DDRC_CH1_PASCTL24_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH1_PASCTL25_struct_t  REGB_DDRC_CH1_PASCTL25_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH1_PASCTL26_struct_t  REGB_DDRC_CH1_PASCTL26_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_DDRC_CH1_PASCTL27_struct_t  REGB_DDRC_CH1_PASCTL27_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL28_struct_t  REGB_DDRC_CH1_PASCTL28_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL29_struct_t  REGB_DDRC_CH1_PASCTL29_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL30_struct_t  REGB_DDRC_CH1_PASCTL30_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL31_struct_t  REGB_DDRC_CH1_PASCTL31_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL32_struct_t  REGB_DDRC_CH1_PASCTL32_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL33_struct_t  REGB_DDRC_CH1_PASCTL33_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL34_struct_t  REGB_DDRC_CH1_PASCTL34_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_DDRC_CH1_PASCTL35_struct_t  REGB_DDRC_CH1_PASCTL35_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //DDRCTL_PERRANK_LP
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_PERRANK_LP_EN
   REGB_DDRC_CH1_PASCTL36_struct_t  REGB_DDRC_CH1_PASCTL36_reg;
#endif //DDRCTL_PERRANK_LP_EN
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_DDRC_CH1_PASCTL37_struct_t  REGB_DDRC_CH1_PASCTL37_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_BWL_EN
   REGB_DDRC_CH1_PASCTL38_struct_t  REGB_DDRC_CH1_PASCTL38_reg;
#endif //DDRCTL_DDR_BWL_EN
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_CMDCFG_struct_t  REGB_DDRC_CH1_CMDCFG_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_CMDCTL_struct_t  REGB_DDRC_CH1_CMDCTL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_CMDEXTCTL_struct_t  REGB_DDRC_CH1_CMDEXTCTL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_PASINTCTL_struct_t  REGB_DDRC_CH1_PASINTCTL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_DU_CFGBUF_CTRL_struct_t  REGB_DDRC_CH1_DU_CFGBUF_CTRL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_DU_CMDBUF_CTRL_struct_t  REGB_DDRC_CH1_DU_CMDBUF_CTRL_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_LP_CMDBUF_CTRL_struct_t  REGB_DDRC_CH1_LP_CMDBUF_CTRL_reg;
#endif //MEMC_DDR5
   REGB_DDRC_CH1_OPCTRL1_struct_t  REGB_DDRC_CH1_OPCTRL1_reg;
   REGB_DDRC_CH1_OPCTRLCMD_struct_t  REGB_DDRC_CH1_OPCTRLCMD_reg;
   REGB_DDRC_CH1_DBICTL_struct_t  REGB_DDRC_CH1_DBICTL_reg;
   REGB_DDRC_CH1_ODTMAP_struct_t  REGB_DDRC_CH1_ODTMAP_reg;
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK0_struct_t  REGB_DDRC_CH1_ODTMAPK0_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK1_struct_t  REGB_DDRC_CH1_ODTMAPK1_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK2_struct_t  REGB_DDRC_CH1_ODTMAPK2_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK3_struct_t  REGB_DDRC_CH1_ODTMAPK3_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK4_struct_t  REGB_DDRC_CH1_ODTMAPK4_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK5_struct_t  REGB_DDRC_CH1_ODTMAPK5_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK6_struct_t  REGB_DDRC_CH1_ODTMAPK6_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_4
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK7_struct_t  REGB_DDRC_CH1_ODTMAPK7_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_4
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK8_struct_t  REGB_DDRC_CH1_ODTMAPK8_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK9_struct_t  REGB_DDRC_CH1_ODTMAPK9_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK10_struct_t  REGB_DDRC_CH1_ODTMAPK10_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK11_struct_t  REGB_DDRC_CH1_ODTMAPK11_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK12_struct_t  REGB_DDRC_CH1_ODTMAPK12_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK13_struct_t  REGB_DDRC_CH1_ODTMAPK13_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK14_struct_t  REGB_DDRC_CH1_ODTMAPK14_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
#ifdef MEMC_NUM_RANKS_GT_8
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_ODTMAPK15_struct_t  REGB_DDRC_CH1_ODTMAPK15_reg;
#endif //DDRCTL_DDR
#endif //MEMC_NUM_RANKS_GT_8
   REGB_DDRC_CH1_INITTMG0_struct_t  REGB_DDRC_CH1_INITTMG0_reg;
   REGB_DDRC_CH1_INITTMG1_struct_t  REGB_DDRC_CH1_INITTMG1_reg;
#ifdef DDRCTL_DDR
   REGB_DDRC_CH1_INITTMG2_struct_t  REGB_DDRC_CH1_INITTMG2_reg;
#endif //DDRCTL_DDR
#ifdef MEMC_DDR5
   REGB_DDRC_CH1_DS_DBG_CTRL0_struct_t  REGB_DDRC_CH1_DS_DBG_CTRL0_reg;
#endif //MEMC_DDR5
#ifdef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
   REGB_ADDR_MAP0_ADDRMAP0_struct_t  REGB_ADDR_MAP0_ADDRMAP0_reg;
#endif //UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_ADDR_MAP0_ADDRMAP1_struct_t  REGB_ADDR_MAP0_ADDRMAP1_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef UMCTL2_CID_WIDTH_GT_0
   REGB_ADDR_MAP0_ADDRMAP2_struct_t  REGB_ADDR_MAP0_ADDRMAP2_reg;
#endif //UMCTL2_CID_WIDTH_GT_0
   REGB_ADDR_MAP0_ADDRMAP3_struct_t  REGB_ADDR_MAP0_ADDRMAP3_reg;
   REGB_ADDR_MAP0_ADDRMAP4_struct_t  REGB_ADDR_MAP0_ADDRMAP4_reg;
   REGB_ADDR_MAP0_ADDRMAP5_struct_t  REGB_ADDR_MAP0_ADDRMAP5_reg;
   REGB_ADDR_MAP0_ADDRMAP6_struct_t  REGB_ADDR_MAP0_ADDRMAP6_reg;
   REGB_ADDR_MAP0_ADDRMAP7_struct_t  REGB_ADDR_MAP0_ADDRMAP7_reg;
   REGB_ADDR_MAP0_ADDRMAP8_struct_t  REGB_ADDR_MAP0_ADDRMAP8_reg;
   REGB_ADDR_MAP0_ADDRMAP9_struct_t  REGB_ADDR_MAP0_ADDRMAP9_reg;
   REGB_ADDR_MAP0_ADDRMAP10_struct_t  REGB_ADDR_MAP0_ADDRMAP10_reg;
   REGB_ADDR_MAP0_ADDRMAP11_struct_t  REGB_ADDR_MAP0_ADDRMAP11_reg;
   REGB_ADDR_MAP0_ADDRMAP12_struct_t  REGB_ADDR_MAP0_ADDRMAP12_reg;
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_ADDR_MAP1_ADDRMAP1_struct_t  REGB_ADDR_MAP1_ADDRMAP1_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef UMCTL2_CID_WIDTH_GT_0
   REGB_ADDR_MAP1_ADDRMAP2_struct_t  REGB_ADDR_MAP1_ADDRMAP2_reg;
#endif //UMCTL2_CID_WIDTH_GT_0
   REGB_ADDR_MAP1_ADDRMAP3_struct_t  REGB_ADDR_MAP1_ADDRMAP3_reg;
   REGB_ADDR_MAP1_ADDRMAP4_struct_t  REGB_ADDR_MAP1_ADDRMAP4_reg;
   REGB_ADDR_MAP1_ADDRMAP5_struct_t  REGB_ADDR_MAP1_ADDRMAP5_reg;
   REGB_ADDR_MAP1_ADDRMAP6_struct_t  REGB_ADDR_MAP1_ADDRMAP6_reg;
   REGB_ADDR_MAP1_ADDRMAP7_struct_t  REGB_ADDR_MAP1_ADDRMAP7_reg;
   REGB_ADDR_MAP1_ADDRMAP8_struct_t  REGB_ADDR_MAP1_ADDRMAP8_reg;
   REGB_ADDR_MAP1_ADDRMAP9_struct_t  REGB_ADDR_MAP1_ADDRMAP9_reg;
   REGB_ADDR_MAP1_ADDRMAP10_struct_t  REGB_ADDR_MAP1_ADDRMAP10_reg;
   REGB_ADDR_MAP1_ADDRMAP11_struct_t  REGB_ADDR_MAP1_ADDRMAP11_reg;
   REGB_ARB_PORT0_PCCFG_struct_t  REGB_ARB_PORT0_PCCFG_reg;
   REGB_ARB_PORT0_PCFGR_struct_t  REGB_ARB_PORT0_PCFGR_reg;
   REGB_ARB_PORT0_PCFGW_struct_t  REGB_ARB_PORT0_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_0
   REGB_ARB_PORT0_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_0
#ifdef UMCTL2_PORT_CH0_0
   REGB_ARB_PORT0_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_0
#ifdef UMCTL2_PORT_CH1_0
   REGB_ARB_PORT0_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_0
#ifdef UMCTL2_PORT_CH1_0
   REGB_ARB_PORT0_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_0
#ifdef UMCTL2_PORT_CH2_0
   REGB_ARB_PORT0_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_0
#ifdef UMCTL2_PORT_CH2_0
   REGB_ARB_PORT0_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_0
#ifdef UMCTL2_PORT_CH3_0
   REGB_ARB_PORT0_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_0
#ifdef UMCTL2_PORT_CH3_0
   REGB_ARB_PORT0_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_0
#ifdef UMCTL2_PORT_CH4_0
   REGB_ARB_PORT0_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_0
#ifdef UMCTL2_PORT_CH4_0
   REGB_ARB_PORT0_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_0
#ifdef UMCTL2_PORT_CH5_0
   REGB_ARB_PORT0_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_0
#ifdef UMCTL2_PORT_CH5_0
   REGB_ARB_PORT0_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_0
#ifdef UMCTL2_PORT_CH6_0
   REGB_ARB_PORT0_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_0
#ifdef UMCTL2_PORT_CH6_0
   REGB_ARB_PORT0_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_0
#ifdef UMCTL2_PORT_CH7_0
   REGB_ARB_PORT0_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_0
#ifdef UMCTL2_PORT_CH7_0
   REGB_ARB_PORT0_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_0
#ifdef UMCTL2_PORT_CH8_0
   REGB_ARB_PORT0_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_0
#ifdef UMCTL2_PORT_CH8_0
   REGB_ARB_PORT0_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_0
#ifdef UMCTL2_PORT_CH9_0
   REGB_ARB_PORT0_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_0
#ifdef UMCTL2_PORT_CH9_0
   REGB_ARB_PORT0_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_0
#ifdef UMCTL2_PORT_CH10_0
   REGB_ARB_PORT0_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_0
#ifdef UMCTL2_PORT_CH10_0
   REGB_ARB_PORT0_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_0
#ifdef UMCTL2_PORT_CH11_0
   REGB_ARB_PORT0_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_0
#ifdef UMCTL2_PORT_CH11_0
   REGB_ARB_PORT0_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_0
#ifdef UMCTL2_PORT_CH12_0
   REGB_ARB_PORT0_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_0
#ifdef UMCTL2_PORT_CH12_0
   REGB_ARB_PORT0_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_0
#ifdef UMCTL2_PORT_CH13_0
   REGB_ARB_PORT0_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_0
#ifdef UMCTL2_PORT_CH13_0
   REGB_ARB_PORT0_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_0
#ifdef UMCTL2_PORT_CH14_0
   REGB_ARB_PORT0_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_0
#ifdef UMCTL2_PORT_CH14_0
   REGB_ARB_PORT0_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_0
#ifdef UMCTL2_PORT_CH15_0
   REGB_ARB_PORT0_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT0_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_0
#ifdef UMCTL2_PORT_CH15_0
   REGB_ARB_PORT0_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT0_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_0
   REGB_ARB_PORT0_PCTRL_struct_t  REGB_ARB_PORT0_PCTRL_reg;
   REGB_ARB_PORT0_PCFGQOS0_struct_t  REGB_ARB_PORT0_PCFGQOS0_reg;
   REGB_ARB_PORT0_PCFGQOS1_struct_t  REGB_ARB_PORT0_PCFGQOS1_reg;
   REGB_ARB_PORT0_PCFGWQOS0_struct_t  REGB_ARB_PORT0_PCFGWQOS0_reg;
   REGB_ARB_PORT0_PCFGWQOS1_struct_t  REGB_ARB_PORT0_PCFGWQOS1_reg;
#ifdef UMCTL2_A_SAR_0
   REGB_ARB_PORT0_SARBASE0_struct_t  REGB_ARB_PORT0_SARBASE0_reg;
#endif //UMCTL2_A_SAR_0
#ifdef UMCTL2_A_SAR_0
   REGB_ARB_PORT0_SARSIZE0_struct_t  REGB_ARB_PORT0_SARSIZE0_reg;
#endif //UMCTL2_A_SAR_0
#ifdef UMCTL2_A_SAR_1
   REGB_ARB_PORT0_SARBASE1_struct_t  REGB_ARB_PORT0_SARBASE1_reg;
#endif //UMCTL2_A_SAR_1
#ifdef UMCTL2_A_SAR_1
   REGB_ARB_PORT0_SARSIZE1_struct_t  REGB_ARB_PORT0_SARSIZE1_reg;
#endif //UMCTL2_A_SAR_1
#ifdef UMCTL2_A_SAR_2
   REGB_ARB_PORT0_SARBASE2_struct_t  REGB_ARB_PORT0_SARBASE2_reg;
#endif //UMCTL2_A_SAR_2
#ifdef UMCTL2_A_SAR_2
   REGB_ARB_PORT0_SARSIZE2_struct_t  REGB_ARB_PORT0_SARSIZE2_reg;
#endif //UMCTL2_A_SAR_2
#ifdef UMCTL2_A_SAR_3
   REGB_ARB_PORT0_SARBASE3_struct_t  REGB_ARB_PORT0_SARBASE3_reg;
#endif //UMCTL2_A_SAR_3
#ifdef UMCTL2_A_SAR_3
   REGB_ARB_PORT0_SARSIZE3_struct_t  REGB_ARB_PORT0_SARSIZE3_reg;
#endif //UMCTL2_A_SAR_3
#ifdef UMCTL2_SBR_EN_1
   REGB_ARB_PORT0_SBRCTL_struct_t  REGB_ARB_PORT0_SBRCTL_reg;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
   REGB_ARB_PORT0_SBRWDATA0_struct_t  REGB_ARB_PORT0_SBRWDATA0_reg;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef MEMC_DRAM_DATA_WIDTH_64
   REGB_ARB_PORT0_SBRWDATA1_struct_t  REGB_ARB_PORT0_SBRWDATA1_reg;
#endif //MEMC_DRAM_DATA_WIDTH_64
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
   REGB_ARB_PORT0_SBRSTART0_struct_t  REGB_ARB_PORT0_SBRSTART0_reg;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
   REGB_ARB_PORT0_SBRSTART1_struct_t  REGB_ARB_PORT0_SBRSTART1_reg;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
   REGB_ARB_PORT0_SBRRANGE0_struct_t  REGB_ARB_PORT0_SBRRANGE0_reg;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
   REGB_ARB_PORT0_SBRRANGE1_struct_t  REGB_ARB_PORT0_SBRRANGE1_reg;
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
   REGB_ARB_PORT0_SBRSTART0DCH1_struct_t  REGB_ARB_PORT0_SBRSTART0DCH1_reg;
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
   REGB_ARB_PORT0_SBRSTART1DCH1_struct_t  REGB_ARB_PORT0_SBRSTART1DCH1_reg;
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
   REGB_ARB_PORT0_SBRRANGE0DCH1_struct_t  REGB_ARB_PORT0_SBRRANGE0DCH1_reg;
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
   REGB_ARB_PORT0_SBRRANGE1DCH1_struct_t  REGB_ARB_PORT0_SBRRANGE1DCH1_reg;
#endif //UMCTL2_DUAL_DATA_CHANNEL
#endif //UMCTL2_SBR_EN_1
#ifdef UMCTL2_DUAL_DATA_CHANNEL
#ifndef UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
   REGB_ARB_PORT0_PDCH_struct_t  REGB_ARB_PORT0_PDCH_reg;
#endif //UMCTL2_DATA_CHANNEL_INTERLEAVE_EN_1
#endif //UMCTL2_DUAL_DATA_CHANNEL
   REGB_ARB_PORT1_PCFGR_struct_t  REGB_ARB_PORT1_PCFGR_reg;
   REGB_ARB_PORT1_PCFGW_struct_t  REGB_ARB_PORT1_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_1
   REGB_ARB_PORT1_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_1
#ifdef UMCTL2_PORT_CH0_1
   REGB_ARB_PORT1_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_1
#ifdef UMCTL2_PORT_CH1_1
   REGB_ARB_PORT1_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_1
#ifdef UMCTL2_PORT_CH1_1
   REGB_ARB_PORT1_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_1
#ifdef UMCTL2_PORT_CH2_1
   REGB_ARB_PORT1_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_1
#ifdef UMCTL2_PORT_CH2_1
   REGB_ARB_PORT1_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_1
#ifdef UMCTL2_PORT_CH3_1
   REGB_ARB_PORT1_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_1
#ifdef UMCTL2_PORT_CH3_1
   REGB_ARB_PORT1_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_1
#ifdef UMCTL2_PORT_CH4_1
   REGB_ARB_PORT1_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_1
#ifdef UMCTL2_PORT_CH4_1
   REGB_ARB_PORT1_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_1
#ifdef UMCTL2_PORT_CH5_1
   REGB_ARB_PORT1_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_1
#ifdef UMCTL2_PORT_CH5_1
   REGB_ARB_PORT1_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_1
#ifdef UMCTL2_PORT_CH6_1
   REGB_ARB_PORT1_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_1
#ifdef UMCTL2_PORT_CH6_1
   REGB_ARB_PORT1_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_1
#ifdef UMCTL2_PORT_CH7_1
   REGB_ARB_PORT1_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_1
#ifdef UMCTL2_PORT_CH7_1
   REGB_ARB_PORT1_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_1
#ifdef UMCTL2_PORT_CH8_1
   REGB_ARB_PORT1_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_1
#ifdef UMCTL2_PORT_CH8_1
   REGB_ARB_PORT1_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_1
#ifdef UMCTL2_PORT_CH9_1
   REGB_ARB_PORT1_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_1
#ifdef UMCTL2_PORT_CH9_1
   REGB_ARB_PORT1_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_1
#ifdef UMCTL2_PORT_CH10_1
   REGB_ARB_PORT1_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_1
#ifdef UMCTL2_PORT_CH10_1
   REGB_ARB_PORT1_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_1
#ifdef UMCTL2_PORT_CH11_1
   REGB_ARB_PORT1_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_1
#ifdef UMCTL2_PORT_CH11_1
   REGB_ARB_PORT1_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_1
#ifdef UMCTL2_PORT_CH12_1
   REGB_ARB_PORT1_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_1
#ifdef UMCTL2_PORT_CH12_1
   REGB_ARB_PORT1_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_1
#ifdef UMCTL2_PORT_CH13_1
   REGB_ARB_PORT1_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_1
#ifdef UMCTL2_PORT_CH13_1
   REGB_ARB_PORT1_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_1
#ifdef UMCTL2_PORT_CH14_1
   REGB_ARB_PORT1_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_1
#ifdef UMCTL2_PORT_CH14_1
   REGB_ARB_PORT1_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_1
#ifdef UMCTL2_PORT_CH15_1
   REGB_ARB_PORT1_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT1_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_1
#ifdef UMCTL2_PORT_CH15_1
   REGB_ARB_PORT1_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT1_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_1
   REGB_ARB_PORT1_PCTRL_struct_t  REGB_ARB_PORT1_PCTRL_reg;
   REGB_ARB_PORT1_PCFGQOS0_struct_t  REGB_ARB_PORT1_PCFGQOS0_reg;
   REGB_ARB_PORT1_PCFGQOS1_struct_t  REGB_ARB_PORT1_PCFGQOS1_reg;
   REGB_ARB_PORT1_PCFGWQOS0_struct_t  REGB_ARB_PORT1_PCFGWQOS0_reg;
   REGB_ARB_PORT1_PCFGWQOS1_struct_t  REGB_ARB_PORT1_PCFGWQOS1_reg;
   REGB_ARB_PORT2_PCFGR_struct_t  REGB_ARB_PORT2_PCFGR_reg;
   REGB_ARB_PORT2_PCFGW_struct_t  REGB_ARB_PORT2_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_2
   REGB_ARB_PORT2_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_2
#ifdef UMCTL2_PORT_CH0_2
   REGB_ARB_PORT2_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_2
#ifdef UMCTL2_PORT_CH1_2
   REGB_ARB_PORT2_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_2
#ifdef UMCTL2_PORT_CH1_2
   REGB_ARB_PORT2_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_2
#ifdef UMCTL2_PORT_CH2_2
   REGB_ARB_PORT2_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_2
#ifdef UMCTL2_PORT_CH2_2
   REGB_ARB_PORT2_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_2
#ifdef UMCTL2_PORT_CH3_2
   REGB_ARB_PORT2_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_2
#ifdef UMCTL2_PORT_CH3_2
   REGB_ARB_PORT2_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_2
#ifdef UMCTL2_PORT_CH4_2
   REGB_ARB_PORT2_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_2
#ifdef UMCTL2_PORT_CH4_2
   REGB_ARB_PORT2_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_2
#ifdef UMCTL2_PORT_CH5_2
   REGB_ARB_PORT2_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_2
#ifdef UMCTL2_PORT_CH5_2
   REGB_ARB_PORT2_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_2
#ifdef UMCTL2_PORT_CH6_2
   REGB_ARB_PORT2_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_2
#ifdef UMCTL2_PORT_CH6_2
   REGB_ARB_PORT2_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_2
#ifdef UMCTL2_PORT_CH7_2
   REGB_ARB_PORT2_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_2
#ifdef UMCTL2_PORT_CH7_2
   REGB_ARB_PORT2_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_2
#ifdef UMCTL2_PORT_CH8_2
   REGB_ARB_PORT2_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_2
#ifdef UMCTL2_PORT_CH8_2
   REGB_ARB_PORT2_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_2
#ifdef UMCTL2_PORT_CH9_2
   REGB_ARB_PORT2_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_2
#ifdef UMCTL2_PORT_CH9_2
   REGB_ARB_PORT2_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_2
#ifdef UMCTL2_PORT_CH10_2
   REGB_ARB_PORT2_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_2
#ifdef UMCTL2_PORT_CH10_2
   REGB_ARB_PORT2_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_2
#ifdef UMCTL2_PORT_CH11_2
   REGB_ARB_PORT2_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_2
#ifdef UMCTL2_PORT_CH11_2
   REGB_ARB_PORT2_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_2
#ifdef UMCTL2_PORT_CH12_2
   REGB_ARB_PORT2_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_2
#ifdef UMCTL2_PORT_CH12_2
   REGB_ARB_PORT2_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_2
#ifdef UMCTL2_PORT_CH13_2
   REGB_ARB_PORT2_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_2
#ifdef UMCTL2_PORT_CH13_2
   REGB_ARB_PORT2_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_2
#ifdef UMCTL2_PORT_CH14_2
   REGB_ARB_PORT2_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_2
#ifdef UMCTL2_PORT_CH14_2
   REGB_ARB_PORT2_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_2
#ifdef UMCTL2_PORT_CH15_2
   REGB_ARB_PORT2_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT2_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_2
#ifdef UMCTL2_PORT_CH15_2
   REGB_ARB_PORT2_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT2_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_2
   REGB_ARB_PORT2_PCTRL_struct_t  REGB_ARB_PORT2_PCTRL_reg;
   REGB_ARB_PORT2_PCFGQOS0_struct_t  REGB_ARB_PORT2_PCFGQOS0_reg;
   REGB_ARB_PORT2_PCFGQOS1_struct_t  REGB_ARB_PORT2_PCFGQOS1_reg;
   REGB_ARB_PORT2_PCFGWQOS0_struct_t  REGB_ARB_PORT2_PCFGWQOS0_reg;
   REGB_ARB_PORT2_PCFGWQOS1_struct_t  REGB_ARB_PORT2_PCFGWQOS1_reg;
   REGB_ARB_PORT3_PCFGR_struct_t  REGB_ARB_PORT3_PCFGR_reg;
   REGB_ARB_PORT3_PCFGW_struct_t  REGB_ARB_PORT3_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_3
   REGB_ARB_PORT3_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_3
#ifdef UMCTL2_PORT_CH0_3
   REGB_ARB_PORT3_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_3
#ifdef UMCTL2_PORT_CH1_3
   REGB_ARB_PORT3_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_3
#ifdef UMCTL2_PORT_CH1_3
   REGB_ARB_PORT3_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_3
#ifdef UMCTL2_PORT_CH2_3
   REGB_ARB_PORT3_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_3
#ifdef UMCTL2_PORT_CH2_3
   REGB_ARB_PORT3_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_3
#ifdef UMCTL2_PORT_CH3_3
   REGB_ARB_PORT3_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_3
#ifdef UMCTL2_PORT_CH3_3
   REGB_ARB_PORT3_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_3
#ifdef UMCTL2_PORT_CH4_3
   REGB_ARB_PORT3_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_3
#ifdef UMCTL2_PORT_CH4_3
   REGB_ARB_PORT3_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_3
#ifdef UMCTL2_PORT_CH5_3
   REGB_ARB_PORT3_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_3
#ifdef UMCTL2_PORT_CH5_3
   REGB_ARB_PORT3_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_3
#ifdef UMCTL2_PORT_CH6_3
   REGB_ARB_PORT3_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_3
#ifdef UMCTL2_PORT_CH6_3
   REGB_ARB_PORT3_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_3
#ifdef UMCTL2_PORT_CH7_3
   REGB_ARB_PORT3_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_3
#ifdef UMCTL2_PORT_CH7_3
   REGB_ARB_PORT3_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_3
#ifdef UMCTL2_PORT_CH8_3
   REGB_ARB_PORT3_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_3
#ifdef UMCTL2_PORT_CH8_3
   REGB_ARB_PORT3_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_3
#ifdef UMCTL2_PORT_CH9_3
   REGB_ARB_PORT3_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_3
#ifdef UMCTL2_PORT_CH9_3
   REGB_ARB_PORT3_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_3
#ifdef UMCTL2_PORT_CH10_3
   REGB_ARB_PORT3_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_3
#ifdef UMCTL2_PORT_CH10_3
   REGB_ARB_PORT3_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_3
#ifdef UMCTL2_PORT_CH11_3
   REGB_ARB_PORT3_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_3
#ifdef UMCTL2_PORT_CH11_3
   REGB_ARB_PORT3_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_3
#ifdef UMCTL2_PORT_CH12_3
   REGB_ARB_PORT3_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_3
#ifdef UMCTL2_PORT_CH12_3
   REGB_ARB_PORT3_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_3
#ifdef UMCTL2_PORT_CH13_3
   REGB_ARB_PORT3_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_3
#ifdef UMCTL2_PORT_CH13_3
   REGB_ARB_PORT3_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_3
#ifdef UMCTL2_PORT_CH14_3
   REGB_ARB_PORT3_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_3
#ifdef UMCTL2_PORT_CH14_3
   REGB_ARB_PORT3_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_3
#ifdef UMCTL2_PORT_CH15_3
   REGB_ARB_PORT3_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT3_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_3
#ifdef UMCTL2_PORT_CH15_3
   REGB_ARB_PORT3_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT3_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_3
   REGB_ARB_PORT3_PCTRL_struct_t  REGB_ARB_PORT3_PCTRL_reg;
   REGB_ARB_PORT3_PCFGQOS0_struct_t  REGB_ARB_PORT3_PCFGQOS0_reg;
   REGB_ARB_PORT3_PCFGQOS1_struct_t  REGB_ARB_PORT3_PCFGQOS1_reg;
   REGB_ARB_PORT3_PCFGWQOS0_struct_t  REGB_ARB_PORT3_PCFGWQOS0_reg;
   REGB_ARB_PORT3_PCFGWQOS1_struct_t  REGB_ARB_PORT3_PCFGWQOS1_reg;
   REGB_ARB_PORT4_PCFGR_struct_t  REGB_ARB_PORT4_PCFGR_reg;
   REGB_ARB_PORT4_PCFGW_struct_t  REGB_ARB_PORT4_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_4
   REGB_ARB_PORT4_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_4
#ifdef UMCTL2_PORT_CH0_4
   REGB_ARB_PORT4_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_4
#ifdef UMCTL2_PORT_CH1_4
   REGB_ARB_PORT4_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_4
#ifdef UMCTL2_PORT_CH1_4
   REGB_ARB_PORT4_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_4
#ifdef UMCTL2_PORT_CH2_4
   REGB_ARB_PORT4_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_4
#ifdef UMCTL2_PORT_CH2_4
   REGB_ARB_PORT4_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_4
#ifdef UMCTL2_PORT_CH3_4
   REGB_ARB_PORT4_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_4
#ifdef UMCTL2_PORT_CH3_4
   REGB_ARB_PORT4_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_4
#ifdef UMCTL2_PORT_CH4_4
   REGB_ARB_PORT4_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_4
#ifdef UMCTL2_PORT_CH4_4
   REGB_ARB_PORT4_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_4
#ifdef UMCTL2_PORT_CH5_4
   REGB_ARB_PORT4_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_4
#ifdef UMCTL2_PORT_CH5_4
   REGB_ARB_PORT4_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_4
#ifdef UMCTL2_PORT_CH6_4
   REGB_ARB_PORT4_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_4
#ifdef UMCTL2_PORT_CH6_4
   REGB_ARB_PORT4_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_4
#ifdef UMCTL2_PORT_CH7_4
   REGB_ARB_PORT4_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_4
#ifdef UMCTL2_PORT_CH7_4
   REGB_ARB_PORT4_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_4
#ifdef UMCTL2_PORT_CH8_4
   REGB_ARB_PORT4_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_4
#ifdef UMCTL2_PORT_CH8_4
   REGB_ARB_PORT4_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_4
#ifdef UMCTL2_PORT_CH9_4
   REGB_ARB_PORT4_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_4
#ifdef UMCTL2_PORT_CH9_4
   REGB_ARB_PORT4_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_4
#ifdef UMCTL2_PORT_CH10_4
   REGB_ARB_PORT4_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_4
#ifdef UMCTL2_PORT_CH10_4
   REGB_ARB_PORT4_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_4
#ifdef UMCTL2_PORT_CH11_4
   REGB_ARB_PORT4_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_4
#ifdef UMCTL2_PORT_CH11_4
   REGB_ARB_PORT4_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_4
#ifdef UMCTL2_PORT_CH12_4
   REGB_ARB_PORT4_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_4
#ifdef UMCTL2_PORT_CH12_4
   REGB_ARB_PORT4_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_4
#ifdef UMCTL2_PORT_CH13_4
   REGB_ARB_PORT4_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_4
#ifdef UMCTL2_PORT_CH13_4
   REGB_ARB_PORT4_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_4
#ifdef UMCTL2_PORT_CH14_4
   REGB_ARB_PORT4_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_4
#ifdef UMCTL2_PORT_CH14_4
   REGB_ARB_PORT4_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_4
#ifdef UMCTL2_PORT_CH15_4
   REGB_ARB_PORT4_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT4_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_4
#ifdef UMCTL2_PORT_CH15_4
   REGB_ARB_PORT4_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT4_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_4
   REGB_ARB_PORT4_PCTRL_struct_t  REGB_ARB_PORT4_PCTRL_reg;
   REGB_ARB_PORT4_PCFGQOS0_struct_t  REGB_ARB_PORT4_PCFGQOS0_reg;
   REGB_ARB_PORT4_PCFGQOS1_struct_t  REGB_ARB_PORT4_PCFGQOS1_reg;
   REGB_ARB_PORT4_PCFGWQOS0_struct_t  REGB_ARB_PORT4_PCFGWQOS0_reg;
   REGB_ARB_PORT4_PCFGWQOS1_struct_t  REGB_ARB_PORT4_PCFGWQOS1_reg;
   REGB_ARB_PORT5_PCFGR_struct_t  REGB_ARB_PORT5_PCFGR_reg;
   REGB_ARB_PORT5_PCFGW_struct_t  REGB_ARB_PORT5_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_5
   REGB_ARB_PORT5_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_5
#ifdef UMCTL2_PORT_CH0_5
   REGB_ARB_PORT5_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_5
#ifdef UMCTL2_PORT_CH1_5
   REGB_ARB_PORT5_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_5
#ifdef UMCTL2_PORT_CH1_5
   REGB_ARB_PORT5_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_5
#ifdef UMCTL2_PORT_CH2_5
   REGB_ARB_PORT5_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_5
#ifdef UMCTL2_PORT_CH2_5
   REGB_ARB_PORT5_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_5
#ifdef UMCTL2_PORT_CH3_5
   REGB_ARB_PORT5_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_5
#ifdef UMCTL2_PORT_CH3_5
   REGB_ARB_PORT5_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_5
#ifdef UMCTL2_PORT_CH4_5
   REGB_ARB_PORT5_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_5
#ifdef UMCTL2_PORT_CH4_5
   REGB_ARB_PORT5_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_5
#ifdef UMCTL2_PORT_CH5_5
   REGB_ARB_PORT5_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_5
#ifdef UMCTL2_PORT_CH5_5
   REGB_ARB_PORT5_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_5
#ifdef UMCTL2_PORT_CH6_5
   REGB_ARB_PORT5_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_5
#ifdef UMCTL2_PORT_CH6_5
   REGB_ARB_PORT5_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_5
#ifdef UMCTL2_PORT_CH7_5
   REGB_ARB_PORT5_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_5
#ifdef UMCTL2_PORT_CH7_5
   REGB_ARB_PORT5_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_5
#ifdef UMCTL2_PORT_CH8_5
   REGB_ARB_PORT5_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_5
#ifdef UMCTL2_PORT_CH8_5
   REGB_ARB_PORT5_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_5
#ifdef UMCTL2_PORT_CH9_5
   REGB_ARB_PORT5_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_5
#ifdef UMCTL2_PORT_CH9_5
   REGB_ARB_PORT5_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_5
#ifdef UMCTL2_PORT_CH10_5
   REGB_ARB_PORT5_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_5
#ifdef UMCTL2_PORT_CH10_5
   REGB_ARB_PORT5_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_5
#ifdef UMCTL2_PORT_CH11_5
   REGB_ARB_PORT5_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_5
#ifdef UMCTL2_PORT_CH11_5
   REGB_ARB_PORT5_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_5
#ifdef UMCTL2_PORT_CH12_5
   REGB_ARB_PORT5_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_5
#ifdef UMCTL2_PORT_CH12_5
   REGB_ARB_PORT5_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_5
#ifdef UMCTL2_PORT_CH13_5
   REGB_ARB_PORT5_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_5
#ifdef UMCTL2_PORT_CH13_5
   REGB_ARB_PORT5_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_5
#ifdef UMCTL2_PORT_CH14_5
   REGB_ARB_PORT5_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_5
#ifdef UMCTL2_PORT_CH14_5
   REGB_ARB_PORT5_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_5
#ifdef UMCTL2_PORT_CH15_5
   REGB_ARB_PORT5_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT5_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_5
#ifdef UMCTL2_PORT_CH15_5
   REGB_ARB_PORT5_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT5_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_5
   REGB_ARB_PORT5_PCTRL_struct_t  REGB_ARB_PORT5_PCTRL_reg;
   REGB_ARB_PORT5_PCFGQOS0_struct_t  REGB_ARB_PORT5_PCFGQOS0_reg;
   REGB_ARB_PORT5_PCFGQOS1_struct_t  REGB_ARB_PORT5_PCFGQOS1_reg;
   REGB_ARB_PORT5_PCFGWQOS0_struct_t  REGB_ARB_PORT5_PCFGWQOS0_reg;
   REGB_ARB_PORT5_PCFGWQOS1_struct_t  REGB_ARB_PORT5_PCFGWQOS1_reg;
   REGB_ARB_PORT6_PCFGR_struct_t  REGB_ARB_PORT6_PCFGR_reg;
   REGB_ARB_PORT6_PCFGW_struct_t  REGB_ARB_PORT6_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_6
   REGB_ARB_PORT6_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_6
#ifdef UMCTL2_PORT_CH0_6
   REGB_ARB_PORT6_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_6
#ifdef UMCTL2_PORT_CH1_6
   REGB_ARB_PORT6_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_6
#ifdef UMCTL2_PORT_CH1_6
   REGB_ARB_PORT6_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_6
#ifdef UMCTL2_PORT_CH2_6
   REGB_ARB_PORT6_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_6
#ifdef UMCTL2_PORT_CH2_6
   REGB_ARB_PORT6_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_6
#ifdef UMCTL2_PORT_CH3_6
   REGB_ARB_PORT6_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_6
#ifdef UMCTL2_PORT_CH3_6
   REGB_ARB_PORT6_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_6
#ifdef UMCTL2_PORT_CH4_6
   REGB_ARB_PORT6_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_6
#ifdef UMCTL2_PORT_CH4_6
   REGB_ARB_PORT6_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_6
#ifdef UMCTL2_PORT_CH5_6
   REGB_ARB_PORT6_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_6
#ifdef UMCTL2_PORT_CH5_6
   REGB_ARB_PORT6_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_6
#ifdef UMCTL2_PORT_CH6_6
   REGB_ARB_PORT6_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_6
#ifdef UMCTL2_PORT_CH6_6
   REGB_ARB_PORT6_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_6
#ifdef UMCTL2_PORT_CH7_6
   REGB_ARB_PORT6_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_6
#ifdef UMCTL2_PORT_CH7_6
   REGB_ARB_PORT6_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_6
#ifdef UMCTL2_PORT_CH8_6
   REGB_ARB_PORT6_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_6
#ifdef UMCTL2_PORT_CH8_6
   REGB_ARB_PORT6_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_6
#ifdef UMCTL2_PORT_CH9_6
   REGB_ARB_PORT6_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_6
#ifdef UMCTL2_PORT_CH9_6
   REGB_ARB_PORT6_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_6
#ifdef UMCTL2_PORT_CH10_6
   REGB_ARB_PORT6_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_6
#ifdef UMCTL2_PORT_CH10_6
   REGB_ARB_PORT6_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_6
#ifdef UMCTL2_PORT_CH11_6
   REGB_ARB_PORT6_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_6
#ifdef UMCTL2_PORT_CH11_6
   REGB_ARB_PORT6_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_6
#ifdef UMCTL2_PORT_CH12_6
   REGB_ARB_PORT6_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_6
#ifdef UMCTL2_PORT_CH12_6
   REGB_ARB_PORT6_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_6
#ifdef UMCTL2_PORT_CH13_6
   REGB_ARB_PORT6_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_6
#ifdef UMCTL2_PORT_CH13_6
   REGB_ARB_PORT6_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_6
#ifdef UMCTL2_PORT_CH14_6
   REGB_ARB_PORT6_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_6
#ifdef UMCTL2_PORT_CH14_6
   REGB_ARB_PORT6_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_6
#ifdef UMCTL2_PORT_CH15_6
   REGB_ARB_PORT6_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT6_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_6
#ifdef UMCTL2_PORT_CH15_6
   REGB_ARB_PORT6_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT6_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_6
   REGB_ARB_PORT6_PCTRL_struct_t  REGB_ARB_PORT6_PCTRL_reg;
   REGB_ARB_PORT6_PCFGQOS0_struct_t  REGB_ARB_PORT6_PCFGQOS0_reg;
   REGB_ARB_PORT6_PCFGQOS1_struct_t  REGB_ARB_PORT6_PCFGQOS1_reg;
   REGB_ARB_PORT6_PCFGWQOS0_struct_t  REGB_ARB_PORT6_PCFGWQOS0_reg;
   REGB_ARB_PORT6_PCFGWQOS1_struct_t  REGB_ARB_PORT6_PCFGWQOS1_reg;
   REGB_ARB_PORT7_PCFGR_struct_t  REGB_ARB_PORT7_PCFGR_reg;
   REGB_ARB_PORT7_PCFGW_struct_t  REGB_ARB_PORT7_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_7
   REGB_ARB_PORT7_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_7
#ifdef UMCTL2_PORT_CH0_7
   REGB_ARB_PORT7_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_7
#ifdef UMCTL2_PORT_CH1_7
   REGB_ARB_PORT7_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_7
#ifdef UMCTL2_PORT_CH1_7
   REGB_ARB_PORT7_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_7
#ifdef UMCTL2_PORT_CH2_7
   REGB_ARB_PORT7_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_7
#ifdef UMCTL2_PORT_CH2_7
   REGB_ARB_PORT7_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_7
#ifdef UMCTL2_PORT_CH3_7
   REGB_ARB_PORT7_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_7
#ifdef UMCTL2_PORT_CH3_7
   REGB_ARB_PORT7_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_7
#ifdef UMCTL2_PORT_CH4_7
   REGB_ARB_PORT7_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_7
#ifdef UMCTL2_PORT_CH4_7
   REGB_ARB_PORT7_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_7
#ifdef UMCTL2_PORT_CH5_7
   REGB_ARB_PORT7_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_7
#ifdef UMCTL2_PORT_CH5_7
   REGB_ARB_PORT7_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_7
#ifdef UMCTL2_PORT_CH6_7
   REGB_ARB_PORT7_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_7
#ifdef UMCTL2_PORT_CH6_7
   REGB_ARB_PORT7_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_7
#ifdef UMCTL2_PORT_CH7_7
   REGB_ARB_PORT7_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_7
#ifdef UMCTL2_PORT_CH7_7
   REGB_ARB_PORT7_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_7
#ifdef UMCTL2_PORT_CH8_7
   REGB_ARB_PORT7_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_7
#ifdef UMCTL2_PORT_CH8_7
   REGB_ARB_PORT7_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_7
#ifdef UMCTL2_PORT_CH9_7
   REGB_ARB_PORT7_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_7
#ifdef UMCTL2_PORT_CH9_7
   REGB_ARB_PORT7_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_7
#ifdef UMCTL2_PORT_CH10_7
   REGB_ARB_PORT7_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_7
#ifdef UMCTL2_PORT_CH10_7
   REGB_ARB_PORT7_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_7
#ifdef UMCTL2_PORT_CH11_7
   REGB_ARB_PORT7_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_7
#ifdef UMCTL2_PORT_CH11_7
   REGB_ARB_PORT7_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_7
#ifdef UMCTL2_PORT_CH12_7
   REGB_ARB_PORT7_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_7
#ifdef UMCTL2_PORT_CH12_7
   REGB_ARB_PORT7_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_7
#ifdef UMCTL2_PORT_CH13_7
   REGB_ARB_PORT7_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_7
#ifdef UMCTL2_PORT_CH13_7
   REGB_ARB_PORT7_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_7
#ifdef UMCTL2_PORT_CH14_7
   REGB_ARB_PORT7_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_7
#ifdef UMCTL2_PORT_CH14_7
   REGB_ARB_PORT7_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_7
#ifdef UMCTL2_PORT_CH15_7
   REGB_ARB_PORT7_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT7_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_7
#ifdef UMCTL2_PORT_CH15_7
   REGB_ARB_PORT7_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT7_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_7
   REGB_ARB_PORT7_PCTRL_struct_t  REGB_ARB_PORT7_PCTRL_reg;
   REGB_ARB_PORT7_PCFGQOS0_struct_t  REGB_ARB_PORT7_PCFGQOS0_reg;
   REGB_ARB_PORT7_PCFGQOS1_struct_t  REGB_ARB_PORT7_PCFGQOS1_reg;
   REGB_ARB_PORT7_PCFGWQOS0_struct_t  REGB_ARB_PORT7_PCFGWQOS0_reg;
   REGB_ARB_PORT7_PCFGWQOS1_struct_t  REGB_ARB_PORT7_PCFGWQOS1_reg;
   REGB_ARB_PORT8_PCFGR_struct_t  REGB_ARB_PORT8_PCFGR_reg;
   REGB_ARB_PORT8_PCFGW_struct_t  REGB_ARB_PORT8_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_8
   REGB_ARB_PORT8_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_8
#ifdef UMCTL2_PORT_CH0_8
   REGB_ARB_PORT8_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_8
#ifdef UMCTL2_PORT_CH1_8
   REGB_ARB_PORT8_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_8
#ifdef UMCTL2_PORT_CH1_8
   REGB_ARB_PORT8_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_8
#ifdef UMCTL2_PORT_CH2_8
   REGB_ARB_PORT8_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_8
#ifdef UMCTL2_PORT_CH2_8
   REGB_ARB_PORT8_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_8
#ifdef UMCTL2_PORT_CH3_8
   REGB_ARB_PORT8_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_8
#ifdef UMCTL2_PORT_CH3_8
   REGB_ARB_PORT8_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_8
#ifdef UMCTL2_PORT_CH4_8
   REGB_ARB_PORT8_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_8
#ifdef UMCTL2_PORT_CH4_8
   REGB_ARB_PORT8_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_8
#ifdef UMCTL2_PORT_CH5_8
   REGB_ARB_PORT8_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_8
#ifdef UMCTL2_PORT_CH5_8
   REGB_ARB_PORT8_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_8
#ifdef UMCTL2_PORT_CH6_8
   REGB_ARB_PORT8_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_8
#ifdef UMCTL2_PORT_CH6_8
   REGB_ARB_PORT8_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_8
#ifdef UMCTL2_PORT_CH7_8
   REGB_ARB_PORT8_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_8
#ifdef UMCTL2_PORT_CH7_8
   REGB_ARB_PORT8_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_8
#ifdef UMCTL2_PORT_CH8_8
   REGB_ARB_PORT8_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_8
#ifdef UMCTL2_PORT_CH8_8
   REGB_ARB_PORT8_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_8
#ifdef UMCTL2_PORT_CH9_8
   REGB_ARB_PORT8_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_8
#ifdef UMCTL2_PORT_CH9_8
   REGB_ARB_PORT8_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_8
#ifdef UMCTL2_PORT_CH10_8
   REGB_ARB_PORT8_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_8
#ifdef UMCTL2_PORT_CH10_8
   REGB_ARB_PORT8_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_8
#ifdef UMCTL2_PORT_CH11_8
   REGB_ARB_PORT8_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_8
#ifdef UMCTL2_PORT_CH11_8
   REGB_ARB_PORT8_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_8
#ifdef UMCTL2_PORT_CH12_8
   REGB_ARB_PORT8_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_8
#ifdef UMCTL2_PORT_CH12_8
   REGB_ARB_PORT8_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_8
#ifdef UMCTL2_PORT_CH13_8
   REGB_ARB_PORT8_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_8
#ifdef UMCTL2_PORT_CH13_8
   REGB_ARB_PORT8_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_8
#ifdef UMCTL2_PORT_CH14_8
   REGB_ARB_PORT8_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_8
#ifdef UMCTL2_PORT_CH14_8
   REGB_ARB_PORT8_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_8
#ifdef UMCTL2_PORT_CH15_8
   REGB_ARB_PORT8_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT8_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_8
#ifdef UMCTL2_PORT_CH15_8
   REGB_ARB_PORT8_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT8_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_8
   REGB_ARB_PORT8_PCTRL_struct_t  REGB_ARB_PORT8_PCTRL_reg;
   REGB_ARB_PORT8_PCFGQOS0_struct_t  REGB_ARB_PORT8_PCFGQOS0_reg;
   REGB_ARB_PORT8_PCFGQOS1_struct_t  REGB_ARB_PORT8_PCFGQOS1_reg;
   REGB_ARB_PORT8_PCFGWQOS0_struct_t  REGB_ARB_PORT8_PCFGWQOS0_reg;
   REGB_ARB_PORT8_PCFGWQOS1_struct_t  REGB_ARB_PORT8_PCFGWQOS1_reg;
   REGB_ARB_PORT9_PCFGR_struct_t  REGB_ARB_PORT9_PCFGR_reg;
   REGB_ARB_PORT9_PCFGW_struct_t  REGB_ARB_PORT9_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_9
   REGB_ARB_PORT9_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_9
#ifdef UMCTL2_PORT_CH0_9
   REGB_ARB_PORT9_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_9
#ifdef UMCTL2_PORT_CH1_9
   REGB_ARB_PORT9_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_9
#ifdef UMCTL2_PORT_CH1_9
   REGB_ARB_PORT9_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_9
#ifdef UMCTL2_PORT_CH2_9
   REGB_ARB_PORT9_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_9
#ifdef UMCTL2_PORT_CH2_9
   REGB_ARB_PORT9_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_9
#ifdef UMCTL2_PORT_CH3_9
   REGB_ARB_PORT9_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_9
#ifdef UMCTL2_PORT_CH3_9
   REGB_ARB_PORT9_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_9
#ifdef UMCTL2_PORT_CH4_9
   REGB_ARB_PORT9_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_9
#ifdef UMCTL2_PORT_CH4_9
   REGB_ARB_PORT9_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_9
#ifdef UMCTL2_PORT_CH5_9
   REGB_ARB_PORT9_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_9
#ifdef UMCTL2_PORT_CH5_9
   REGB_ARB_PORT9_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_9
#ifdef UMCTL2_PORT_CH6_9
   REGB_ARB_PORT9_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_9
#ifdef UMCTL2_PORT_CH6_9
   REGB_ARB_PORT9_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_9
#ifdef UMCTL2_PORT_CH7_9
   REGB_ARB_PORT9_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_9
#ifdef UMCTL2_PORT_CH7_9
   REGB_ARB_PORT9_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_9
#ifdef UMCTL2_PORT_CH8_9
   REGB_ARB_PORT9_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_9
#ifdef UMCTL2_PORT_CH8_9
   REGB_ARB_PORT9_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_9
#ifdef UMCTL2_PORT_CH9_9
   REGB_ARB_PORT9_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_9
#ifdef UMCTL2_PORT_CH9_9
   REGB_ARB_PORT9_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_9
#ifdef UMCTL2_PORT_CH10_9
   REGB_ARB_PORT9_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_9
#ifdef UMCTL2_PORT_CH10_9
   REGB_ARB_PORT9_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_9
#ifdef UMCTL2_PORT_CH11_9
   REGB_ARB_PORT9_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_9
#ifdef UMCTL2_PORT_CH11_9
   REGB_ARB_PORT9_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_9
#ifdef UMCTL2_PORT_CH12_9
   REGB_ARB_PORT9_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_9
#ifdef UMCTL2_PORT_CH12_9
   REGB_ARB_PORT9_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_9
#ifdef UMCTL2_PORT_CH13_9
   REGB_ARB_PORT9_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_9
#ifdef UMCTL2_PORT_CH13_9
   REGB_ARB_PORT9_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_9
#ifdef UMCTL2_PORT_CH14_9
   REGB_ARB_PORT9_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_9
#ifdef UMCTL2_PORT_CH14_9
   REGB_ARB_PORT9_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_9
#ifdef UMCTL2_PORT_CH15_9
   REGB_ARB_PORT9_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT9_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_9
#ifdef UMCTL2_PORT_CH15_9
   REGB_ARB_PORT9_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT9_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_9
   REGB_ARB_PORT9_PCTRL_struct_t  REGB_ARB_PORT9_PCTRL_reg;
   REGB_ARB_PORT9_PCFGQOS0_struct_t  REGB_ARB_PORT9_PCFGQOS0_reg;
   REGB_ARB_PORT9_PCFGQOS1_struct_t  REGB_ARB_PORT9_PCFGQOS1_reg;
   REGB_ARB_PORT9_PCFGWQOS0_struct_t  REGB_ARB_PORT9_PCFGWQOS0_reg;
   REGB_ARB_PORT9_PCFGWQOS1_struct_t  REGB_ARB_PORT9_PCFGWQOS1_reg;
   REGB_ARB_PORT10_PCFGR_struct_t  REGB_ARB_PORT10_PCFGR_reg;
   REGB_ARB_PORT10_PCFGW_struct_t  REGB_ARB_PORT10_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_10
   REGB_ARB_PORT10_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_10
#ifdef UMCTL2_PORT_CH0_10
   REGB_ARB_PORT10_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_10
#ifdef UMCTL2_PORT_CH1_10
   REGB_ARB_PORT10_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_10
#ifdef UMCTL2_PORT_CH1_10
   REGB_ARB_PORT10_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_10
#ifdef UMCTL2_PORT_CH2_10
   REGB_ARB_PORT10_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_10
#ifdef UMCTL2_PORT_CH2_10
   REGB_ARB_PORT10_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_10
#ifdef UMCTL2_PORT_CH3_10
   REGB_ARB_PORT10_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_10
#ifdef UMCTL2_PORT_CH3_10
   REGB_ARB_PORT10_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_10
#ifdef UMCTL2_PORT_CH4_10
   REGB_ARB_PORT10_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_10
#ifdef UMCTL2_PORT_CH4_10
   REGB_ARB_PORT10_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_10
#ifdef UMCTL2_PORT_CH5_10
   REGB_ARB_PORT10_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_10
#ifdef UMCTL2_PORT_CH5_10
   REGB_ARB_PORT10_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_10
#ifdef UMCTL2_PORT_CH6_10
   REGB_ARB_PORT10_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_10
#ifdef UMCTL2_PORT_CH6_10
   REGB_ARB_PORT10_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_10
#ifdef UMCTL2_PORT_CH7_10
   REGB_ARB_PORT10_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_10
#ifdef UMCTL2_PORT_CH7_10
   REGB_ARB_PORT10_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_10
#ifdef UMCTL2_PORT_CH8_10
   REGB_ARB_PORT10_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_10
#ifdef UMCTL2_PORT_CH8_10
   REGB_ARB_PORT10_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_10
#ifdef UMCTL2_PORT_CH9_10
   REGB_ARB_PORT10_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_10
#ifdef UMCTL2_PORT_CH9_10
   REGB_ARB_PORT10_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_10
#ifdef UMCTL2_PORT_CH10_10
   REGB_ARB_PORT10_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_10
#ifdef UMCTL2_PORT_CH10_10
   REGB_ARB_PORT10_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_10
#ifdef UMCTL2_PORT_CH11_10
   REGB_ARB_PORT10_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_10
#ifdef UMCTL2_PORT_CH11_10
   REGB_ARB_PORT10_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_10
#ifdef UMCTL2_PORT_CH12_10
   REGB_ARB_PORT10_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_10
#ifdef UMCTL2_PORT_CH12_10
   REGB_ARB_PORT10_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_10
#ifdef UMCTL2_PORT_CH13_10
   REGB_ARB_PORT10_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_10
#ifdef UMCTL2_PORT_CH13_10
   REGB_ARB_PORT10_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_10
#ifdef UMCTL2_PORT_CH14_10
   REGB_ARB_PORT10_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_10
#ifdef UMCTL2_PORT_CH14_10
   REGB_ARB_PORT10_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_10
#ifdef UMCTL2_PORT_CH15_10
   REGB_ARB_PORT10_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT10_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_10
#ifdef UMCTL2_PORT_CH15_10
   REGB_ARB_PORT10_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT10_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_10
   REGB_ARB_PORT10_PCTRL_struct_t  REGB_ARB_PORT10_PCTRL_reg;
   REGB_ARB_PORT10_PCFGQOS0_struct_t  REGB_ARB_PORT10_PCFGQOS0_reg;
   REGB_ARB_PORT10_PCFGQOS1_struct_t  REGB_ARB_PORT10_PCFGQOS1_reg;
   REGB_ARB_PORT10_PCFGWQOS0_struct_t  REGB_ARB_PORT10_PCFGWQOS0_reg;
   REGB_ARB_PORT10_PCFGWQOS1_struct_t  REGB_ARB_PORT10_PCFGWQOS1_reg;
   REGB_ARB_PORT11_PCFGR_struct_t  REGB_ARB_PORT11_PCFGR_reg;
   REGB_ARB_PORT11_PCFGW_struct_t  REGB_ARB_PORT11_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_11
   REGB_ARB_PORT11_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_11
#ifdef UMCTL2_PORT_CH0_11
   REGB_ARB_PORT11_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_11
#ifdef UMCTL2_PORT_CH1_11
   REGB_ARB_PORT11_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_11
#ifdef UMCTL2_PORT_CH1_11
   REGB_ARB_PORT11_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_11
#ifdef UMCTL2_PORT_CH2_11
   REGB_ARB_PORT11_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_11
#ifdef UMCTL2_PORT_CH2_11
   REGB_ARB_PORT11_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_11
#ifdef UMCTL2_PORT_CH3_11
   REGB_ARB_PORT11_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_11
#ifdef UMCTL2_PORT_CH3_11
   REGB_ARB_PORT11_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_11
#ifdef UMCTL2_PORT_CH4_11
   REGB_ARB_PORT11_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_11
#ifdef UMCTL2_PORT_CH4_11
   REGB_ARB_PORT11_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_11
#ifdef UMCTL2_PORT_CH5_11
   REGB_ARB_PORT11_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_11
#ifdef UMCTL2_PORT_CH5_11
   REGB_ARB_PORT11_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_11
#ifdef UMCTL2_PORT_CH6_11
   REGB_ARB_PORT11_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_11
#ifdef UMCTL2_PORT_CH6_11
   REGB_ARB_PORT11_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_11
#ifdef UMCTL2_PORT_CH7_11
   REGB_ARB_PORT11_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_11
#ifdef UMCTL2_PORT_CH7_11
   REGB_ARB_PORT11_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_11
#ifdef UMCTL2_PORT_CH8_11
   REGB_ARB_PORT11_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_11
#ifdef UMCTL2_PORT_CH8_11
   REGB_ARB_PORT11_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_11
#ifdef UMCTL2_PORT_CH9_11
   REGB_ARB_PORT11_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_11
#ifdef UMCTL2_PORT_CH9_11
   REGB_ARB_PORT11_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_11
#ifdef UMCTL2_PORT_CH10_11
   REGB_ARB_PORT11_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_11
#ifdef UMCTL2_PORT_CH10_11
   REGB_ARB_PORT11_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_11
#ifdef UMCTL2_PORT_CH11_11
   REGB_ARB_PORT11_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_11
#ifdef UMCTL2_PORT_CH11_11
   REGB_ARB_PORT11_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_11
#ifdef UMCTL2_PORT_CH12_11
   REGB_ARB_PORT11_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_11
#ifdef UMCTL2_PORT_CH12_11
   REGB_ARB_PORT11_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_11
#ifdef UMCTL2_PORT_CH13_11
   REGB_ARB_PORT11_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_11
#ifdef UMCTL2_PORT_CH13_11
   REGB_ARB_PORT11_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_11
#ifdef UMCTL2_PORT_CH14_11
   REGB_ARB_PORT11_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_11
#ifdef UMCTL2_PORT_CH14_11
   REGB_ARB_PORT11_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_11
#ifdef UMCTL2_PORT_CH15_11
   REGB_ARB_PORT11_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT11_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_11
#ifdef UMCTL2_PORT_CH15_11
   REGB_ARB_PORT11_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT11_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_11
   REGB_ARB_PORT11_PCTRL_struct_t  REGB_ARB_PORT11_PCTRL_reg;
   REGB_ARB_PORT11_PCFGQOS0_struct_t  REGB_ARB_PORT11_PCFGQOS0_reg;
   REGB_ARB_PORT11_PCFGQOS1_struct_t  REGB_ARB_PORT11_PCFGQOS1_reg;
   REGB_ARB_PORT11_PCFGWQOS0_struct_t  REGB_ARB_PORT11_PCFGWQOS0_reg;
   REGB_ARB_PORT11_PCFGWQOS1_struct_t  REGB_ARB_PORT11_PCFGWQOS1_reg;
   REGB_ARB_PORT12_PCFGR_struct_t  REGB_ARB_PORT12_PCFGR_reg;
   REGB_ARB_PORT12_PCFGW_struct_t  REGB_ARB_PORT12_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_12
   REGB_ARB_PORT12_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_12
#ifdef UMCTL2_PORT_CH0_12
   REGB_ARB_PORT12_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_12
#ifdef UMCTL2_PORT_CH1_12
   REGB_ARB_PORT12_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_12
#ifdef UMCTL2_PORT_CH1_12
   REGB_ARB_PORT12_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_12
#ifdef UMCTL2_PORT_CH2_12
   REGB_ARB_PORT12_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_12
#ifdef UMCTL2_PORT_CH2_12
   REGB_ARB_PORT12_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_12
#ifdef UMCTL2_PORT_CH3_12
   REGB_ARB_PORT12_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_12
#ifdef UMCTL2_PORT_CH3_12
   REGB_ARB_PORT12_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_12
#ifdef UMCTL2_PORT_CH4_12
   REGB_ARB_PORT12_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_12
#ifdef UMCTL2_PORT_CH4_12
   REGB_ARB_PORT12_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_12
#ifdef UMCTL2_PORT_CH5_12
   REGB_ARB_PORT12_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_12
#ifdef UMCTL2_PORT_CH5_12
   REGB_ARB_PORT12_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_12
#ifdef UMCTL2_PORT_CH6_12
   REGB_ARB_PORT12_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_12
#ifdef UMCTL2_PORT_CH6_12
   REGB_ARB_PORT12_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_12
#ifdef UMCTL2_PORT_CH7_12
   REGB_ARB_PORT12_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_12
#ifdef UMCTL2_PORT_CH7_12
   REGB_ARB_PORT12_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_12
#ifdef UMCTL2_PORT_CH8_12
   REGB_ARB_PORT12_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_12
#ifdef UMCTL2_PORT_CH8_12
   REGB_ARB_PORT12_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_12
#ifdef UMCTL2_PORT_CH9_12
   REGB_ARB_PORT12_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_12
#ifdef UMCTL2_PORT_CH9_12
   REGB_ARB_PORT12_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_12
#ifdef UMCTL2_PORT_CH10_12
   REGB_ARB_PORT12_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_12
#ifdef UMCTL2_PORT_CH10_12
   REGB_ARB_PORT12_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_12
#ifdef UMCTL2_PORT_CH11_12
   REGB_ARB_PORT12_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_12
#ifdef UMCTL2_PORT_CH11_12
   REGB_ARB_PORT12_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_12
#ifdef UMCTL2_PORT_CH12_12
   REGB_ARB_PORT12_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_12
#ifdef UMCTL2_PORT_CH12_12
   REGB_ARB_PORT12_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_12
#ifdef UMCTL2_PORT_CH13_12
   REGB_ARB_PORT12_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_12
#ifdef UMCTL2_PORT_CH13_12
   REGB_ARB_PORT12_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_12
#ifdef UMCTL2_PORT_CH14_12
   REGB_ARB_PORT12_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_12
#ifdef UMCTL2_PORT_CH14_12
   REGB_ARB_PORT12_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_12
#ifdef UMCTL2_PORT_CH15_12
   REGB_ARB_PORT12_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT12_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_12
#ifdef UMCTL2_PORT_CH15_12
   REGB_ARB_PORT12_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT12_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_12
   REGB_ARB_PORT12_PCTRL_struct_t  REGB_ARB_PORT12_PCTRL_reg;
   REGB_ARB_PORT12_PCFGQOS0_struct_t  REGB_ARB_PORT12_PCFGQOS0_reg;
   REGB_ARB_PORT12_PCFGQOS1_struct_t  REGB_ARB_PORT12_PCFGQOS1_reg;
   REGB_ARB_PORT12_PCFGWQOS0_struct_t  REGB_ARB_PORT12_PCFGWQOS0_reg;
   REGB_ARB_PORT12_PCFGWQOS1_struct_t  REGB_ARB_PORT12_PCFGWQOS1_reg;
   REGB_ARB_PORT13_PCFGR_struct_t  REGB_ARB_PORT13_PCFGR_reg;
   REGB_ARB_PORT13_PCFGW_struct_t  REGB_ARB_PORT13_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_13
   REGB_ARB_PORT13_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_13
#ifdef UMCTL2_PORT_CH0_13
   REGB_ARB_PORT13_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_13
#ifdef UMCTL2_PORT_CH1_13
   REGB_ARB_PORT13_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_13
#ifdef UMCTL2_PORT_CH1_13
   REGB_ARB_PORT13_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_13
#ifdef UMCTL2_PORT_CH2_13
   REGB_ARB_PORT13_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_13
#ifdef UMCTL2_PORT_CH2_13
   REGB_ARB_PORT13_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_13
#ifdef UMCTL2_PORT_CH3_13
   REGB_ARB_PORT13_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_13
#ifdef UMCTL2_PORT_CH3_13
   REGB_ARB_PORT13_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_13
#ifdef UMCTL2_PORT_CH4_13
   REGB_ARB_PORT13_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_13
#ifdef UMCTL2_PORT_CH4_13
   REGB_ARB_PORT13_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_13
#ifdef UMCTL2_PORT_CH5_13
   REGB_ARB_PORT13_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_13
#ifdef UMCTL2_PORT_CH5_13
   REGB_ARB_PORT13_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_13
#ifdef UMCTL2_PORT_CH6_13
   REGB_ARB_PORT13_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_13
#ifdef UMCTL2_PORT_CH6_13
   REGB_ARB_PORT13_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_13
#ifdef UMCTL2_PORT_CH7_13
   REGB_ARB_PORT13_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_13
#ifdef UMCTL2_PORT_CH7_13
   REGB_ARB_PORT13_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_13
#ifdef UMCTL2_PORT_CH8_13
   REGB_ARB_PORT13_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_13
#ifdef UMCTL2_PORT_CH8_13
   REGB_ARB_PORT13_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_13
#ifdef UMCTL2_PORT_CH9_13
   REGB_ARB_PORT13_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_13
#ifdef UMCTL2_PORT_CH9_13
   REGB_ARB_PORT13_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_13
#ifdef UMCTL2_PORT_CH10_13
   REGB_ARB_PORT13_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_13
#ifdef UMCTL2_PORT_CH10_13
   REGB_ARB_PORT13_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_13
#ifdef UMCTL2_PORT_CH11_13
   REGB_ARB_PORT13_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_13
#ifdef UMCTL2_PORT_CH11_13
   REGB_ARB_PORT13_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_13
#ifdef UMCTL2_PORT_CH12_13
   REGB_ARB_PORT13_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_13
#ifdef UMCTL2_PORT_CH12_13
   REGB_ARB_PORT13_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_13
#ifdef UMCTL2_PORT_CH13_13
   REGB_ARB_PORT13_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_13
#ifdef UMCTL2_PORT_CH13_13
   REGB_ARB_PORT13_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_13
#ifdef UMCTL2_PORT_CH14_13
   REGB_ARB_PORT13_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_13
#ifdef UMCTL2_PORT_CH14_13
   REGB_ARB_PORT13_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_13
#ifdef UMCTL2_PORT_CH15_13
   REGB_ARB_PORT13_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT13_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_13
#ifdef UMCTL2_PORT_CH15_13
   REGB_ARB_PORT13_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT13_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_13
   REGB_ARB_PORT13_PCTRL_struct_t  REGB_ARB_PORT13_PCTRL_reg;
   REGB_ARB_PORT13_PCFGQOS0_struct_t  REGB_ARB_PORT13_PCFGQOS0_reg;
   REGB_ARB_PORT13_PCFGQOS1_struct_t  REGB_ARB_PORT13_PCFGQOS1_reg;
   REGB_ARB_PORT13_PCFGWQOS0_struct_t  REGB_ARB_PORT13_PCFGWQOS0_reg;
   REGB_ARB_PORT13_PCFGWQOS1_struct_t  REGB_ARB_PORT13_PCFGWQOS1_reg;
   REGB_ARB_PORT14_PCFGR_struct_t  REGB_ARB_PORT14_PCFGR_reg;
   REGB_ARB_PORT14_PCFGW_struct_t  REGB_ARB_PORT14_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_14
   REGB_ARB_PORT14_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_14
#ifdef UMCTL2_PORT_CH0_14
   REGB_ARB_PORT14_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_14
#ifdef UMCTL2_PORT_CH1_14
   REGB_ARB_PORT14_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_14
#ifdef UMCTL2_PORT_CH1_14
   REGB_ARB_PORT14_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_14
#ifdef UMCTL2_PORT_CH2_14
   REGB_ARB_PORT14_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_14
#ifdef UMCTL2_PORT_CH2_14
   REGB_ARB_PORT14_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_14
#ifdef UMCTL2_PORT_CH3_14
   REGB_ARB_PORT14_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_14
#ifdef UMCTL2_PORT_CH3_14
   REGB_ARB_PORT14_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_14
#ifdef UMCTL2_PORT_CH4_14
   REGB_ARB_PORT14_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_14
#ifdef UMCTL2_PORT_CH4_14
   REGB_ARB_PORT14_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_14
#ifdef UMCTL2_PORT_CH5_14
   REGB_ARB_PORT14_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_14
#ifdef UMCTL2_PORT_CH5_14
   REGB_ARB_PORT14_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_14
#ifdef UMCTL2_PORT_CH6_14
   REGB_ARB_PORT14_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_14
#ifdef UMCTL2_PORT_CH6_14
   REGB_ARB_PORT14_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_14
#ifdef UMCTL2_PORT_CH7_14
   REGB_ARB_PORT14_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_14
#ifdef UMCTL2_PORT_CH7_14
   REGB_ARB_PORT14_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_14
#ifdef UMCTL2_PORT_CH8_14
   REGB_ARB_PORT14_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_14
#ifdef UMCTL2_PORT_CH8_14
   REGB_ARB_PORT14_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_14
#ifdef UMCTL2_PORT_CH9_14
   REGB_ARB_PORT14_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_14
#ifdef UMCTL2_PORT_CH9_14
   REGB_ARB_PORT14_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_14
#ifdef UMCTL2_PORT_CH10_14
   REGB_ARB_PORT14_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_14
#ifdef UMCTL2_PORT_CH10_14
   REGB_ARB_PORT14_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_14
#ifdef UMCTL2_PORT_CH11_14
   REGB_ARB_PORT14_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_14
#ifdef UMCTL2_PORT_CH11_14
   REGB_ARB_PORT14_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_14
#ifdef UMCTL2_PORT_CH12_14
   REGB_ARB_PORT14_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_14
#ifdef UMCTL2_PORT_CH12_14
   REGB_ARB_PORT14_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_14
#ifdef UMCTL2_PORT_CH13_14
   REGB_ARB_PORT14_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_14
#ifdef UMCTL2_PORT_CH13_14
   REGB_ARB_PORT14_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_14
#ifdef UMCTL2_PORT_CH14_14
   REGB_ARB_PORT14_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_14
#ifdef UMCTL2_PORT_CH14_14
   REGB_ARB_PORT14_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_14
#ifdef UMCTL2_PORT_CH15_14
   REGB_ARB_PORT14_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT14_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_14
#ifdef UMCTL2_PORT_CH15_14
   REGB_ARB_PORT14_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT14_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_14
   REGB_ARB_PORT14_PCTRL_struct_t  REGB_ARB_PORT14_PCTRL_reg;
   REGB_ARB_PORT14_PCFGQOS0_struct_t  REGB_ARB_PORT14_PCFGQOS0_reg;
   REGB_ARB_PORT14_PCFGQOS1_struct_t  REGB_ARB_PORT14_PCFGQOS1_reg;
   REGB_ARB_PORT14_PCFGWQOS0_struct_t  REGB_ARB_PORT14_PCFGWQOS0_reg;
   REGB_ARB_PORT14_PCFGWQOS1_struct_t  REGB_ARB_PORT14_PCFGWQOS1_reg;
   REGB_ARB_PORT15_PCFGR_struct_t  REGB_ARB_PORT15_PCFGR_reg;
   REGB_ARB_PORT15_PCFGW_struct_t  REGB_ARB_PORT15_PCFGW_reg;
#ifdef UMCTL2_PORT_CH0_15
   REGB_ARB_PORT15_PCFGIDMASKCH0_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH0_reg;
#endif //UMCTL2_PORT_CH0_15
#ifdef UMCTL2_PORT_CH0_15
   REGB_ARB_PORT15_PCFGIDVALUECH0_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH0_reg;
#endif //UMCTL2_PORT_CH0_15
#ifdef UMCTL2_PORT_CH1_15
   REGB_ARB_PORT15_PCFGIDMASKCH1_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH1_reg;
#endif //UMCTL2_PORT_CH1_15
#ifdef UMCTL2_PORT_CH1_15
   REGB_ARB_PORT15_PCFGIDVALUECH1_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH1_reg;
#endif //UMCTL2_PORT_CH1_15
#ifdef UMCTL2_PORT_CH2_15
   REGB_ARB_PORT15_PCFGIDMASKCH2_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH2_reg;
#endif //UMCTL2_PORT_CH2_15
#ifdef UMCTL2_PORT_CH2_15
   REGB_ARB_PORT15_PCFGIDVALUECH2_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH2_reg;
#endif //UMCTL2_PORT_CH2_15
#ifdef UMCTL2_PORT_CH3_15
   REGB_ARB_PORT15_PCFGIDMASKCH3_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH3_reg;
#endif //UMCTL2_PORT_CH3_15
#ifdef UMCTL2_PORT_CH3_15
   REGB_ARB_PORT15_PCFGIDVALUECH3_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH3_reg;
#endif //UMCTL2_PORT_CH3_15
#ifdef UMCTL2_PORT_CH4_15
   REGB_ARB_PORT15_PCFGIDMASKCH4_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH4_reg;
#endif //UMCTL2_PORT_CH4_15
#ifdef UMCTL2_PORT_CH4_15
   REGB_ARB_PORT15_PCFGIDVALUECH4_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH4_reg;
#endif //UMCTL2_PORT_CH4_15
#ifdef UMCTL2_PORT_CH5_15
   REGB_ARB_PORT15_PCFGIDMASKCH5_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH5_reg;
#endif //UMCTL2_PORT_CH5_15
#ifdef UMCTL2_PORT_CH5_15
   REGB_ARB_PORT15_PCFGIDVALUECH5_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH5_reg;
#endif //UMCTL2_PORT_CH5_15
#ifdef UMCTL2_PORT_CH6_15
   REGB_ARB_PORT15_PCFGIDMASKCH6_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH6_reg;
#endif //UMCTL2_PORT_CH6_15
#ifdef UMCTL2_PORT_CH6_15
   REGB_ARB_PORT15_PCFGIDVALUECH6_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH6_reg;
#endif //UMCTL2_PORT_CH6_15
#ifdef UMCTL2_PORT_CH7_15
   REGB_ARB_PORT15_PCFGIDMASKCH7_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH7_reg;
#endif //UMCTL2_PORT_CH7_15
#ifdef UMCTL2_PORT_CH7_15
   REGB_ARB_PORT15_PCFGIDVALUECH7_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH7_reg;
#endif //UMCTL2_PORT_CH7_15
#ifdef UMCTL2_PORT_CH8_15
   REGB_ARB_PORT15_PCFGIDMASKCH8_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH8_reg;
#endif //UMCTL2_PORT_CH8_15
#ifdef UMCTL2_PORT_CH8_15
   REGB_ARB_PORT15_PCFGIDVALUECH8_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH8_reg;
#endif //UMCTL2_PORT_CH8_15
#ifdef UMCTL2_PORT_CH9_15
   REGB_ARB_PORT15_PCFGIDMASKCH9_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH9_reg;
#endif //UMCTL2_PORT_CH9_15
#ifdef UMCTL2_PORT_CH9_15
   REGB_ARB_PORT15_PCFGIDVALUECH9_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH9_reg;
#endif //UMCTL2_PORT_CH9_15
#ifdef UMCTL2_PORT_CH10_15
   REGB_ARB_PORT15_PCFGIDMASKCH10_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH10_reg;
#endif //UMCTL2_PORT_CH10_15
#ifdef UMCTL2_PORT_CH10_15
   REGB_ARB_PORT15_PCFGIDVALUECH10_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH10_reg;
#endif //UMCTL2_PORT_CH10_15
#ifdef UMCTL2_PORT_CH11_15
   REGB_ARB_PORT15_PCFGIDMASKCH11_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH11_reg;
#endif //UMCTL2_PORT_CH11_15
#ifdef UMCTL2_PORT_CH11_15
   REGB_ARB_PORT15_PCFGIDVALUECH11_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH11_reg;
#endif //UMCTL2_PORT_CH11_15
#ifdef UMCTL2_PORT_CH12_15
   REGB_ARB_PORT15_PCFGIDMASKCH12_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH12_reg;
#endif //UMCTL2_PORT_CH12_15
#ifdef UMCTL2_PORT_CH12_15
   REGB_ARB_PORT15_PCFGIDVALUECH12_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH12_reg;
#endif //UMCTL2_PORT_CH12_15
#ifdef UMCTL2_PORT_CH13_15
   REGB_ARB_PORT15_PCFGIDMASKCH13_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH13_reg;
#endif //UMCTL2_PORT_CH13_15
#ifdef UMCTL2_PORT_CH13_15
   REGB_ARB_PORT15_PCFGIDVALUECH13_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH13_reg;
#endif //UMCTL2_PORT_CH13_15
#ifdef UMCTL2_PORT_CH14_15
   REGB_ARB_PORT15_PCFGIDMASKCH14_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH14_reg;
#endif //UMCTL2_PORT_CH14_15
#ifdef UMCTL2_PORT_CH14_15
   REGB_ARB_PORT15_PCFGIDVALUECH14_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH14_reg;
#endif //UMCTL2_PORT_CH14_15
#ifdef UMCTL2_PORT_CH15_15
   REGB_ARB_PORT15_PCFGIDMASKCH15_struct_t  REGB_ARB_PORT15_PCFGIDMASKCH15_reg;
#endif //UMCTL2_PORT_CH15_15
#ifdef UMCTL2_PORT_CH15_15
   REGB_ARB_PORT15_PCFGIDVALUECH15_struct_t  REGB_ARB_PORT15_PCFGIDVALUECH15_reg;
#endif //UMCTL2_PORT_CH15_15
   REGB_ARB_PORT15_PCTRL_struct_t  REGB_ARB_PORT15_PCTRL_reg;
   REGB_ARB_PORT15_PCFGQOS0_struct_t  REGB_ARB_PORT15_PCFGQOS0_reg;
   REGB_ARB_PORT15_PCFGQOS1_struct_t  REGB_ARB_PORT15_PCFGQOS1_reg;
   REGB_ARB_PORT15_PCFGWQOS0_struct_t  REGB_ARB_PORT15_PCFGWQOS0_reg;
   REGB_ARB_PORT15_PCFGWQOS1_struct_t  REGB_ARB_PORT15_PCFGWQOS1_reg;
   REGB_FREQ0_CH0_DRAMSET1TMG0_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG0_reg;
   REGB_FREQ0_CH0_DRAMSET1TMG1_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG1_reg;
   REGB_FREQ0_CH0_DRAMSET1TMG2_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG2_reg;
   REGB_FREQ0_CH0_DRAMSET1TMG3_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG3_reg;
   REGB_FREQ0_CH0_DRAMSET1TMG4_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG4_reg;
   REGB_FREQ0_CH0_DRAMSET1TMG5_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG5_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DRAMSET1TMG6_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG6_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DRAMSET1TMG7_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG7_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ0_CH0_DRAMSET1TMG8_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG8_reg;
   REGB_FREQ0_CH0_DRAMSET1TMG9_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG9_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ0_CH0_DRAMSET1TMG10_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG10_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH0_DRAMSET1TMG11_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG11_reg;
#endif //DDRCTL_DDR
   REGB_FREQ0_CH0_DRAMSET1TMG12_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG12_reg;
   REGB_FREQ0_CH0_DRAMSET1TMG13_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG13_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DRAMSET1TMG14_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG14_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH0_DRAMSET1TMG15_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG15_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH0_DRAMSET1TMG16_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG16_reg;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
   REGB_FREQ0_CH0_DRAMSET1TMG17_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG17_reg;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
   REGB_FREQ0_CH0_DRAMSET1TMG18_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG18_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH0_DRAMSET1TMG19_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG19_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH0_DRAMSET1TMG20_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH0_DRAMSET1TMG21_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH0_DRAMSET1TMG22_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG22_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DRAMSET1TMG23_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG23_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DRAMSET1TMG24_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG24_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ0_CH0_DRAMSET1TMG25_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG25_reg;
#ifdef MEMC_DDR5
   REGB_FREQ0_CH0_DRAMSET1TMG26_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG26_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH0_DRAMSET1TMG27_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG27_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ0_CH0_DRAMSET1TMG28_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG28_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ0_CH0_DRAMSET1TMG29_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG29_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DRAMSET1TMG30_struct_t  REGB_FREQ0_CH0_DRAMSET1TMG30_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG0_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG1_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG1_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG2_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG3_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG3_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG4_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG4_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG5_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG5_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG6_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG6_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG7_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG7_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH0_DRAMSET2TMG8_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG8_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG9_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG9_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG10_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG10_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_DRAMSET2TMG11_struct_t  REGB_FREQ0_CH0_DRAMSET2TMG11_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_struct_t  REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL0_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_struct_t  REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL1_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_struct_t  REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL2_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_struct_t  REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL3_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_struct_t  REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL4_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_struct_t  REGB_FREQ0_CH0_RANK_SWITCH_TIMING_CONTROL5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH0_MRAMTMG0_struct_t  REGB_FREQ0_CH0_MRAMTMG0_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH0_MRAMTMG1_struct_t  REGB_FREQ0_CH0_MRAMTMG1_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH0_MRAMTMG2_struct_t  REGB_FREQ0_CH0_MRAMTMG2_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH0_MRAMTMG3_struct_t  REGB_FREQ0_CH0_MRAMTMG3_reg;
#endif //UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH0_INITMR0_struct_t  REGB_FREQ0_CH0_INITMR0_reg;
   REGB_FREQ0_CH0_INITMR1_struct_t  REGB_FREQ0_CH0_INITMR1_reg;
   REGB_FREQ0_CH0_INITMR2_struct_t  REGB_FREQ0_CH0_INITMR2_reg;
   REGB_FREQ0_CH0_INITMR3_struct_t  REGB_FREQ0_CH0_INITMR3_reg;
   REGB_FREQ0_CH0_DFITMG0_struct_t  REGB_FREQ0_CH0_DFITMG0_reg;
   REGB_FREQ0_CH0_DFITMG1_struct_t  REGB_FREQ0_CH0_DFITMG1_reg;
   REGB_FREQ0_CH0_DFITMG2_struct_t  REGB_FREQ0_CH0_DFITMG2_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ0_CH0_DFITMG3_struct_t  REGB_FREQ0_CH0_DFITMG3_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DFITMG4_struct_t  REGB_FREQ0_CH0_DFITMG4_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DFITMG5_struct_t  REGB_FREQ0_CH0_DFITMG5_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
   REGB_FREQ0_CH0_DFITMG7_struct_t  REGB_FREQ0_CH0_DFITMG7_reg;
#endif //MEMC_DDR5
   REGB_FREQ0_CH0_DFILPTMG0_struct_t  REGB_FREQ0_CH0_DFILPTMG0_reg;
   REGB_FREQ0_CH0_DFILPTMG1_struct_t  REGB_FREQ0_CH0_DFILPTMG1_reg;
   REGB_FREQ0_CH0_DFIUPDTMG0_struct_t  REGB_FREQ0_CH0_DFIUPDTMG0_reg;
   REGB_FREQ0_CH0_DFIUPDTMG1_struct_t  REGB_FREQ0_CH0_DFIUPDTMG1_reg;
   REGB_FREQ0_CH0_DFIMSGTMG0_struct_t  REGB_FREQ0_CH0_DFIMSGTMG0_reg;
   REGB_FREQ0_CH0_RFSHSET1TMG0_struct_t  REGB_FREQ0_CH0_RFSHSET1TMG0_reg;
   REGB_FREQ0_CH0_RFSHSET1TMG1_struct_t  REGB_FREQ0_CH0_RFSHSET1TMG1_reg;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
   REGB_FREQ0_CH0_RFSHSET1TMG2_struct_t  REGB_FREQ0_CH0_RFSHSET1TMG2_reg;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
   REGB_FREQ0_CH0_RFSHSET1TMG3_struct_t  REGB_FREQ0_CH0_RFSHSET1TMG3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ0_CH0_RFSHSET1TMG4_struct_t  REGB_FREQ0_CH0_RFSHSET1TMG4_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH0_RFSHSET1TMG5_struct_t  REGB_FREQ0_CH0_RFSHSET1TMG5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
   REGB_FREQ0_CH0_RFSHSET1TMG6_struct_t  REGB_FREQ0_CH0_RFSHSET1TMG6_reg;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH0_RFSHSET1TMG7_struct_t  REGB_FREQ0_CH0_RFSHSET1TMG7_reg;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
   REGB_FREQ0_CH0_RFSHSET1TMG8_struct_t  REGB_FREQ0_CH0_RFSHSET1TMG8_reg;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_RFSHSET2TMG0_struct_t  REGB_FREQ0_CH0_RFSHSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH0_RFSHSET2TMG1_struct_t  REGB_FREQ0_CH0_RFSHSET2TMG1_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_RFSHSET2TMG2_struct_t  REGB_FREQ0_CH0_RFSHSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH0_RFSHSET2TMG3_struct_t  REGB_FREQ0_CH0_RFSHSET2TMG3_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
   REGB_FREQ0_CH0_ZQSET1TMG0_struct_t  REGB_FREQ0_CH0_ZQSET1TMG0_reg;
   REGB_FREQ0_CH0_ZQSET1TMG1_struct_t  REGB_FREQ0_CH0_ZQSET1TMG1_reg;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH0_ZQSET2TMG0_struct_t  REGB_FREQ0_CH0_ZQSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH0_RCDINIT1_struct_t  REGB_FREQ0_CH0_RCDINIT1_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH0_RCDINIT2_struct_t  REGB_FREQ0_CH0_RCDINIT2_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH0_RCDINIT3_struct_t  REGB_FREQ0_CH0_RCDINIT3_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH0_RCDINIT4_struct_t  REGB_FREQ0_CH0_RCDINIT4_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
   REGB_FREQ0_CH0_DQSOSCCTL0_struct_t  REGB_FREQ0_CH0_DQSOSCCTL0_reg;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DERATEINT_struct_t  REGB_FREQ0_CH0_DERATEINT_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DERATEVAL0_struct_t  REGB_FREQ0_CH0_DERATEVAL0_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH0_DERATEVAL1_struct_t  REGB_FREQ0_CH0_DERATEVAL1_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ0_CH0_HWLPTMG0_struct_t  REGB_FREQ0_CH0_HWLPTMG0_reg;
   REGB_FREQ0_CH0_SCHEDTMG0_struct_t  REGB_FREQ0_CH0_SCHEDTMG0_reg;
   REGB_FREQ0_CH0_PERFHPR1_struct_t  REGB_FREQ0_CH0_PERFHPR1_reg;
   REGB_FREQ0_CH0_PERFLPR1_struct_t  REGB_FREQ0_CH0_PERFLPR1_reg;
   REGB_FREQ0_CH0_PERFWR1_struct_t  REGB_FREQ0_CH0_PERFWR1_reg;
   REGB_FREQ0_CH0_TMGCFG_struct_t  REGB_FREQ0_CH0_TMGCFG_reg;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_FREQ0_CH0_RANKTMG0_struct_t  REGB_FREQ0_CH0_RANKTMG0_reg;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ0_CH0_RANKTMG1_struct_t  REGB_FREQ0_CH0_RANKTMG1_reg;
#endif //MEMC_NUM_RANKS_GT_1
   REGB_FREQ0_CH0_PWRTMG_struct_t  REGB_FREQ0_CH0_PWRTMG_reg;
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH0_ODTCFG_struct_t  REGB_FREQ0_CH0_ODTCFG_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
   REGB_FREQ0_CH0_CRCPARTMG0_struct_t  REGB_FREQ0_CH0_CRCPARTMG0_reg;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ0_CH0_CRCPARTMG1_struct_t  REGB_FREQ0_CH0_CRCPARTMG1_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ0_CH1_DRAMSET1TMG0_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG0_reg;
   REGB_FREQ0_CH1_DRAMSET1TMG1_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG1_reg;
   REGB_FREQ0_CH1_DRAMSET1TMG2_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG2_reg;
   REGB_FREQ0_CH1_DRAMSET1TMG3_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG3_reg;
   REGB_FREQ0_CH1_DRAMSET1TMG4_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG4_reg;
   REGB_FREQ0_CH1_DRAMSET1TMG5_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG5_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DRAMSET1TMG6_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG6_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DRAMSET1TMG7_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG7_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ0_CH1_DRAMSET1TMG8_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG8_reg;
   REGB_FREQ0_CH1_DRAMSET1TMG9_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG9_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ0_CH1_DRAMSET1TMG10_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG10_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH1_DRAMSET1TMG11_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG11_reg;
#endif //DDRCTL_DDR
   REGB_FREQ0_CH1_DRAMSET1TMG12_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG12_reg;
   REGB_FREQ0_CH1_DRAMSET1TMG13_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG13_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DRAMSET1TMG14_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG14_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH1_DRAMSET1TMG15_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG15_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH1_DRAMSET1TMG16_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG16_reg;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
   REGB_FREQ0_CH1_DRAMSET1TMG17_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG17_reg;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
   REGB_FREQ0_CH1_DRAMSET1TMG18_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG18_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH1_DRAMSET1TMG19_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG19_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH1_DRAMSET1TMG20_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH1_DRAMSET1TMG21_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH1_DRAMSET1TMG22_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG22_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DRAMSET1TMG23_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG23_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DRAMSET1TMG24_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG24_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ0_CH1_DRAMSET1TMG25_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG25_reg;
#ifdef MEMC_DDR5
   REGB_FREQ0_CH1_DRAMSET1TMG26_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG26_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ0_CH1_DRAMSET1TMG27_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG27_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ0_CH1_DRAMSET1TMG28_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG28_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ0_CH1_DRAMSET1TMG29_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG29_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DRAMSET1TMG30_struct_t  REGB_FREQ0_CH1_DRAMSET1TMG30_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG0_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG1_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG1_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG2_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG3_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG3_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG4_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG4_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG5_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG5_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG6_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG6_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG7_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG7_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH1_DRAMSET2TMG8_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG8_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG9_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG9_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG10_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG10_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_DRAMSET2TMG11_struct_t  REGB_FREQ0_CH1_DRAMSET2TMG11_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_struct_t  REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL0_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_struct_t  REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL1_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_struct_t  REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL2_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_struct_t  REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL3_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_struct_t  REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL4_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_struct_t  REGB_FREQ0_CH1_RANK_SWITCH_TIMING_CONTROL5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH1_MRAMTMG0_struct_t  REGB_FREQ0_CH1_MRAMTMG0_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH1_MRAMTMG1_struct_t  REGB_FREQ0_CH1_MRAMTMG1_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH1_MRAMTMG2_struct_t  REGB_FREQ0_CH1_MRAMTMG2_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH1_MRAMTMG3_struct_t  REGB_FREQ0_CH1_MRAMTMG3_reg;
#endif //UMCTL2_DDR4_MRAM_EN
   REGB_FREQ0_CH1_INITMR0_struct_t  REGB_FREQ0_CH1_INITMR0_reg;
   REGB_FREQ0_CH1_INITMR1_struct_t  REGB_FREQ0_CH1_INITMR1_reg;
   REGB_FREQ0_CH1_INITMR2_struct_t  REGB_FREQ0_CH1_INITMR2_reg;
   REGB_FREQ0_CH1_INITMR3_struct_t  REGB_FREQ0_CH1_INITMR3_reg;
   REGB_FREQ0_CH1_DFITMG0_struct_t  REGB_FREQ0_CH1_DFITMG0_reg;
   REGB_FREQ0_CH1_DFITMG1_struct_t  REGB_FREQ0_CH1_DFITMG1_reg;
   REGB_FREQ0_CH1_DFITMG2_struct_t  REGB_FREQ0_CH1_DFITMG2_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ0_CH1_DFITMG3_struct_t  REGB_FREQ0_CH1_DFITMG3_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DFITMG4_struct_t  REGB_FREQ0_CH1_DFITMG4_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DFITMG5_struct_t  REGB_FREQ0_CH1_DFITMG5_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
   REGB_FREQ0_CH1_DFITMG7_struct_t  REGB_FREQ0_CH1_DFITMG7_reg;
#endif //MEMC_DDR5
   REGB_FREQ0_CH1_DFILPTMG0_struct_t  REGB_FREQ0_CH1_DFILPTMG0_reg;
   REGB_FREQ0_CH1_DFILPTMG1_struct_t  REGB_FREQ0_CH1_DFILPTMG1_reg;
   REGB_FREQ0_CH1_DFIUPDTMG0_struct_t  REGB_FREQ0_CH1_DFIUPDTMG0_reg;
   REGB_FREQ0_CH1_DFIUPDTMG1_struct_t  REGB_FREQ0_CH1_DFIUPDTMG1_reg;
   REGB_FREQ0_CH1_DFIMSGTMG0_struct_t  REGB_FREQ0_CH1_DFIMSGTMG0_reg;
   REGB_FREQ0_CH1_RFSHSET1TMG0_struct_t  REGB_FREQ0_CH1_RFSHSET1TMG0_reg;
   REGB_FREQ0_CH1_RFSHSET1TMG1_struct_t  REGB_FREQ0_CH1_RFSHSET1TMG1_reg;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
   REGB_FREQ0_CH1_RFSHSET1TMG2_struct_t  REGB_FREQ0_CH1_RFSHSET1TMG2_reg;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
   REGB_FREQ0_CH1_RFSHSET1TMG3_struct_t  REGB_FREQ0_CH1_RFSHSET1TMG3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ0_CH1_RFSHSET1TMG4_struct_t  REGB_FREQ0_CH1_RFSHSET1TMG4_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ0_CH1_RFSHSET1TMG5_struct_t  REGB_FREQ0_CH1_RFSHSET1TMG5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
   REGB_FREQ0_CH1_RFSHSET1TMG6_struct_t  REGB_FREQ0_CH1_RFSHSET1TMG6_reg;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH1_RFSHSET1TMG7_struct_t  REGB_FREQ0_CH1_RFSHSET1TMG7_reg;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
   REGB_FREQ0_CH1_RFSHSET1TMG8_struct_t  REGB_FREQ0_CH1_RFSHSET1TMG8_reg;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_RFSHSET2TMG0_struct_t  REGB_FREQ0_CH1_RFSHSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH1_RFSHSET2TMG1_struct_t  REGB_FREQ0_CH1_RFSHSET2TMG1_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_RFSHSET2TMG2_struct_t  REGB_FREQ0_CH1_RFSHSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ0_CH1_RFSHSET2TMG3_struct_t  REGB_FREQ0_CH1_RFSHSET2TMG3_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
   REGB_FREQ0_CH1_ZQSET1TMG0_struct_t  REGB_FREQ0_CH1_ZQSET1TMG0_reg;
   REGB_FREQ0_CH1_ZQSET1TMG1_struct_t  REGB_FREQ0_CH1_ZQSET1TMG1_reg;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ0_CH1_ZQSET2TMG0_struct_t  REGB_FREQ0_CH1_ZQSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH1_RCDINIT1_struct_t  REGB_FREQ0_CH1_RCDINIT1_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH1_RCDINIT2_struct_t  REGB_FREQ0_CH1_RCDINIT2_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH1_RCDINIT3_struct_t  REGB_FREQ0_CH1_RCDINIT3_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH1_RCDINIT4_struct_t  REGB_FREQ0_CH1_RCDINIT4_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
   REGB_FREQ0_CH1_DQSOSCCTL0_struct_t  REGB_FREQ0_CH1_DQSOSCCTL0_reg;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DERATEINT_struct_t  REGB_FREQ0_CH1_DERATEINT_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DERATEVAL0_struct_t  REGB_FREQ0_CH1_DERATEVAL0_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ0_CH1_DERATEVAL1_struct_t  REGB_FREQ0_CH1_DERATEVAL1_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ0_CH1_HWLPTMG0_struct_t  REGB_FREQ0_CH1_HWLPTMG0_reg;
   REGB_FREQ0_CH1_SCHEDTMG0_struct_t  REGB_FREQ0_CH1_SCHEDTMG0_reg;
   REGB_FREQ0_CH1_PERFHPR1_struct_t  REGB_FREQ0_CH1_PERFHPR1_reg;
   REGB_FREQ0_CH1_PERFLPR1_struct_t  REGB_FREQ0_CH1_PERFLPR1_reg;
   REGB_FREQ0_CH1_PERFWR1_struct_t  REGB_FREQ0_CH1_PERFWR1_reg;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_FREQ0_CH1_RANKTMG0_struct_t  REGB_FREQ0_CH1_RANKTMG0_reg;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ0_CH1_RANKTMG1_struct_t  REGB_FREQ0_CH1_RANKTMG1_reg;
#endif //MEMC_NUM_RANKS_GT_1
   REGB_FREQ0_CH1_PWRTMG_struct_t  REGB_FREQ0_CH1_PWRTMG_reg;
#ifdef DDRCTL_DDR
   REGB_FREQ0_CH1_ODTCFG_struct_t  REGB_FREQ0_CH1_ODTCFG_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
   REGB_FREQ0_CH1_CRCPARTMG0_struct_t  REGB_FREQ0_CH1_CRCPARTMG0_reg;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ0_CH1_CRCPARTMG1_struct_t  REGB_FREQ0_CH1_CRCPARTMG1_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ1_CH0_DRAMSET1TMG0_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG0_reg;
   REGB_FREQ1_CH0_DRAMSET1TMG1_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG1_reg;
   REGB_FREQ1_CH0_DRAMSET1TMG2_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG2_reg;
   REGB_FREQ1_CH0_DRAMSET1TMG3_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG3_reg;
   REGB_FREQ1_CH0_DRAMSET1TMG4_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG4_reg;
   REGB_FREQ1_CH0_DRAMSET1TMG5_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG5_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DRAMSET1TMG6_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG6_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DRAMSET1TMG7_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG7_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ1_CH0_DRAMSET1TMG8_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG8_reg;
   REGB_FREQ1_CH0_DRAMSET1TMG9_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG9_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ1_CH0_DRAMSET1TMG10_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG10_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH0_DRAMSET1TMG11_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG11_reg;
#endif //DDRCTL_DDR
   REGB_FREQ1_CH0_DRAMSET1TMG12_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG12_reg;
   REGB_FREQ1_CH0_DRAMSET1TMG13_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG13_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DRAMSET1TMG14_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG14_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH0_DRAMSET1TMG15_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG15_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH0_DRAMSET1TMG16_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG16_reg;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
   REGB_FREQ1_CH0_DRAMSET1TMG17_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG17_reg;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
   REGB_FREQ1_CH0_DRAMSET1TMG18_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG18_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH0_DRAMSET1TMG19_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG19_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH0_DRAMSET1TMG20_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH0_DRAMSET1TMG21_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH0_DRAMSET1TMG22_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG22_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DRAMSET1TMG23_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG23_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DRAMSET1TMG24_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG24_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ1_CH0_DRAMSET1TMG25_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG25_reg;
#ifdef MEMC_DDR5
   REGB_FREQ1_CH0_DRAMSET1TMG26_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG26_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH0_DRAMSET1TMG27_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG27_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ1_CH0_DRAMSET1TMG28_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG28_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ1_CH0_DRAMSET1TMG29_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG29_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DRAMSET1TMG30_struct_t  REGB_FREQ1_CH0_DRAMSET1TMG30_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG0_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG1_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG1_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG2_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG3_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG3_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG4_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG4_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG5_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG5_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG6_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG6_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG7_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG7_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH0_DRAMSET2TMG8_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG8_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG9_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG9_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG10_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG10_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_DRAMSET2TMG11_struct_t  REGB_FREQ1_CH0_DRAMSET2TMG11_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_struct_t  REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL0_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_struct_t  REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL1_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_struct_t  REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL2_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_struct_t  REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL3_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_struct_t  REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL4_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_struct_t  REGB_FREQ1_CH0_RANK_SWITCH_TIMING_CONTROL5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH0_MRAMTMG0_struct_t  REGB_FREQ1_CH0_MRAMTMG0_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH0_MRAMTMG1_struct_t  REGB_FREQ1_CH0_MRAMTMG1_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH0_MRAMTMG2_struct_t  REGB_FREQ1_CH0_MRAMTMG2_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH0_MRAMTMG3_struct_t  REGB_FREQ1_CH0_MRAMTMG3_reg;
#endif //UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH0_INITMR0_struct_t  REGB_FREQ1_CH0_INITMR0_reg;
   REGB_FREQ1_CH0_INITMR1_struct_t  REGB_FREQ1_CH0_INITMR1_reg;
   REGB_FREQ1_CH0_INITMR2_struct_t  REGB_FREQ1_CH0_INITMR2_reg;
   REGB_FREQ1_CH0_INITMR3_struct_t  REGB_FREQ1_CH0_INITMR3_reg;
   REGB_FREQ1_CH0_DFITMG0_struct_t  REGB_FREQ1_CH0_DFITMG0_reg;
   REGB_FREQ1_CH0_DFITMG1_struct_t  REGB_FREQ1_CH0_DFITMG1_reg;
   REGB_FREQ1_CH0_DFITMG2_struct_t  REGB_FREQ1_CH0_DFITMG2_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ1_CH0_DFITMG3_struct_t  REGB_FREQ1_CH0_DFITMG3_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DFITMG4_struct_t  REGB_FREQ1_CH0_DFITMG4_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DFITMG5_struct_t  REGB_FREQ1_CH0_DFITMG5_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
   REGB_FREQ1_CH0_DFITMG7_struct_t  REGB_FREQ1_CH0_DFITMG7_reg;
#endif //MEMC_DDR5
   REGB_FREQ1_CH0_DFIUPDTMG1_struct_t  REGB_FREQ1_CH0_DFIUPDTMG1_reg;
   REGB_FREQ1_CH0_RFSHSET1TMG0_struct_t  REGB_FREQ1_CH0_RFSHSET1TMG0_reg;
   REGB_FREQ1_CH0_RFSHSET1TMG1_struct_t  REGB_FREQ1_CH0_RFSHSET1TMG1_reg;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
   REGB_FREQ1_CH0_RFSHSET1TMG2_struct_t  REGB_FREQ1_CH0_RFSHSET1TMG2_reg;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
   REGB_FREQ1_CH0_RFSHSET1TMG3_struct_t  REGB_FREQ1_CH0_RFSHSET1TMG3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ1_CH0_RFSHSET1TMG4_struct_t  REGB_FREQ1_CH0_RFSHSET1TMG4_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH0_RFSHSET1TMG5_struct_t  REGB_FREQ1_CH0_RFSHSET1TMG5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
   REGB_FREQ1_CH0_RFSHSET1TMG6_struct_t  REGB_FREQ1_CH0_RFSHSET1TMG6_reg;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH0_RFSHSET1TMG7_struct_t  REGB_FREQ1_CH0_RFSHSET1TMG7_reg;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
   REGB_FREQ1_CH0_RFSHSET1TMG8_struct_t  REGB_FREQ1_CH0_RFSHSET1TMG8_reg;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_RFSHSET2TMG0_struct_t  REGB_FREQ1_CH0_RFSHSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH0_RFSHSET2TMG1_struct_t  REGB_FREQ1_CH0_RFSHSET2TMG1_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_RFSHSET2TMG2_struct_t  REGB_FREQ1_CH0_RFSHSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH0_RFSHSET2TMG3_struct_t  REGB_FREQ1_CH0_RFSHSET2TMG3_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
   REGB_FREQ1_CH0_ZQSET1TMG0_struct_t  REGB_FREQ1_CH0_ZQSET1TMG0_reg;
   REGB_FREQ1_CH0_ZQSET1TMG1_struct_t  REGB_FREQ1_CH0_ZQSET1TMG1_reg;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH0_ZQSET2TMG0_struct_t  REGB_FREQ1_CH0_ZQSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH0_RCDINIT1_struct_t  REGB_FREQ1_CH0_RCDINIT1_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH0_RCDINIT2_struct_t  REGB_FREQ1_CH0_RCDINIT2_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH0_RCDINIT3_struct_t  REGB_FREQ1_CH0_RCDINIT3_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH0_RCDINIT4_struct_t  REGB_FREQ1_CH0_RCDINIT4_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
   REGB_FREQ1_CH0_DQSOSCCTL0_struct_t  REGB_FREQ1_CH0_DQSOSCCTL0_reg;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DERATEINT_struct_t  REGB_FREQ1_CH0_DERATEINT_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DERATEVAL0_struct_t  REGB_FREQ1_CH0_DERATEVAL0_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH0_DERATEVAL1_struct_t  REGB_FREQ1_CH0_DERATEVAL1_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ1_CH0_HWLPTMG0_struct_t  REGB_FREQ1_CH0_HWLPTMG0_reg;
   REGB_FREQ1_CH0_SCHEDTMG0_struct_t  REGB_FREQ1_CH0_SCHEDTMG0_reg;
   REGB_FREQ1_CH0_PERFHPR1_struct_t  REGB_FREQ1_CH0_PERFHPR1_reg;
   REGB_FREQ1_CH0_PERFLPR1_struct_t  REGB_FREQ1_CH0_PERFLPR1_reg;
   REGB_FREQ1_CH0_PERFWR1_struct_t  REGB_FREQ1_CH0_PERFWR1_reg;
   REGB_FREQ1_CH0_TMGCFG_struct_t  REGB_FREQ1_CH0_TMGCFG_reg;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_FREQ1_CH0_RANKTMG0_struct_t  REGB_FREQ1_CH0_RANKTMG0_reg;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ1_CH0_RANKTMG1_struct_t  REGB_FREQ1_CH0_RANKTMG1_reg;
#endif //MEMC_NUM_RANKS_GT_1
   REGB_FREQ1_CH0_PWRTMG_struct_t  REGB_FREQ1_CH0_PWRTMG_reg;
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH0_ODTCFG_struct_t  REGB_FREQ1_CH0_ODTCFG_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
   REGB_FREQ1_CH0_CRCPARTMG0_struct_t  REGB_FREQ1_CH0_CRCPARTMG0_reg;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ1_CH0_CRCPARTMG1_struct_t  REGB_FREQ1_CH0_CRCPARTMG1_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ1_CH1_DRAMSET1TMG0_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG0_reg;
   REGB_FREQ1_CH1_DRAMSET1TMG1_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG1_reg;
   REGB_FREQ1_CH1_DRAMSET1TMG2_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG2_reg;
   REGB_FREQ1_CH1_DRAMSET1TMG3_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG3_reg;
   REGB_FREQ1_CH1_DRAMSET1TMG4_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG4_reg;
   REGB_FREQ1_CH1_DRAMSET1TMG5_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG5_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DRAMSET1TMG6_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG6_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DRAMSET1TMG7_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG7_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ1_CH1_DRAMSET1TMG8_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG8_reg;
   REGB_FREQ1_CH1_DRAMSET1TMG9_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG9_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ1_CH1_DRAMSET1TMG10_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG10_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH1_DRAMSET1TMG11_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG11_reg;
#endif //DDRCTL_DDR
   REGB_FREQ1_CH1_DRAMSET1TMG12_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG12_reg;
   REGB_FREQ1_CH1_DRAMSET1TMG13_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG13_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DRAMSET1TMG14_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG14_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH1_DRAMSET1TMG15_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG15_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH1_DRAMSET1TMG16_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG16_reg;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
   REGB_FREQ1_CH1_DRAMSET1TMG17_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG17_reg;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
   REGB_FREQ1_CH1_DRAMSET1TMG18_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG18_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH1_DRAMSET1TMG19_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG19_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH1_DRAMSET1TMG20_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH1_DRAMSET1TMG21_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH1_DRAMSET1TMG22_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG22_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DRAMSET1TMG23_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG23_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DRAMSET1TMG24_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG24_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ1_CH1_DRAMSET1TMG25_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG25_reg;
#ifdef MEMC_DDR5
   REGB_FREQ1_CH1_DRAMSET1TMG26_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG26_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ1_CH1_DRAMSET1TMG27_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG27_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ1_CH1_DRAMSET1TMG28_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG28_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ1_CH1_DRAMSET1TMG29_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG29_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DRAMSET1TMG30_struct_t  REGB_FREQ1_CH1_DRAMSET1TMG30_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG0_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG1_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG1_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG2_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG3_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG3_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG4_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG4_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG5_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG5_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG6_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG6_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG7_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG7_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH1_DRAMSET2TMG8_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG8_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG9_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG9_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG10_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG10_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_DRAMSET2TMG11_struct_t  REGB_FREQ1_CH1_DRAMSET2TMG11_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_struct_t  REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL0_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_struct_t  REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL1_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_struct_t  REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL2_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_struct_t  REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL3_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_struct_t  REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL4_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_struct_t  REGB_FREQ1_CH1_RANK_SWITCH_TIMING_CONTROL5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH1_MRAMTMG0_struct_t  REGB_FREQ1_CH1_MRAMTMG0_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH1_MRAMTMG1_struct_t  REGB_FREQ1_CH1_MRAMTMG1_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH1_MRAMTMG2_struct_t  REGB_FREQ1_CH1_MRAMTMG2_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH1_MRAMTMG3_struct_t  REGB_FREQ1_CH1_MRAMTMG3_reg;
#endif //UMCTL2_DDR4_MRAM_EN
   REGB_FREQ1_CH1_INITMR0_struct_t  REGB_FREQ1_CH1_INITMR0_reg;
   REGB_FREQ1_CH1_INITMR1_struct_t  REGB_FREQ1_CH1_INITMR1_reg;
   REGB_FREQ1_CH1_INITMR2_struct_t  REGB_FREQ1_CH1_INITMR2_reg;
   REGB_FREQ1_CH1_INITMR3_struct_t  REGB_FREQ1_CH1_INITMR3_reg;
   REGB_FREQ1_CH1_DFITMG0_struct_t  REGB_FREQ1_CH1_DFITMG0_reg;
   REGB_FREQ1_CH1_DFITMG1_struct_t  REGB_FREQ1_CH1_DFITMG1_reg;
   REGB_FREQ1_CH1_DFITMG2_struct_t  REGB_FREQ1_CH1_DFITMG2_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ1_CH1_DFITMG3_struct_t  REGB_FREQ1_CH1_DFITMG3_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DFITMG4_struct_t  REGB_FREQ1_CH1_DFITMG4_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DFITMG5_struct_t  REGB_FREQ1_CH1_DFITMG5_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
   REGB_FREQ1_CH1_DFITMG7_struct_t  REGB_FREQ1_CH1_DFITMG7_reg;
#endif //MEMC_DDR5
   REGB_FREQ1_CH1_DFIUPDTMG1_struct_t  REGB_FREQ1_CH1_DFIUPDTMG1_reg;
   REGB_FREQ1_CH1_RFSHSET1TMG0_struct_t  REGB_FREQ1_CH1_RFSHSET1TMG0_reg;
   REGB_FREQ1_CH1_RFSHSET1TMG1_struct_t  REGB_FREQ1_CH1_RFSHSET1TMG1_reg;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
   REGB_FREQ1_CH1_RFSHSET1TMG2_struct_t  REGB_FREQ1_CH1_RFSHSET1TMG2_reg;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
   REGB_FREQ1_CH1_RFSHSET1TMG3_struct_t  REGB_FREQ1_CH1_RFSHSET1TMG3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ1_CH1_RFSHSET1TMG4_struct_t  REGB_FREQ1_CH1_RFSHSET1TMG4_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ1_CH1_RFSHSET1TMG5_struct_t  REGB_FREQ1_CH1_RFSHSET1TMG5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
   REGB_FREQ1_CH1_RFSHSET1TMG6_struct_t  REGB_FREQ1_CH1_RFSHSET1TMG6_reg;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH1_RFSHSET1TMG7_struct_t  REGB_FREQ1_CH1_RFSHSET1TMG7_reg;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
   REGB_FREQ1_CH1_RFSHSET1TMG8_struct_t  REGB_FREQ1_CH1_RFSHSET1TMG8_reg;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_RFSHSET2TMG0_struct_t  REGB_FREQ1_CH1_RFSHSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH1_RFSHSET2TMG1_struct_t  REGB_FREQ1_CH1_RFSHSET2TMG1_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_RFSHSET2TMG2_struct_t  REGB_FREQ1_CH1_RFSHSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ1_CH1_RFSHSET2TMG3_struct_t  REGB_FREQ1_CH1_RFSHSET2TMG3_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
   REGB_FREQ1_CH1_ZQSET1TMG0_struct_t  REGB_FREQ1_CH1_ZQSET1TMG0_reg;
   REGB_FREQ1_CH1_ZQSET1TMG1_struct_t  REGB_FREQ1_CH1_ZQSET1TMG1_reg;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ1_CH1_ZQSET2TMG0_struct_t  REGB_FREQ1_CH1_ZQSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH1_RCDINIT1_struct_t  REGB_FREQ1_CH1_RCDINIT1_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH1_RCDINIT2_struct_t  REGB_FREQ1_CH1_RCDINIT2_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH1_RCDINIT3_struct_t  REGB_FREQ1_CH1_RCDINIT3_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH1_RCDINIT4_struct_t  REGB_FREQ1_CH1_RCDINIT4_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
   REGB_FREQ1_CH1_DQSOSCCTL0_struct_t  REGB_FREQ1_CH1_DQSOSCCTL0_reg;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DERATEINT_struct_t  REGB_FREQ1_CH1_DERATEINT_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DERATEVAL0_struct_t  REGB_FREQ1_CH1_DERATEVAL0_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ1_CH1_DERATEVAL1_struct_t  REGB_FREQ1_CH1_DERATEVAL1_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ1_CH1_HWLPTMG0_struct_t  REGB_FREQ1_CH1_HWLPTMG0_reg;
   REGB_FREQ1_CH1_SCHEDTMG0_struct_t  REGB_FREQ1_CH1_SCHEDTMG0_reg;
   REGB_FREQ1_CH1_PERFHPR1_struct_t  REGB_FREQ1_CH1_PERFHPR1_reg;
   REGB_FREQ1_CH1_PERFLPR1_struct_t  REGB_FREQ1_CH1_PERFLPR1_reg;
   REGB_FREQ1_CH1_PERFWR1_struct_t  REGB_FREQ1_CH1_PERFWR1_reg;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_FREQ1_CH1_RANKTMG0_struct_t  REGB_FREQ1_CH1_RANKTMG0_reg;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ1_CH1_RANKTMG1_struct_t  REGB_FREQ1_CH1_RANKTMG1_reg;
#endif //MEMC_NUM_RANKS_GT_1
   REGB_FREQ1_CH1_PWRTMG_struct_t  REGB_FREQ1_CH1_PWRTMG_reg;
#ifdef DDRCTL_DDR
   REGB_FREQ1_CH1_ODTCFG_struct_t  REGB_FREQ1_CH1_ODTCFG_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
   REGB_FREQ1_CH1_CRCPARTMG0_struct_t  REGB_FREQ1_CH1_CRCPARTMG0_reg;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ1_CH1_CRCPARTMG1_struct_t  REGB_FREQ1_CH1_CRCPARTMG1_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ2_CH0_DRAMSET1TMG0_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG0_reg;
   REGB_FREQ2_CH0_DRAMSET1TMG1_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG1_reg;
   REGB_FREQ2_CH0_DRAMSET1TMG2_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG2_reg;
   REGB_FREQ2_CH0_DRAMSET1TMG3_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG3_reg;
   REGB_FREQ2_CH0_DRAMSET1TMG4_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG4_reg;
   REGB_FREQ2_CH0_DRAMSET1TMG5_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG5_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DRAMSET1TMG6_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG6_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DRAMSET1TMG7_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG7_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ2_CH0_DRAMSET1TMG8_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG8_reg;
   REGB_FREQ2_CH0_DRAMSET1TMG9_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG9_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ2_CH0_DRAMSET1TMG10_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG10_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH0_DRAMSET1TMG11_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG11_reg;
#endif //DDRCTL_DDR
   REGB_FREQ2_CH0_DRAMSET1TMG12_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG12_reg;
   REGB_FREQ2_CH0_DRAMSET1TMG13_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG13_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DRAMSET1TMG14_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG14_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH0_DRAMSET1TMG15_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG15_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH0_DRAMSET1TMG16_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG16_reg;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
   REGB_FREQ2_CH0_DRAMSET1TMG17_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG17_reg;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
   REGB_FREQ2_CH0_DRAMSET1TMG18_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG18_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH0_DRAMSET1TMG19_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG19_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH0_DRAMSET1TMG20_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH0_DRAMSET1TMG21_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH0_DRAMSET1TMG22_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG22_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DRAMSET1TMG23_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG23_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DRAMSET1TMG24_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG24_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ2_CH0_DRAMSET1TMG25_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG25_reg;
#ifdef MEMC_DDR5
   REGB_FREQ2_CH0_DRAMSET1TMG26_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG26_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH0_DRAMSET1TMG27_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG27_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ2_CH0_DRAMSET1TMG28_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG28_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ2_CH0_DRAMSET1TMG29_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG29_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DRAMSET1TMG30_struct_t  REGB_FREQ2_CH0_DRAMSET1TMG30_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG0_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG1_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG1_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG2_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG3_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG3_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG4_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG4_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG5_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG5_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG6_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG6_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG7_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG7_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH0_DRAMSET2TMG8_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG8_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG9_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG9_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG10_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG10_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_DRAMSET2TMG11_struct_t  REGB_FREQ2_CH0_DRAMSET2TMG11_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_struct_t  REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL0_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_struct_t  REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL1_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_struct_t  REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL2_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_struct_t  REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL3_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_struct_t  REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL4_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_struct_t  REGB_FREQ2_CH0_RANK_SWITCH_TIMING_CONTROL5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH0_MRAMTMG0_struct_t  REGB_FREQ2_CH0_MRAMTMG0_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH0_MRAMTMG1_struct_t  REGB_FREQ2_CH0_MRAMTMG1_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH0_MRAMTMG2_struct_t  REGB_FREQ2_CH0_MRAMTMG2_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH0_MRAMTMG3_struct_t  REGB_FREQ2_CH0_MRAMTMG3_reg;
#endif //UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH0_INITMR0_struct_t  REGB_FREQ2_CH0_INITMR0_reg;
   REGB_FREQ2_CH0_INITMR1_struct_t  REGB_FREQ2_CH0_INITMR1_reg;
   REGB_FREQ2_CH0_INITMR2_struct_t  REGB_FREQ2_CH0_INITMR2_reg;
   REGB_FREQ2_CH0_INITMR3_struct_t  REGB_FREQ2_CH0_INITMR3_reg;
   REGB_FREQ2_CH0_DFITMG0_struct_t  REGB_FREQ2_CH0_DFITMG0_reg;
   REGB_FREQ2_CH0_DFITMG1_struct_t  REGB_FREQ2_CH0_DFITMG1_reg;
   REGB_FREQ2_CH0_DFITMG2_struct_t  REGB_FREQ2_CH0_DFITMG2_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ2_CH0_DFITMG3_struct_t  REGB_FREQ2_CH0_DFITMG3_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DFITMG4_struct_t  REGB_FREQ2_CH0_DFITMG4_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DFITMG5_struct_t  REGB_FREQ2_CH0_DFITMG5_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
   REGB_FREQ2_CH0_DFITMG7_struct_t  REGB_FREQ2_CH0_DFITMG7_reg;
#endif //MEMC_DDR5
   REGB_FREQ2_CH0_DFIUPDTMG1_struct_t  REGB_FREQ2_CH0_DFIUPDTMG1_reg;
   REGB_FREQ2_CH0_RFSHSET1TMG0_struct_t  REGB_FREQ2_CH0_RFSHSET1TMG0_reg;
   REGB_FREQ2_CH0_RFSHSET1TMG1_struct_t  REGB_FREQ2_CH0_RFSHSET1TMG1_reg;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
   REGB_FREQ2_CH0_RFSHSET1TMG2_struct_t  REGB_FREQ2_CH0_RFSHSET1TMG2_reg;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
   REGB_FREQ2_CH0_RFSHSET1TMG3_struct_t  REGB_FREQ2_CH0_RFSHSET1TMG3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ2_CH0_RFSHSET1TMG4_struct_t  REGB_FREQ2_CH0_RFSHSET1TMG4_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH0_RFSHSET1TMG5_struct_t  REGB_FREQ2_CH0_RFSHSET1TMG5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
   REGB_FREQ2_CH0_RFSHSET1TMG6_struct_t  REGB_FREQ2_CH0_RFSHSET1TMG6_reg;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH0_RFSHSET1TMG7_struct_t  REGB_FREQ2_CH0_RFSHSET1TMG7_reg;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
   REGB_FREQ2_CH0_RFSHSET1TMG8_struct_t  REGB_FREQ2_CH0_RFSHSET1TMG8_reg;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_RFSHSET2TMG0_struct_t  REGB_FREQ2_CH0_RFSHSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH0_RFSHSET2TMG1_struct_t  REGB_FREQ2_CH0_RFSHSET2TMG1_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_RFSHSET2TMG2_struct_t  REGB_FREQ2_CH0_RFSHSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH0_RFSHSET2TMG3_struct_t  REGB_FREQ2_CH0_RFSHSET2TMG3_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
   REGB_FREQ2_CH0_ZQSET1TMG0_struct_t  REGB_FREQ2_CH0_ZQSET1TMG0_reg;
   REGB_FREQ2_CH0_ZQSET1TMG1_struct_t  REGB_FREQ2_CH0_ZQSET1TMG1_reg;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH0_ZQSET2TMG0_struct_t  REGB_FREQ2_CH0_ZQSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH0_RCDINIT1_struct_t  REGB_FREQ2_CH0_RCDINIT1_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH0_RCDINIT2_struct_t  REGB_FREQ2_CH0_RCDINIT2_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH0_RCDINIT3_struct_t  REGB_FREQ2_CH0_RCDINIT3_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH0_RCDINIT4_struct_t  REGB_FREQ2_CH0_RCDINIT4_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
   REGB_FREQ2_CH0_DQSOSCCTL0_struct_t  REGB_FREQ2_CH0_DQSOSCCTL0_reg;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DERATEINT_struct_t  REGB_FREQ2_CH0_DERATEINT_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DERATEVAL0_struct_t  REGB_FREQ2_CH0_DERATEVAL0_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH0_DERATEVAL1_struct_t  REGB_FREQ2_CH0_DERATEVAL1_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ2_CH0_HWLPTMG0_struct_t  REGB_FREQ2_CH0_HWLPTMG0_reg;
   REGB_FREQ2_CH0_SCHEDTMG0_struct_t  REGB_FREQ2_CH0_SCHEDTMG0_reg;
   REGB_FREQ2_CH0_PERFHPR1_struct_t  REGB_FREQ2_CH0_PERFHPR1_reg;
   REGB_FREQ2_CH0_PERFLPR1_struct_t  REGB_FREQ2_CH0_PERFLPR1_reg;
   REGB_FREQ2_CH0_PERFWR1_struct_t  REGB_FREQ2_CH0_PERFWR1_reg;
   REGB_FREQ2_CH0_TMGCFG_struct_t  REGB_FREQ2_CH0_TMGCFG_reg;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_FREQ2_CH0_RANKTMG0_struct_t  REGB_FREQ2_CH0_RANKTMG0_reg;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ2_CH0_RANKTMG1_struct_t  REGB_FREQ2_CH0_RANKTMG1_reg;
#endif //MEMC_NUM_RANKS_GT_1
   REGB_FREQ2_CH0_PWRTMG_struct_t  REGB_FREQ2_CH0_PWRTMG_reg;
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH0_ODTCFG_struct_t  REGB_FREQ2_CH0_ODTCFG_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
   REGB_FREQ2_CH0_CRCPARTMG0_struct_t  REGB_FREQ2_CH0_CRCPARTMG0_reg;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ2_CH0_CRCPARTMG1_struct_t  REGB_FREQ2_CH0_CRCPARTMG1_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ2_CH1_DRAMSET1TMG0_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG0_reg;
   REGB_FREQ2_CH1_DRAMSET1TMG1_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG1_reg;
   REGB_FREQ2_CH1_DRAMSET1TMG2_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG2_reg;
   REGB_FREQ2_CH1_DRAMSET1TMG3_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG3_reg;
   REGB_FREQ2_CH1_DRAMSET1TMG4_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG4_reg;
   REGB_FREQ2_CH1_DRAMSET1TMG5_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG5_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DRAMSET1TMG6_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG6_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DRAMSET1TMG7_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG7_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ2_CH1_DRAMSET1TMG8_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG8_reg;
   REGB_FREQ2_CH1_DRAMSET1TMG9_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG9_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ2_CH1_DRAMSET1TMG10_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG10_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH1_DRAMSET1TMG11_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG11_reg;
#endif //DDRCTL_DDR
   REGB_FREQ2_CH1_DRAMSET1TMG12_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG12_reg;
   REGB_FREQ2_CH1_DRAMSET1TMG13_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG13_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DRAMSET1TMG14_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG14_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH1_DRAMSET1TMG15_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG15_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH1_DRAMSET1TMG16_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG16_reg;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
   REGB_FREQ2_CH1_DRAMSET1TMG17_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG17_reg;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
   REGB_FREQ2_CH1_DRAMSET1TMG18_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG18_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH1_DRAMSET1TMG19_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG19_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH1_DRAMSET1TMG20_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH1_DRAMSET1TMG21_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH1_DRAMSET1TMG22_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG22_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DRAMSET1TMG23_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG23_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DRAMSET1TMG24_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG24_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ2_CH1_DRAMSET1TMG25_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG25_reg;
#ifdef MEMC_DDR5
   REGB_FREQ2_CH1_DRAMSET1TMG26_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG26_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ2_CH1_DRAMSET1TMG27_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG27_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ2_CH1_DRAMSET1TMG28_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG28_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ2_CH1_DRAMSET1TMG29_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG29_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DRAMSET1TMG30_struct_t  REGB_FREQ2_CH1_DRAMSET1TMG30_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG0_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG1_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG1_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG2_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG3_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG3_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG4_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG4_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG5_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG5_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG6_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG6_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG7_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG7_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH1_DRAMSET2TMG8_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG8_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG9_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG9_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG10_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG10_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_DRAMSET2TMG11_struct_t  REGB_FREQ2_CH1_DRAMSET2TMG11_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_struct_t  REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL0_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_struct_t  REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL1_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_struct_t  REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL2_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_struct_t  REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL3_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_struct_t  REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL4_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_struct_t  REGB_FREQ2_CH1_RANK_SWITCH_TIMING_CONTROL5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH1_MRAMTMG0_struct_t  REGB_FREQ2_CH1_MRAMTMG0_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH1_MRAMTMG1_struct_t  REGB_FREQ2_CH1_MRAMTMG1_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH1_MRAMTMG2_struct_t  REGB_FREQ2_CH1_MRAMTMG2_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH1_MRAMTMG3_struct_t  REGB_FREQ2_CH1_MRAMTMG3_reg;
#endif //UMCTL2_DDR4_MRAM_EN
   REGB_FREQ2_CH1_INITMR0_struct_t  REGB_FREQ2_CH1_INITMR0_reg;
   REGB_FREQ2_CH1_INITMR1_struct_t  REGB_FREQ2_CH1_INITMR1_reg;
   REGB_FREQ2_CH1_INITMR2_struct_t  REGB_FREQ2_CH1_INITMR2_reg;
   REGB_FREQ2_CH1_INITMR3_struct_t  REGB_FREQ2_CH1_INITMR3_reg;
   REGB_FREQ2_CH1_DFITMG0_struct_t  REGB_FREQ2_CH1_DFITMG0_reg;
   REGB_FREQ2_CH1_DFITMG1_struct_t  REGB_FREQ2_CH1_DFITMG1_reg;
   REGB_FREQ2_CH1_DFITMG2_struct_t  REGB_FREQ2_CH1_DFITMG2_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ2_CH1_DFITMG3_struct_t  REGB_FREQ2_CH1_DFITMG3_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DFITMG4_struct_t  REGB_FREQ2_CH1_DFITMG4_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DFITMG5_struct_t  REGB_FREQ2_CH1_DFITMG5_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
   REGB_FREQ2_CH1_DFITMG7_struct_t  REGB_FREQ2_CH1_DFITMG7_reg;
#endif //MEMC_DDR5
   REGB_FREQ2_CH1_DFIUPDTMG1_struct_t  REGB_FREQ2_CH1_DFIUPDTMG1_reg;
   REGB_FREQ2_CH1_RFSHSET1TMG0_struct_t  REGB_FREQ2_CH1_RFSHSET1TMG0_reg;
   REGB_FREQ2_CH1_RFSHSET1TMG1_struct_t  REGB_FREQ2_CH1_RFSHSET1TMG1_reg;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
   REGB_FREQ2_CH1_RFSHSET1TMG2_struct_t  REGB_FREQ2_CH1_RFSHSET1TMG2_reg;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
   REGB_FREQ2_CH1_RFSHSET1TMG3_struct_t  REGB_FREQ2_CH1_RFSHSET1TMG3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ2_CH1_RFSHSET1TMG4_struct_t  REGB_FREQ2_CH1_RFSHSET1TMG4_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ2_CH1_RFSHSET1TMG5_struct_t  REGB_FREQ2_CH1_RFSHSET1TMG5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
   REGB_FREQ2_CH1_RFSHSET1TMG6_struct_t  REGB_FREQ2_CH1_RFSHSET1TMG6_reg;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH1_RFSHSET1TMG7_struct_t  REGB_FREQ2_CH1_RFSHSET1TMG7_reg;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
   REGB_FREQ2_CH1_RFSHSET1TMG8_struct_t  REGB_FREQ2_CH1_RFSHSET1TMG8_reg;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_RFSHSET2TMG0_struct_t  REGB_FREQ2_CH1_RFSHSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH1_RFSHSET2TMG1_struct_t  REGB_FREQ2_CH1_RFSHSET2TMG1_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_RFSHSET2TMG2_struct_t  REGB_FREQ2_CH1_RFSHSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ2_CH1_RFSHSET2TMG3_struct_t  REGB_FREQ2_CH1_RFSHSET2TMG3_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
   REGB_FREQ2_CH1_ZQSET1TMG0_struct_t  REGB_FREQ2_CH1_ZQSET1TMG0_reg;
   REGB_FREQ2_CH1_ZQSET1TMG1_struct_t  REGB_FREQ2_CH1_ZQSET1TMG1_reg;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ2_CH1_ZQSET2TMG0_struct_t  REGB_FREQ2_CH1_ZQSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH1_RCDINIT1_struct_t  REGB_FREQ2_CH1_RCDINIT1_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH1_RCDINIT2_struct_t  REGB_FREQ2_CH1_RCDINIT2_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH1_RCDINIT3_struct_t  REGB_FREQ2_CH1_RCDINIT3_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH1_RCDINIT4_struct_t  REGB_FREQ2_CH1_RCDINIT4_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
   REGB_FREQ2_CH1_DQSOSCCTL0_struct_t  REGB_FREQ2_CH1_DQSOSCCTL0_reg;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DERATEINT_struct_t  REGB_FREQ2_CH1_DERATEINT_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DERATEVAL0_struct_t  REGB_FREQ2_CH1_DERATEVAL0_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ2_CH1_DERATEVAL1_struct_t  REGB_FREQ2_CH1_DERATEVAL1_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ2_CH1_HWLPTMG0_struct_t  REGB_FREQ2_CH1_HWLPTMG0_reg;
   REGB_FREQ2_CH1_SCHEDTMG0_struct_t  REGB_FREQ2_CH1_SCHEDTMG0_reg;
   REGB_FREQ2_CH1_PERFHPR1_struct_t  REGB_FREQ2_CH1_PERFHPR1_reg;
   REGB_FREQ2_CH1_PERFLPR1_struct_t  REGB_FREQ2_CH1_PERFLPR1_reg;
   REGB_FREQ2_CH1_PERFWR1_struct_t  REGB_FREQ2_CH1_PERFWR1_reg;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_FREQ2_CH1_RANKTMG0_struct_t  REGB_FREQ2_CH1_RANKTMG0_reg;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ2_CH1_RANKTMG1_struct_t  REGB_FREQ2_CH1_RANKTMG1_reg;
#endif //MEMC_NUM_RANKS_GT_1
   REGB_FREQ2_CH1_PWRTMG_struct_t  REGB_FREQ2_CH1_PWRTMG_reg;
#ifdef DDRCTL_DDR
   REGB_FREQ2_CH1_ODTCFG_struct_t  REGB_FREQ2_CH1_ODTCFG_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
   REGB_FREQ2_CH1_CRCPARTMG0_struct_t  REGB_FREQ2_CH1_CRCPARTMG0_reg;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ2_CH1_CRCPARTMG1_struct_t  REGB_FREQ2_CH1_CRCPARTMG1_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ3_CH0_DRAMSET1TMG0_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG0_reg;
   REGB_FREQ3_CH0_DRAMSET1TMG1_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG1_reg;
   REGB_FREQ3_CH0_DRAMSET1TMG2_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG2_reg;
   REGB_FREQ3_CH0_DRAMSET1TMG3_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG3_reg;
   REGB_FREQ3_CH0_DRAMSET1TMG4_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG4_reg;
   REGB_FREQ3_CH0_DRAMSET1TMG5_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG5_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DRAMSET1TMG6_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG6_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DRAMSET1TMG7_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG7_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ3_CH0_DRAMSET1TMG8_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG8_reg;
   REGB_FREQ3_CH0_DRAMSET1TMG9_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG9_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ3_CH0_DRAMSET1TMG10_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG10_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH0_DRAMSET1TMG11_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG11_reg;
#endif //DDRCTL_DDR
   REGB_FREQ3_CH0_DRAMSET1TMG12_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG12_reg;
   REGB_FREQ3_CH0_DRAMSET1TMG13_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG13_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DRAMSET1TMG14_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG14_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH0_DRAMSET1TMG15_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG15_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH0_DRAMSET1TMG16_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG16_reg;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
   REGB_FREQ3_CH0_DRAMSET1TMG17_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG17_reg;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
   REGB_FREQ3_CH0_DRAMSET1TMG18_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG18_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH0_DRAMSET1TMG19_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG19_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH0_DRAMSET1TMG20_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH0_DRAMSET1TMG21_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH0_DRAMSET1TMG22_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG22_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DRAMSET1TMG23_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG23_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DRAMSET1TMG24_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG24_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ3_CH0_DRAMSET1TMG25_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG25_reg;
#ifdef MEMC_DDR5
   REGB_FREQ3_CH0_DRAMSET1TMG26_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG26_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH0_DRAMSET1TMG27_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG27_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ3_CH0_DRAMSET1TMG28_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG28_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ3_CH0_DRAMSET1TMG29_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG29_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DRAMSET1TMG30_struct_t  REGB_FREQ3_CH0_DRAMSET1TMG30_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG0_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG1_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG1_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG2_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG3_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG3_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG4_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG4_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG5_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG5_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG6_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG6_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG7_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG7_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH0_DRAMSET2TMG8_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG8_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG9_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG9_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG10_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG10_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_DRAMSET2TMG11_struct_t  REGB_FREQ3_CH0_DRAMSET2TMG11_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_struct_t  REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL0_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_struct_t  REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL1_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_struct_t  REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL2_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_struct_t  REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL3_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_struct_t  REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL4_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_struct_t  REGB_FREQ3_CH0_RANK_SWITCH_TIMING_CONTROL5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH0_MRAMTMG0_struct_t  REGB_FREQ3_CH0_MRAMTMG0_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH0_MRAMTMG1_struct_t  REGB_FREQ3_CH0_MRAMTMG1_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH0_MRAMTMG2_struct_t  REGB_FREQ3_CH0_MRAMTMG2_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH0_MRAMTMG3_struct_t  REGB_FREQ3_CH0_MRAMTMG3_reg;
#endif //UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH0_INITMR0_struct_t  REGB_FREQ3_CH0_INITMR0_reg;
   REGB_FREQ3_CH0_INITMR1_struct_t  REGB_FREQ3_CH0_INITMR1_reg;
   REGB_FREQ3_CH0_INITMR2_struct_t  REGB_FREQ3_CH0_INITMR2_reg;
   REGB_FREQ3_CH0_INITMR3_struct_t  REGB_FREQ3_CH0_INITMR3_reg;
   REGB_FREQ3_CH0_DFITMG0_struct_t  REGB_FREQ3_CH0_DFITMG0_reg;
   REGB_FREQ3_CH0_DFITMG1_struct_t  REGB_FREQ3_CH0_DFITMG1_reg;
   REGB_FREQ3_CH0_DFITMG2_struct_t  REGB_FREQ3_CH0_DFITMG2_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ3_CH0_DFITMG3_struct_t  REGB_FREQ3_CH0_DFITMG3_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DFITMG4_struct_t  REGB_FREQ3_CH0_DFITMG4_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DFITMG5_struct_t  REGB_FREQ3_CH0_DFITMG5_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
   REGB_FREQ3_CH0_DFITMG7_struct_t  REGB_FREQ3_CH0_DFITMG7_reg;
#endif //MEMC_DDR5
   REGB_FREQ3_CH0_DFIUPDTMG1_struct_t  REGB_FREQ3_CH0_DFIUPDTMG1_reg;
   REGB_FREQ3_CH0_RFSHSET1TMG0_struct_t  REGB_FREQ3_CH0_RFSHSET1TMG0_reg;
   REGB_FREQ3_CH0_RFSHSET1TMG1_struct_t  REGB_FREQ3_CH0_RFSHSET1TMG1_reg;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
   REGB_FREQ3_CH0_RFSHSET1TMG2_struct_t  REGB_FREQ3_CH0_RFSHSET1TMG2_reg;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
   REGB_FREQ3_CH0_RFSHSET1TMG3_struct_t  REGB_FREQ3_CH0_RFSHSET1TMG3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ3_CH0_RFSHSET1TMG4_struct_t  REGB_FREQ3_CH0_RFSHSET1TMG4_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH0_RFSHSET1TMG5_struct_t  REGB_FREQ3_CH0_RFSHSET1TMG5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
   REGB_FREQ3_CH0_RFSHSET1TMG6_struct_t  REGB_FREQ3_CH0_RFSHSET1TMG6_reg;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH0_RFSHSET1TMG7_struct_t  REGB_FREQ3_CH0_RFSHSET1TMG7_reg;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
   REGB_FREQ3_CH0_RFSHSET1TMG8_struct_t  REGB_FREQ3_CH0_RFSHSET1TMG8_reg;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_RFSHSET2TMG0_struct_t  REGB_FREQ3_CH0_RFSHSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH0_RFSHSET2TMG1_struct_t  REGB_FREQ3_CH0_RFSHSET2TMG1_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_RFSHSET2TMG2_struct_t  REGB_FREQ3_CH0_RFSHSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH0_RFSHSET2TMG3_struct_t  REGB_FREQ3_CH0_RFSHSET2TMG3_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
   REGB_FREQ3_CH0_ZQSET1TMG0_struct_t  REGB_FREQ3_CH0_ZQSET1TMG0_reg;
   REGB_FREQ3_CH0_ZQSET1TMG1_struct_t  REGB_FREQ3_CH0_ZQSET1TMG1_reg;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH0_ZQSET2TMG0_struct_t  REGB_FREQ3_CH0_ZQSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH0_RCDINIT1_struct_t  REGB_FREQ3_CH0_RCDINIT1_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH0_RCDINIT2_struct_t  REGB_FREQ3_CH0_RCDINIT2_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH0_RCDINIT3_struct_t  REGB_FREQ3_CH0_RCDINIT3_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH0_RCDINIT4_struct_t  REGB_FREQ3_CH0_RCDINIT4_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
   REGB_FREQ3_CH0_DQSOSCCTL0_struct_t  REGB_FREQ3_CH0_DQSOSCCTL0_reg;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DERATEINT_struct_t  REGB_FREQ3_CH0_DERATEINT_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DERATEVAL0_struct_t  REGB_FREQ3_CH0_DERATEVAL0_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH0_DERATEVAL1_struct_t  REGB_FREQ3_CH0_DERATEVAL1_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ3_CH0_HWLPTMG0_struct_t  REGB_FREQ3_CH0_HWLPTMG0_reg;
   REGB_FREQ3_CH0_SCHEDTMG0_struct_t  REGB_FREQ3_CH0_SCHEDTMG0_reg;
   REGB_FREQ3_CH0_PERFHPR1_struct_t  REGB_FREQ3_CH0_PERFHPR1_reg;
   REGB_FREQ3_CH0_PERFLPR1_struct_t  REGB_FREQ3_CH0_PERFLPR1_reg;
   REGB_FREQ3_CH0_PERFWR1_struct_t  REGB_FREQ3_CH0_PERFWR1_reg;
   REGB_FREQ3_CH0_TMGCFG_struct_t  REGB_FREQ3_CH0_TMGCFG_reg;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_FREQ3_CH0_RANKTMG0_struct_t  REGB_FREQ3_CH0_RANKTMG0_reg;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ3_CH0_RANKTMG1_struct_t  REGB_FREQ3_CH0_RANKTMG1_reg;
#endif //MEMC_NUM_RANKS_GT_1
   REGB_FREQ3_CH0_PWRTMG_struct_t  REGB_FREQ3_CH0_PWRTMG_reg;
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH0_ODTCFG_struct_t  REGB_FREQ3_CH0_ODTCFG_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
   REGB_FREQ3_CH0_CRCPARTMG0_struct_t  REGB_FREQ3_CH0_CRCPARTMG0_reg;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ3_CH0_CRCPARTMG1_struct_t  REGB_FREQ3_CH0_CRCPARTMG1_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ3_CH1_DRAMSET1TMG0_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG0_reg;
   REGB_FREQ3_CH1_DRAMSET1TMG1_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG1_reg;
   REGB_FREQ3_CH1_DRAMSET1TMG2_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG2_reg;
   REGB_FREQ3_CH1_DRAMSET1TMG3_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG3_reg;
   REGB_FREQ3_CH1_DRAMSET1TMG4_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG4_reg;
   REGB_FREQ3_CH1_DRAMSET1TMG5_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG5_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DRAMSET1TMG6_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG6_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DRAMSET1TMG7_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG7_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ3_CH1_DRAMSET1TMG8_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG8_reg;
   REGB_FREQ3_CH1_DRAMSET1TMG9_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG9_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ3_CH1_DRAMSET1TMG10_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG10_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH1_DRAMSET1TMG11_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG11_reg;
#endif //DDRCTL_DDR
   REGB_FREQ3_CH1_DRAMSET1TMG12_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG12_reg;
   REGB_FREQ3_CH1_DRAMSET1TMG13_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG13_reg;
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DRAMSET1TMG14_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG14_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH1_DRAMSET1TMG15_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG15_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH1_DRAMSET1TMG16_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG16_reg;
#endif //UMCTL2_CID_EN
#ifdef UMCTL2_HWFFC_EN
   REGB_FREQ3_CH1_DRAMSET1TMG17_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG17_reg;
#endif //UMCTL2_HWFFC_EN
#ifdef MEMC_DDR5
   REGB_FREQ3_CH1_DRAMSET1TMG18_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG18_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH1_DRAMSET1TMG19_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG19_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH1_DRAMSET1TMG20_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG20_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH1_DRAMSET1TMG21_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG21_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH1_DRAMSET1TMG22_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG22_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DRAMSET1TMG23_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG23_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DRAMSET1TMG24_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG24_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ3_CH1_DRAMSET1TMG25_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG25_reg;
#ifdef MEMC_DDR5
   REGB_FREQ3_CH1_DRAMSET1TMG26_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG26_reg;
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
   REGB_FREQ3_CH1_DRAMSET1TMG27_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG27_reg;
#endif //MEMC_DDR5
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ3_CH1_DRAMSET1TMG28_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG28_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ3_CH1_DRAMSET1TMG29_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG29_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DRAMSET1TMG30_struct_t  REGB_FREQ3_CH1_DRAMSET1TMG30_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG0_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG1_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG1_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG2_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG3_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG3_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG4_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG4_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG5_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG5_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG6_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG6_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG7_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG7_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH1_DRAMSET2TMG8_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG8_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG9_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG9_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG10_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG10_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_DRAMSET2TMG11_struct_t  REGB_FREQ3_CH1_DRAMSET2TMG11_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_struct_t  REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL0_reg;
#endif //MEMC_NUM_RANKS_GT_1
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_struct_t  REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL1_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_struct_t  REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL2_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_struct_t  REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL3_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_struct_t  REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL4_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_struct_t  REGB_FREQ3_CH1_RANK_SWITCH_TIMING_CONTROL5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#endif //MEMC_DDR5
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH1_MRAMTMG0_struct_t  REGB_FREQ3_CH1_MRAMTMG0_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH1_MRAMTMG1_struct_t  REGB_FREQ3_CH1_MRAMTMG1_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH1_MRAMTMG2_struct_t  REGB_FREQ3_CH1_MRAMTMG2_reg;
#endif //UMCTL2_DDR4_MRAM_EN
#ifdef UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH1_MRAMTMG3_struct_t  REGB_FREQ3_CH1_MRAMTMG3_reg;
#endif //UMCTL2_DDR4_MRAM_EN
   REGB_FREQ3_CH1_INITMR0_struct_t  REGB_FREQ3_CH1_INITMR0_reg;
   REGB_FREQ3_CH1_INITMR1_struct_t  REGB_FREQ3_CH1_INITMR1_reg;
   REGB_FREQ3_CH1_INITMR2_struct_t  REGB_FREQ3_CH1_INITMR2_reg;
   REGB_FREQ3_CH1_INITMR3_struct_t  REGB_FREQ3_CH1_INITMR3_reg;
   REGB_FREQ3_CH1_DFITMG0_struct_t  REGB_FREQ3_CH1_DFITMG0_reg;
   REGB_FREQ3_CH1_DFITMG1_struct_t  REGB_FREQ3_CH1_DFITMG1_reg;
   REGB_FREQ3_CH1_DFITMG2_struct_t  REGB_FREQ3_CH1_DFITMG2_reg;
#ifdef DDRCTL_DDR
#ifndef MEMC_CMD_RTN2IDLE
   REGB_FREQ3_CH1_DFITMG3_struct_t  REGB_FREQ3_CH1_DFITMG3_reg;
#endif //MEMC_CMD_RTN2IDLE
#endif //DDRCTL_DDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DFITMG4_struct_t  REGB_FREQ3_CH1_DFITMG4_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DFITMG5_struct_t  REGB_FREQ3_CH1_DFITMG5_reg;
#endif //DDRCTL_LPDDR
#ifdef MEMC_DDR5
   REGB_FREQ3_CH1_DFITMG7_struct_t  REGB_FREQ3_CH1_DFITMG7_reg;
#endif //MEMC_DDR5
   REGB_FREQ3_CH1_DFIUPDTMG1_struct_t  REGB_FREQ3_CH1_DFIUPDTMG1_reg;
   REGB_FREQ3_CH1_RFSHSET1TMG0_struct_t  REGB_FREQ3_CH1_RFSHSET1TMG0_reg;
   REGB_FREQ3_CH1_RFSHSET1TMG1_struct_t  REGB_FREQ3_CH1_RFSHSET1TMG1_reg;
#ifdef MEMC_LPDDR4_OR_UMCTL2_CID_EN
   REGB_FREQ3_CH1_RFSHSET1TMG2_struct_t  REGB_FREQ3_CH1_RFSHSET1TMG2_reg;
#endif //MEMC_LPDDR4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
   REGB_FREQ3_CH1_RFSHSET1TMG3_struct_t  REGB_FREQ3_CH1_RFSHSET1TMG3_reg;
#endif //MEMC_DDR5
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ3_CH1_RFSHSET1TMG4_struct_t  REGB_FREQ3_CH1_RFSHSET1TMG4_reg;
#endif //MEMC_NUM_RANKS_GT_1
#ifdef MEMC_NUM_RANKS_GT_2
   REGB_FREQ3_CH1_RFSHSET1TMG5_struct_t  REGB_FREQ3_CH1_RFSHSET1TMG5_reg;
#endif //MEMC_NUM_RANKS_GT_2
#ifdef MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
   REGB_FREQ3_CH1_RFSHSET1TMG6_struct_t  REGB_FREQ3_CH1_RFSHSET1TMG6_reg;
#endif //MEMC_NUM_RANKS_GT_4_OR_UMCTL2_CID_EN
#ifdef MEMC_DDR5
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH1_RFSHSET1TMG7_struct_t  REGB_FREQ3_CH1_RFSHSET1TMG7_reg;
#endif //UMCTL2_CID_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HET_RANK_RFC
   REGB_FREQ3_CH1_RFSHSET1TMG8_struct_t  REGB_FREQ3_CH1_RFSHSET1TMG8_reg;
#endif //UMCTL2_HET_RANK_RFC
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_RFSHSET2TMG0_struct_t  REGB_FREQ3_CH1_RFSHSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH1_RFSHSET2TMG1_struct_t  REGB_FREQ3_CH1_RFSHSET2TMG1_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_RFSHSET2TMG2_struct_t  REGB_FREQ3_CH1_RFSHSET2TMG2_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
#ifdef UMCTL2_CID_EN
   REGB_FREQ3_CH1_RFSHSET2TMG3_struct_t  REGB_FREQ3_CH1_RFSHSET2TMG3_reg;
#endif //UMCTL2_CID_EN
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
   REGB_FREQ3_CH1_ZQSET1TMG0_struct_t  REGB_FREQ3_CH1_ZQSET1TMG0_reg;
   REGB_FREQ3_CH1_ZQSET1TMG1_struct_t  REGB_FREQ3_CH1_ZQSET1TMG1_reg;
#ifdef MEMC_DDR5
#ifdef DDRCTL_TWO_TIMING_SETS_EN
   REGB_FREQ3_CH1_ZQSET2TMG0_struct_t  REGB_FREQ3_CH1_ZQSET2TMG0_reg;
#endif //DDRCTL_TWO_TIMING_SETS_EN
#endif //MEMC_DDR5
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH1_RCDINIT1_struct_t  REGB_FREQ3_CH1_RCDINIT1_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH1_RCDINIT2_struct_t  REGB_FREQ3_CH1_RCDINIT2_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH1_RCDINIT3_struct_t  REGB_FREQ3_CH1_RCDINIT3_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef UMCTL2_HWFFC_EN
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH1_RCDINIT4_struct_t  REGB_FREQ3_CH1_RCDINIT4_reg;
#endif //DDRCTL_DDR
#endif //UMCTL2_HWFFC_EN
#ifdef LPDDR45_DQSOSC_EN
   REGB_FREQ3_CH1_DQSOSCCTL0_struct_t  REGB_FREQ3_CH1_DQSOSCCTL0_reg;
#endif //LPDDR45_DQSOSC_EN
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DERATEINT_struct_t  REGB_FREQ3_CH1_DERATEINT_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DERATEVAL0_struct_t  REGB_FREQ3_CH1_DERATEVAL0_reg;
#endif //DDRCTL_LPDDR
#ifdef DDRCTL_LPDDR
   REGB_FREQ3_CH1_DERATEVAL1_struct_t  REGB_FREQ3_CH1_DERATEVAL1_reg;
#endif //DDRCTL_LPDDR
   REGB_FREQ3_CH1_HWLPTMG0_struct_t  REGB_FREQ3_CH1_HWLPTMG0_reg;
   REGB_FREQ3_CH1_SCHEDTMG0_struct_t  REGB_FREQ3_CH1_SCHEDTMG0_reg;
   REGB_FREQ3_CH1_PERFHPR1_struct_t  REGB_FREQ3_CH1_PERFHPR1_reg;
   REGB_FREQ3_CH1_PERFLPR1_struct_t  REGB_FREQ3_CH1_PERFLPR1_reg;
   REGB_FREQ3_CH1_PERFWR1_struct_t  REGB_FREQ3_CH1_PERFWR1_reg;
#ifdef UMCTL2_NUM_LRANKS_TOTAL_GT_1
   REGB_FREQ3_CH1_RANKTMG0_struct_t  REGB_FREQ3_CH1_RANKTMG0_reg;
#endif //UMCTL2_NUM_LRANKS_TOTAL_GT_1
#ifdef MEMC_NUM_RANKS_GT_1
   REGB_FREQ3_CH1_RANKTMG1_struct_t  REGB_FREQ3_CH1_RANKTMG1_reg;
#endif //MEMC_NUM_RANKS_GT_1
   REGB_FREQ3_CH1_PWRTMG_struct_t  REGB_FREQ3_CH1_PWRTMG_reg;
#ifdef DDRCTL_DDR
   REGB_FREQ3_CH1_ODTCFG_struct_t  REGB_FREQ3_CH1_ODTCFG_reg;
#endif //DDRCTL_DDR
#ifdef UMCTL2_CRC_PARITY_RETRY
   REGB_FREQ3_CH1_CRCPARTMG0_struct_t  REGB_FREQ3_CH1_CRCPARTMG0_reg;
#endif //UMCTL2_CRC_PARITY_RETRY
#ifdef DDRCTL_DDR_DUAL_CHANNEL
   REGB_FREQ3_CH1_CRCPARTMG1_struct_t  REGB_FREQ3_CH1_CRCPARTMG1_reg;
#endif //DDRCTL_DDR_DUAL_CHANNEL
} mctl_regs_t;
#endif

