{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444039614638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444039614641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  5 12:06:54 2015 " "Processing started: Mon Oct  5 12:06:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444039614641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444039614641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_irregularities -c Counter_irregularities " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_irregularities -c Counter_irregularities" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444039614643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444039614985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4_async_routing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4_async_routing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4_async_routing-rtl " "Found design unit 1: counter_4_async_routing-rtl" {  } { { "../vhdl/counter_4_async_routing.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4_async_routing.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444039615685 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4_async_routing " "Found entity 1: counter_4_async_routing" {  } { { "../vhdl/counter_4_async_routing.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4_async_routing.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444039615685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444039615685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_4b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_counter_verification_4b-blocks " "Found design unit 1: top_counter_verification_4b-blocks" {  } { { "../vhdl/top_counter_verification_4b.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_4b.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444039615687 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_counter_verification_4b " "Found entity 1: top_counter_verification_4b" {  } { { "../vhdl/top_counter_verification_4b.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_4b.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444039615687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444039615687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_counter_verification_4b " "Elaborating entity \"top_counter_verification_4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444039615780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4_async_routing counter_4_async_routing:inst_counter " "Elaborating entity \"counter_4_async_routing\" for hierarchy \"counter_4_async_routing:inst_counter\"" {  } { { "../vhdl/top_counter_verification_4b.vhd" "inst_counter" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_4b.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444039615807 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_0_out counter_4_async_routing.vhd(31) " "VHDL Signal Declaration warning at counter_4_async_routing.vhd(31): used implicit default value for signal \"q_0_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/counter_4_async_routing.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4_async_routing.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444039615808 "|top_counter_verification_4b|counter_4_async_routing:inst_counter"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "q_6_out counter_4_async_routing.vhd(37) " "VHDL Signal Declaration warning at counter_4_async_routing.vhd(37): used implicit default value for signal \"q_6_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/counter_4_async_routing.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4_async_routing.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444039615809 "|top_counter_verification_4b|counter_4_async_routing:inst_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "delay counter_4_async_routing.vhd(108) " "VHDL Process Statement warning at counter_4_async_routing.vhd(108): signal \"delay\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/counter_4_async_routing.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_4_async_routing.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1444039615809 "|top_counter_verification_4b|counter_4_async_routing:inst_counter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_0 GND " "Pin \"GPIO_1_0\" is stuck at GND" {  } { { "../vhdl/top_counter_verification_4b.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_4b.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444039616555 "|top_counter_verification_4b|GPIO_1_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1_12 GND " "Pin \"GPIO_1_12\" is stuck at GND" {  } { { "../vhdl/top_counter_verification_4b.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_4b.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444039616555 "|top_counter_verification_4b|GPIO_1_12"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444039616555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1444039616809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444039617176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444039617176 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_1 " "No output dependent on input pin \"GPIO_1_1\"" {  } { { "../vhdl/top_counter_verification_4b.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_4b.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444039617298 "|top_counter_verification_4b|GPIO_1_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_13 " "No output dependent on input pin \"GPIO_1_13\"" {  } { { "../vhdl/top_counter_verification_4b.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_4b.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444039617298 "|top_counter_verification_4b|GPIO_1_13"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1444039617298 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444039617299 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444039617299 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444039617299 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444039617299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444039617313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  5 12:06:57 2015 " "Processing ended: Mon Oct  5 12:06:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444039617313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444039617313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444039617313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444039617313 ""}
