// Seed: 3010562795
module module_0;
  id_1(
      .id_0(id_2),
      .id_1(-1),
      .id_2(-1),
      .id_3(id_3),
      .id_4(-1 + id_2),
      .id_5(id_2),
      .id_6({id_4[-1+1][1'h0]{id_3}}),
      .id_7(id_4),
      .id_8(1'b0),
      .id_9(1),
      .id_10(-1'h0),
      .id_11(id_4),
      .id_12((((-1)))),
      .id_13(1 + -1),
      .id_14("")
  );
  wire id_5, id_6, id_7, id_9, id_10;
  wire id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33
);
  output wire id_33;
  input wire id_32;
  output wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_31[-1][-1 : ~(1)] = -1;
  wire id_34;
  assign id_3 = id_19;
  module_0 modCall_1 ();
  string id_35, id_36;
  assign id_18 = 1;
  id_37 :
  assert property (@(id_36 or posedge "") id_17)
    if (-1) begin : LABEL_0
      id_33 <= 1'b0;
    end
endmodule
