#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May  8 23:20:25 2025
# Process ID: 839690
# Current directory: /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1
# Command line: vivado -log zybo_design_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zybo_design_wrapper.tcl -notrace
# Log file: /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper.vdi
# Journal file: /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source zybo_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/zybo-z7-hdmi/hardware/zybo_z7_hdmi_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tomster12/files/EMBS/vitis_hls/assessment'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top zybo_design_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_6/zybo_design_processing_system7_0_6.dcp' for cell 'zybo_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2.dcp' for cell 'zybo_design_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_toplevel_0_4/zybo_design_toplevel_0_4.dcp' for cell 'zybo_design_i/toplevel_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_xbar_8/zybo_design_xbar_8.dcp' for cell 'zybo_design_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_0/zybo_design_auto_pc_0.dcp' for cell 'zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_1/zybo_design_auto_pc_1.dcp' for cell 'zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0.dcp' for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_dynclk_0_3/zybo_design_axi_dynclk_0_3.dcp' for cell 'zybo_design_i/hdmi/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.dcp' for cell 'zybo_design_i/hdmi/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axis_subset_converter_0_3/zybo_design_axis_subset_converter_0_3.dcp' for cell 'zybo_design_i/hdmi/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/zybo_design_rgb2dvi_0_3.dcp' for cell 'zybo_design_i/hdmi/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/zybo_design_v_axi4s_vid_out_0_3.dcp' for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3.dcp' for cell 'zybo_design_i/hdmi/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_xbar_7/zybo_design_xbar_7.dcp' for cell 'zybo_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_pc_2/zybo_design_auto_pc_2.dcp' for cell 'zybo_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2280.949 ; gain = 0.000 ; free physical = 1530 ; free virtual = 5598
INFO: [Netlist 29-17] Analyzing 1678 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_6/zybo_design_processing_system7_0_6.xdc] for cell 'zybo_design_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_processing_system7_0_6/zybo_design_processing_system7_0_6.xdc] for cell 'zybo_design_i/processing_system7_0/inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2_board.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2_board.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rst_ps7_0_50M_2/zybo_design_rst_ps7_0_50M_2.xdc] for cell 'zybo_design_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc:220]
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.srcs/constrs_1/imports/hardware/zybo_z7_hdmi.xdc]
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.srcs/constrs_1/imports/hardware/zybo_z7_hdmi.xdc]
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_clocks.xdc] for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_auto_us_0/zybo_design_auto_us_0_clocks.xdc] for cell 'zybo_design_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_axi_vdma_0_3/zybo_design_axi_vdma_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/axi_vdma_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc:2]
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_tc_0_3/zybo_design_v_tc_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_tc_0/U0'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/zybo_design_v_axi4s_vid_out_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_v_axi4s_vid_out_0_3/zybo_design_v_axi4s_vid_out_0_3_clocks.xdc] for cell 'zybo_design_i/hdmi/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi_clocks.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/tomster12/files/EMBS/vivado/vivado.gen/sources_1/bd/zybo_design/ip/zybo_design_rgb2dvi_0_3/src/rgb2dvi_clocks.xdc] for cell 'zybo_design_i/hdmi/rgb2dvi_0/U0'
INFO: [Project 1-1715] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 980 ; free virtual = 5048
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 384 instances were transformed.
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 40 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 18 instances
  RAM16X1S => RAM32X1S (RAMS32): 80 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 200 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM64X1S => RAM64X1S (RAMS64E): 40 instances

29 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2843.090 ; gain = 562.141 ; free physical = 980 ; free virtual = 5048
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 965 ; free virtual = 5033

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1423af6c5

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 935 ; free virtual = 5003

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a7b242fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 788 ; free virtual = 4856
INFO: [Opt 31-389] Phase Retarget created 277 cells and removed 573 cells
INFO: [Opt 31-1021] In phase Retarget, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 2205d14d9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 785 ; free virtual = 4853
INFO: [Opt 31-389] Phase Constant propagation created 420 cells and removed 1425 cells
INFO: [Opt 31-1021] In phase Constant propagation, 468 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22529ff48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 780 ; free virtual = 4848
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1253 cells
INFO: [Opt 31-1021] In phase Sweep, 224 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22529ff48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 780 ; free virtual = 4848
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22529ff48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 780 ; free virtual = 4848
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22529ff48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 780 ; free virtual = 4848
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             277  |             573  |                                             98  |
|  Constant propagation         |             420  |            1425  |                                            468  |
|  Sweep                        |               0  |            1253  |                                            224  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 780 ; free virtual = 4848
Ending Logic Optimization Task | Checksum: 1b1a442c2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2843.090 ; gain = 0.000 ; free physical = 780 ; free virtual = 4848

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 66 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 1 Total Ports: 132
Ending PowerOpt Patch Enables Task | Checksum: 106d70bb8

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 687 ; free virtual = 4755
Ending Power Optimization Task | Checksum: 106d70bb8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3314.844 ; gain = 471.754 ; free physical = 713 ; free virtual = 4781

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 106d70bb8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 713 ; free virtual = 4781

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 713 ; free virtual = 4781
Ending Netlist Obfuscation Task | Checksum: 1c46f78f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 713 ; free virtual = 4781
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3314.844 ; gain = 471.754 ; free physical = 713 ; free virtual = 4781
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 687 ; free virtual = 4757
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_design_wrapper_drc_opted.rpt -pb zybo_design_wrapper_drc_opted.pb -rpx zybo_design_wrapper_drc_opted.rpx
Command: report_drc -file zybo_design_wrapper_drc_opted.rpt -pb zybo_design_wrapper_drc_opted.pb -rpx zybo_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 16 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 614 ; free virtual = 4690
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: da1d2f23

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 614 ; free virtual = 4690
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 614 ; free virtual = 4690

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc73159d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 639 ; free virtual = 4717

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 144986ade

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 615 ; free virtual = 4696

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 144986ade

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 615 ; free virtual = 4696
Phase 1 Placer Initialization | Checksum: 144986ade

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 614 ; free virtual = 4695

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 853f83f0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 580 ; free virtual = 4661

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 89f29a32

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 575 ; free virtual = 4656

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 261 LUTNM shape to break, 921 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 110, two critical 151, total 261, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 616 nets or cells. Created 261 new cells, deleted 355 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_6_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_5_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_9_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_7_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_12_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_4_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_8_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_10_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_3_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_14_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_11_n_18 could not be optimized because driver zybo_design_i/toplevel_0/inst/local_ram_U/toplevel_local_ram_ram_U/ram_reg_0_i_11 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 565 ; free virtual = 4649

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          261  |            355  |                   616  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          261  |            355  |                   616  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1244b608c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 567 ; free virtual = 4651
Phase 2.3 Global Placement Core | Checksum: 18484eb8f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 563 ; free virtual = 4647
Phase 2 Global Placement | Checksum: 18484eb8f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 572 ; free virtual = 4656

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fff7f4a3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 569 ; free virtual = 4653

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c3441976

Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 566 ; free virtual = 4651

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1535c9768

Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 565 ; free virtual = 4651

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14434532f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:25 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 565 ; free virtual = 4651

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 122e96607

Time (s): cpu = 00:01:11 ; elapsed = 00:00:28 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 562 ; free virtual = 4647

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 10fcf9373

Time (s): cpu = 00:01:18 ; elapsed = 00:00:37 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 554 ; free virtual = 4640

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: f12799f2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:38 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 596 ; free virtual = 4681

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 89678989

Time (s): cpu = 00:01:19 ; elapsed = 00:00:38 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 596 ; free virtual = 4681

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 115150c09

Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 584 ; free virtual = 4669
Phase 3 Detail Placement | Checksum: 115150c09

Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 584 ; free virtual = 4669

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20334a045

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.558 | TNS=-10214.147 |
Phase 1 Physical Synthesis Initialization | Checksum: 23d14dd3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 581 ; free virtual = 4666
INFO: [Place 46-33] Processed net zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zybo_design_i/hdmi/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 2719f9a07

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 582 ; free virtual = 4667
Phase 4.1.1.1 BUFG Insertion | Checksum: 20334a045

Time (s): cpu = 00:01:41 ; elapsed = 00:00:46 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 582 ; free virtual = 4667
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.559. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:18 ; elapsed = 00:01:08 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4660
Phase 4.1 Post Commit Optimization | Checksum: 275826519

Time (s): cpu = 00:02:18 ; elapsed = 00:01:08 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4660

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 275826519

Time (s): cpu = 00:02:18 ; elapsed = 00:01:08 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4660

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 275826519

Time (s): cpu = 00:02:18 ; elapsed = 00:01:08 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4660
Phase 4.3 Placer Reporting | Checksum: 275826519

Time (s): cpu = 00:02:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4660

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4660

Time (s): cpu = 00:02:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4660
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c3057921

Time (s): cpu = 00:02:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4660
Ending Placer Task | Checksum: c90bff18

Time (s): cpu = 00:02:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4660
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:21 ; elapsed = 00:01:09 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 594 ; free virtual = 4679
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 542 ; free virtual = 4663
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zybo_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 574 ; free virtual = 4669
INFO: [runtcl-4] Executing : report_utilization -file zybo_design_wrapper_utilization_placed.rpt -pb zybo_design_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zybo_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 582 ; free virtual = 4677
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 557 ; free virtual = 4652

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.559 | TNS=-3562.208 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a69e8f9d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 552 ; free virtual = 4648
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.559 | TNS=-3562.208 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1a69e8f9d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 552 ; free virtual = 4648

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.559 | TNS=-3562.208 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_5__0_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_5__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_5__0_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_10_10/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[6].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_4__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_27_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_27
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[6]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_4__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_27_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.539 | TNS=-3525.372 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_2__0_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_2__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_2__0_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.538 | TNS=-3525.299 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_41.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4__2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19[8]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[8]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_41. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.535 | TNS=-3525.278 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4__0
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19[9]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[9]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.496 | TNS=-3525.431 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_40.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4__2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19[7]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[7]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_40. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.490 | TNS=-3525.514 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4__0_comp_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[7].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_3__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_22_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_22
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[7]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_3__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_22_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.489 | TNS=-3482.813 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_255_6_6/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[68]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[68]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_13__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_7. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_2__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[68]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-3469.207 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_2__1_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_2__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_1__1_n_18. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_2__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.473 | TNS=-3469.403 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_2__1_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_2__1_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_2__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.466 | TNS=-3469.163 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_2__0_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_2__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_2__0_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.454 | TNS=-3468.828 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_23.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.454 | TNS=-3468.751 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_3_3/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[29]_6. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_1024_1279_0_0_i_1__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.447 | TNS=-3463.999 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_16.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_10_reg_4854_reg[7][1]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[4]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.444 | TNS=-3464.036 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_15_0_0__19/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[29]_2. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_15_0_0_i_1__3_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.443 | TNS=-3462.672 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_39.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_4__2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19[6]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[6]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_39. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.443 | TNS=-3462.790 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_25.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.442 | TNS=-3462.718 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_24.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_24. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.433 | TNS=-3462.616 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_12.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_2__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.432 | TNS=-3462.604 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_2__1_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_2__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_1__0_n_18. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_2__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.430 | TNS=-3462.626 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_37.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4__2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19[4]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[4]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_37. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.428 | TNS=-3462.798 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_13.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_2__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.426 | TNS=-3462.734 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_63_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[29]_1. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_63_0_0_i_1__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.422 | TNS=-3462.261 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_2__0_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_2__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_2__0_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-3462.116 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_22.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[0]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_22. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.421 | TNS=-3461.990 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_12.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_2__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.418 | TNS=-3461.985 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_19.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_10_reg_4854_reg[7][4]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[8]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.416 | TNS=-3462.001 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_17.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_4__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_10_reg_4854_reg[7][2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[6]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_17. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.414 | TNS=-3462.002 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_10.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[5]_i_4
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ap_clk_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.411 | TNS=-3461.937 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_2_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.410 | TNS=-3461.895 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_5__0_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_5__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_5__0_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_10_10/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[6].  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_4__2_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.408 | TNS=-3469.207 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_63_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_72__0_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_72__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_72__0_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[10].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_140
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_241__0_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_241__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_241__0_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_380_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_380
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_380_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[12]_i_2.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[10]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500_reg[12]_i_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/O[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[5]_i_5_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/sub_ln231_fu_1887_p2[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_8_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_8_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_2_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_2_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_3_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_3_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln273_1_reg_4551_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln273_1_reg_4551_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln399_1_reg_4524_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/error_flag_5_reg_1405[14]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln399_1_reg_4524_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[29]_1.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_63_0_0_i_1__2_comp
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[29]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/icmp_ln399_1_reg_4524.  Re-placed instance zybo_design_i/toplevel_0/inst/icmp_ln399_1_reg_4524_reg[0]
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/icmp_ln399_1_reg_4524. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.407 | TNS=-3464.712 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_16.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4__1_comp_1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.405 | TNS=-3464.690 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/icmp_ln399_1_reg_4524.  Did not re-place instance zybo_design_i/toplevel_0/inst/icmp_ln399_1_reg_4524_reg[0]
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/icmp_ln399_1_reg_4524. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.405 | TNS=-3464.690 |
Phase 3 Critical Path Optimization | Checksum: 1a69e8f9d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 543 ; free virtual = 4640

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.405 | TNS=-3464.690 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_63_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_72__0_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_72__0
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[99]_0. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19_comp_2.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_72__0_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.403 | TNS=-3422.109 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__1_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.400 | TNS=-3422.105 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4__0_comp_1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.399 | TNS=-3422.080 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__1_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_1__1_n_18. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.393 | TNS=-3422.012 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_5__0_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_5__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[10]_i_5__0_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_10_10/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_10_10/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[6].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_4__2_comp
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.393 | TNS=-3371.937 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_15_0_0__18/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2_n_18 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/existing_idx_reg_1291_reg[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/existing_idx_reg_1291_reg[9].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_16__2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2_n_18. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_256_511_0_0_i_2_comp_2.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/existing_idx_reg_1291_reg[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.390 | TNS=-3355.920 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_26.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_26. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.390 | TNS=-3355.874 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_2__1_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_2__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[2]_i_2__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.385 | TNS=-3355.809 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_16.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_4__1_comp_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_256_511_4_4/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_10_reg_4854_reg[7][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/A[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/A[3].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_7__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_37_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_37
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/A[3]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_7__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_37_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.382 | TNS=-3325.819 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_3__1_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_3__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_3__1_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_768_1023_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_768_1023_8_8/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_2__0_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_2.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_7__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_35__2_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_35__2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_2. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_7__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_35__2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.382 | TNS=-3323.147 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_0_127_0_0__6/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[68]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[68]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_13__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[68]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_49_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_49
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_49_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.381 | TNS=-3313.477 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_768_1023_8_8/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_9__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_43__2_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_43__2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_0. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_9__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_43__2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.377 | TNS=-3310.694 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_23.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.375 | TNS=-3310.643 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4__0_comp_1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.372 | TNS=-3310.558 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_3_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_3
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_3_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.369 | TNS=-3310.515 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_3_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_9_9/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.368 | TNS=-3310.395 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[3]_i_3__2_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[3]_i_3__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[3]_i_3__2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.367 | TNS=-3310.329 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_4_4/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_4_4/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/A[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/A[2].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_8__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_41_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_41
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/A[2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_8__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_41_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.364 | TNS=-3297.444 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[7]_i_4__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_10_reg_4854_reg[7][3]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[7]_i_1__1_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.360 | TNS=-3297.368 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/open_set_size_reg[3].  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_255_0_0_i_38
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/open_set_size_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.357 | TNS=-3286.565 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_19.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_4__1_comp_1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.353 | TNS=-3286.455 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_4__0_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_4__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_4__0_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.351 | TNS=-3286.340 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_2__1_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_2__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_2__1_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_512_767_1_1/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_512_767_1_1/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[1]_i_1__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-3286.227 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_28.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[6]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_28. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.345 | TNS=-3286.138 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_2_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.343 | TNS=-3286.115 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_26.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[4]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_26. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.342 | TNS=-3285.974 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_2_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[0]_i_2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.335 | TNS=-3285.700 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_2__1_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_2__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_1__0_n_18. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[3]_i_2__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.331 | TNS=-3285.778 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_2__0_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_2__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_2__0_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.325 | TNS=-3285.741 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[1]_i_3__2_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[1]_i_3__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/q0[1]_i_3__2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.322 | TNS=-3285.718 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_2_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[7]_i_2_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.318 | TNS=-3285.508 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_32.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[10]_i_3__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_32. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.316 | TNS=-3285.439 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_30.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[8]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_30. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.313 | TNS=-3285.384 |
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_1.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_10__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_47__1_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_47__1
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42]_1. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_10__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_47__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.311 | TNS=-3282.153 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_1024_1279_3_3/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[54].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_15__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[54]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_61_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_61
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[54]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_15__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_61_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.310 | TNS=-3280.767 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_6_6/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[68] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[68].  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_14__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[68]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.305 | TNS=-3273.606 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_0_63_0_0__3/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[10].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_1024_1279_0_0_i_2
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[78]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_63_0_0_i_1__0_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_size_reg[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.303 | TNS=-3273.210 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_25.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[3]_i_2__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.302 | TNS=-3273.190 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_23.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[1]_i_2__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.297 | TNS=-3273.173 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42][5].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_128
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[54]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_15__2_comp_1.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42][5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.294 | TNS=-3263.339 |
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__1_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__1_comp_1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[5]_i_4__1_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.293 | TNS=-3262.987 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_35.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[2]_i_4__2
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_35. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.291 | TNS=-3262.945 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4__0_comp_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_9_9/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[2].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_4_4_i_3__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_43_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_43
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_43_n_18 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_43_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42][1].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_109
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_43_n_18. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_43_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.288 | TNS=-3257.725 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_7_7/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_7_7/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_10_reg_4854_reg[7][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[3][2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[3][2].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_7_7_i_3__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[3][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_41_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_41
INFO: [Physopt 32-710] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[3][2]. Critical path length was reduced through logic transformation on cell zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_7_7_i_3__2_comp.
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_41_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.288 | TNS=-3247.022 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_4__0_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_4__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_x_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_4__0_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.287 | TNS=-3246.828 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_31.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_2__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_31. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.287 | TNS=-3246.822 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_7_7/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_g_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_7_7/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_10_reg_4854_reg[7][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[3][3].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_7_7_i_2__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[3][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_37_n_18.  Re-placed instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_37
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_37_n_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.286 | TNS=-3221.389 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_3__1_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_3__1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_3__1_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_768_1023_8_8/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/ram_reg_768_1023_8_8/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_y_V_U/toplevel_open_set_heap_x_V_ram_U/q0[8]_i_2__0_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[62].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_8__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_39__2_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_39__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_39__2_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[28]_0.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_110__1
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[28]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.285 | TNS=-3217.595 |
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/zext_ln302_reg_4352_reg[4].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_6__0
INFO: [Physopt 32-735] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/zext_ln302_reg_4352_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.281 | TNS=-3209.106 |
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/Q[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/q0[9]_i_4__0_comp_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ap_clk_42. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_9_9/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_9_9/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_19[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[5].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_5__2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/open_set_heap_f_score_V_addr_1_reg_4396_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_31_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_31
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_down_fu_1711/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_31_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42][3].  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ram_reg_0_255_0_0_i_93
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/moves_target_U/toplevel_os_sift_down_moves_node_f_score_V_ram_U/ap_CS_fsm_reg[42][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_171_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_171
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_171_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_291__0_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_291__0
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/grp_os_sift_up_fu_1725/ram_reg_0_255_0_0_i_291__0_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[5]_i_6_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[1]_i_4_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/sub_ln231_fu_1887_p2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_8_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/select_ln231_reg_3500[0]_i_8_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_1
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_2_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_2
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_2_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_3_n_18.  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_3
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[1]_i_3_n_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln273_1_reg_4551_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/empty_reg_3349[10]_i_8
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln273_1_reg_4551_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln399_1_reg_4524_reg[0].  Did not re-place instance zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/error_flag_5_reg_1405[14]_i_4
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/icmp_ln399_1_reg_4524_reg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/open_set_heap_f_score_V_U/toplevel_open_set_heap_f_score_V_ram_U/ram_reg_768_1023_9_9/OD. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net zybo_design_i/toplevel_0/inst/icmp_ln399_1_reg_4524.  Did not re-place instance zybo_design_i/toplevel_0/inst/icmp_ln399_1_reg_4524_reg[0]
INFO: [Physopt 32-702] Processed net zybo_design_i/toplevel_0/inst/icmp_ln399_1_reg_4524. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.287 | TNS=-3209.133 |
Phase 4 Critical Path Optimization | Checksum: 1a69e8f9d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 542 ; free virtual = 4639
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 544 ; free virtual = 4640
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.287 | TNS=-3209.133 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.272  |        353.074  |            0  |              0  |                    81  |           0  |           2  |  00:00:22  |
|  Total          |          0.272  |        353.074  |            0  |              0  |                    81  |           0  |           3  |  00:00:22  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 544 ; free virtual = 4641
Ending Physical Synthesis Task | Checksum: 22c4bd974

Time (s): cpu = 00:01:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 544 ; free virtual = 4641
INFO: [Common 17-83] Releasing license: Implementation
633 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:21 ; elapsed = 00:00:26 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 555 ; free virtual = 4652
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 501 ; free virtual = 4633
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aa59e62f ConstDB: 0 ShapeSum: a08d36be RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7ec69190

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 460 ; free virtual = 4568
Post Restoration Checksum: NetGraph: 20ea95dc NumContArr: 5ddbfbb4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7ec69190

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 467 ; free virtual = 4576

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7ec69190

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 433 ; free virtual = 4543

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7ec69190

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 433 ; free virtual = 4543
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18f2a74cc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 419 ; free virtual = 4529
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.082 | TNS=-2159.310| WHS=-0.221 | THS=-133.135|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 228173a47

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 415 ; free virtual = 4525
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.082 | TNS=-1964.548| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 190cdd95d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 414 ; free virtual = 4524
Phase 2 Router Initialization | Checksum: 1a983c71f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 414 ; free virtual = 4524

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0057714 %
  Global Horizontal Routing Utilization  = 0.000919118 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 22256
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 22255
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a983c71f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 412 ; free virtual = 4522
Phase 3 Initial Routing | Checksum: 1fefd67ca

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 403 ; free virtual = 4514

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3928
 Number of Nodes with overlaps = 1045
 Number of Nodes with overlaps = 356
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.332 | TNS=-10597.435| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dd6886d8

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 515 ; free virtual = 4626

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 531
 Number of Nodes with overlaps = 562
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.130 | TNS=-9125.160| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2a0d555a1

Time (s): cpu = 00:01:38 ; elapsed = 00:00:50 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 516 ; free virtual = 4627

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 521
 Number of Nodes with overlaps = 402
 Number of Nodes with overlaps = 164
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.964 | TNS=-7941.559| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1491f4571

Time (s): cpu = 00:02:01 ; elapsed = 00:01:03 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 512 ; free virtual = 4623

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 616
 Number of Nodes with overlaps = 314
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.241 | TNS=-8107.781| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 15ad095a1

Time (s): cpu = 00:02:23 ; elapsed = 00:01:17 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 514 ; free virtual = 4625
Phase 4 Rip-up And Reroute | Checksum: 15ad095a1

Time (s): cpu = 00:02:23 ; elapsed = 00:01:17 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 514 ; free virtual = 4625

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1d0004539

Time (s): cpu = 00:02:27 ; elapsed = 00:01:18 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 512 ; free virtual = 4623
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.849 | TNS=-7420.367| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 23961ab75

Time (s): cpu = 00:02:28 ; elapsed = 00:01:19 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 491 ; free virtual = 4602

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23961ab75

Time (s): cpu = 00:02:28 ; elapsed = 00:01:19 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 491 ; free virtual = 4602
Phase 5 Delay and Skew Optimization | Checksum: 23961ab75

Time (s): cpu = 00:02:28 ; elapsed = 00:01:19 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 490 ; free virtual = 4601

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 186a95a58

Time (s): cpu = 00:02:32 ; elapsed = 00:01:20 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 487 ; free virtual = 4598
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.820 | TNS=-7368.543| WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 203e146e8

Time (s): cpu = 00:02:32 ; elapsed = 00:01:20 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 487 ; free virtual = 4598
Phase 6 Post Hold Fix | Checksum: 203e146e8

Time (s): cpu = 00:02:32 ; elapsed = 00:01:20 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 487 ; free virtual = 4598

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 20.7382 %
  Global Horizontal Routing Utilization  = 23.8081 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y68 -> INT_L_X12Y68
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y51 -> INT_L_X24Y51

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 1f292e569

Time (s): cpu = 00:02:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 487 ; free virtual = 4598

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f292e569

Time (s): cpu = 00:02:33 ; elapsed = 00:01:20 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 486 ; free virtual = 4597

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20fb5b6dc

Time (s): cpu = 00:02:34 ; elapsed = 00:01:22 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 484 ; free virtual = 4595

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.820 | TNS=-7368.543| WHS=0.029  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20fb5b6dc

Time (s): cpu = 00:02:35 ; elapsed = 00:01:22 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 484 ; free virtual = 4595
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:35 ; elapsed = 00:01:22 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 549 ; free virtual = 4660

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
654 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:46 ; elapsed = 00:01:25 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 549 ; free virtual = 4660
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3314.844 ; gain = 0.000 ; free physical = 491 ; free virtual = 4645
INFO: [Common 17-1381] The checkpoint '/home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zybo_design_wrapper_drc_routed.rpt -pb zybo_design_wrapper_drc_routed.pb -rpx zybo_design_wrapper_drc_routed.rpx
Command: report_drc -file zybo_design_wrapper_drc_routed.rpt -pb zybo_design_wrapper_drc_routed.pb -rpx zybo_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zybo_design_wrapper_methodology_drc_routed.rpt -pb zybo_design_wrapper_methodology_drc_routed.pb -rpx zybo_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zybo_design_wrapper_methodology_drc_routed.rpt -pb zybo_design_wrapper_methodology_drc_routed.pb -rpx zybo_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tomster12/files/EMBS/vivado/vivado.runs/impl_1/zybo_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zybo_design_wrapper_power_routed.rpt -pb zybo_design_wrapper_power_summary_routed.pb -rpx zybo_design_wrapper_power_routed.rpx
Command: report_power -file zybo_design_wrapper_power_routed.rpt -pb zybo_design_wrapper_power_summary_routed.pb -rpx zybo_design_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
666 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zybo_design_wrapper_route_status.rpt -pb zybo_design_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zybo_design_wrapper_timing_summary_routed.rpt -pb zybo_design_wrapper_timing_summary_routed.pb -rpx zybo_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zybo_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zybo_design_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zybo_design_wrapper_bus_skew_routed.rpt -pb zybo_design_wrapper_bus_skew_routed.pb -rpx zybo_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <zybo_design_i/hdmi/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zybo_design_i/hdmi/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zybo_design_i/hdmi/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <zybo_design_i/hdmi/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <zybo_design_i/hdmi/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force zybo_design_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: zybo_design_i/toplevel_0/inst/MAXI_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zybo_design_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zybo_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 42 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (zybo_design_i/hdmi/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./zybo_design_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3586.203 ; gain = 236.852 ; free physical = 467 ; free virtual = 4555
INFO: [Common 17-206] Exiting Vivado at Thu May  8 23:24:53 2025...
