--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TOP_ENTITY.twx TOP_ENTITY.ncd -o TOP_ENTITY.twr
TOP_ENTITY.pcf -ucf Nexys3_Master.ucf

Design file:              TOP_ENTITY.ncd
Physical constraint file: TOP_ENTITY.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1204 paths analyzed, 338 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.254ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_4 (SLICE_X24Y24.B2), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_4 (FF)
  Destination:          XLXI_1/VOL_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.507 - 0.538)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_4 to XLXI_1/VOL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.DQ      Tcko                  0.430   XLXI_4/BUTTON_O<4>
                                                       XLXI_4/BUTTON_O_4
    SLICE_X25Y24.A2      net (fanout=21)       2.007   XLXI_4/BUTTON_O<4>
    SLICE_X25Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.A4      net (fanout=1)        0.471   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.COUT    Topcya                0.472   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y26.AMUX    Tcina                 0.210   XLXI_1/Result<7>1
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X24Y24.B2      net (fanout=1)        0.987   XLXI_1/Result<4>1
    SLICE_X24Y24.CLK     Tas                   0.349   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_4_dpot
                                                       XLXI_1/VOL_4
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (1.720ns logic, 3.468ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_3 (FF)
  Destination:          XLXI_1/VOL_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.910ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.507 - 0.534)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_3 to XLXI_1/VOL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.DQ      Tcko                  0.525   XLXI_4/BUTTON_O<3>
                                                       XLXI_4/BUTTON_O_3
    SLICE_X25Y24.A3      net (fanout=29)       1.634   XLXI_4/BUTTON_O<3>
    SLICE_X25Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.A4      net (fanout=1)        0.471   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.COUT    Topcya                0.472   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y26.AMUX    Tcina                 0.210   XLXI_1/Result<7>1
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X24Y24.B2      net (fanout=1)        0.987   XLXI_1/Result<4>1
    SLICE_X24Y24.CLK     Tas                   0.349   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_4_dpot
                                                       XLXI_1/VOL_4
    -------------------------------------------------  ---------------------------
    Total                                      4.910ns (1.815ns logic, 3.095ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_2 (FF)
  Destination:          XLXI_1/VOL_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.864ns (Levels of Logic = 4)
  Clock Path Skew:      -0.027ns (0.507 - 0.534)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_2 to XLXI_1/VOL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.CQ      Tcko                  0.525   XLXI_4/BUTTON_O<3>
                                                       XLXI_4/BUTTON_O_2
    SLICE_X25Y24.A4      net (fanout=21)       1.588   XLXI_4/BUTTON_O<2>
    SLICE_X25Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.A4      net (fanout=1)        0.471   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.COUT    Topcya                0.472   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y26.AMUX    Tcina                 0.210   XLXI_1/Result<7>1
                                                       XLXI_1/Mcount_VOL_xor<7>
    SLICE_X24Y24.B2      net (fanout=1)        0.987   XLXI_1/Result<4>1
    SLICE_X24Y24.CLK     Tas                   0.349   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_4_dpot
                                                       XLXI_1/VOL_4
    -------------------------------------------------  ---------------------------
    Total                                      4.864ns (1.815ns logic, 3.049ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_3 (SLICE_X24Y24.A2), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_4 (FF)
  Destination:          XLXI_1/VOL_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.092ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.507 - 0.538)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_4 to XLXI_1/VOL_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.DQ      Tcko                  0.430   XLXI_4/BUTTON_O<4>
                                                       XLXI_4/BUTTON_O_4
    SLICE_X25Y24.A2      net (fanout=21)       2.007   XLXI_4/BUTTON_O<4>
    SLICE_X25Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.A4      net (fanout=1)        0.471   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.DMUX    Topad                 0.667   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y24.A2      net (fanout=1)        0.909   XLXI_1/Result<3>1
    SLICE_X24Y24.CLK     Tas                   0.349   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_3_dpot
                                                       XLXI_1/VOL_3
    -------------------------------------------------  ---------------------------
    Total                                      5.092ns (1.705ns logic, 3.387ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_3 (FF)
  Destination:          XLXI_1/VOL_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.507 - 0.534)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_3 to XLXI_1/VOL_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.DQ      Tcko                  0.525   XLXI_4/BUTTON_O<3>
                                                       XLXI_4/BUTTON_O_3
    SLICE_X25Y24.A3      net (fanout=29)       1.634   XLXI_4/BUTTON_O<3>
    SLICE_X25Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.A4      net (fanout=1)        0.471   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.DMUX    Topad                 0.667   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y24.A2      net (fanout=1)        0.909   XLXI_1/Result<3>1
    SLICE_X24Y24.CLK     Tas                   0.349   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_3_dpot
                                                       XLXI_1/VOL_3
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.800ns logic, 3.014ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_2 (FF)
  Destination:          XLXI_1/VOL_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.768ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.507 - 0.534)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_2 to XLXI_1/VOL_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.CQ      Tcko                  0.525   XLXI_4/BUTTON_O<3>
                                                       XLXI_4/BUTTON_O_2
    SLICE_X25Y24.A4      net (fanout=21)       1.588   XLXI_4/BUTTON_O<2>
    SLICE_X25Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.A4      net (fanout=1)        0.471   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.DMUX    Topad                 0.667   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X24Y24.A2      net (fanout=1)        0.909   XLXI_1/Result<3>1
    SLICE_X24Y24.CLK     Tas                   0.349   XLXI_1/VOL<6>
                                                       XLXI_1/VOL_3_dpot
                                                       XLXI_1/VOL_3
    -------------------------------------------------  ---------------------------
    Total                                      4.768ns (1.800ns logic, 2.968ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/VOL_2 (SLICE_X25Y25.D2), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_4 (FF)
  Destination:          XLXI_1/VOL_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.509 - 0.538)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_4 to XLXI_1/VOL_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y33.DQ      Tcko                  0.430   XLXI_4/BUTTON_O<4>
                                                       XLXI_4/BUTTON_O_4
    SLICE_X25Y24.A2      net (fanout=21)       2.007   XLXI_4/BUTTON_O<4>
    SLICE_X25Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.A4      net (fanout=1)        0.471   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.CMUX    Topac                 0.636   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X25Y25.D2      net (fanout=1)        0.757   XLXI_1/Result<2>1
    SLICE_X25Y25.CLK     Tas                   0.373   XLXI_1/VOL<2>
                                                       XLXI_1/VOL_2_dpot
                                                       XLXI_1/VOL_2
    -------------------------------------------------  ---------------------------
    Total                                      4.933ns (1.698ns logic, 3.235ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_3 (FF)
  Destination:          XLXI_1/VOL_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.655ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.509 - 0.534)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_3 to XLXI_1/VOL_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.DQ      Tcko                  0.525   XLXI_4/BUTTON_O<3>
                                                       XLXI_4/BUTTON_O_3
    SLICE_X25Y24.A3      net (fanout=29)       1.634   XLXI_4/BUTTON_O<3>
    SLICE_X25Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.A4      net (fanout=1)        0.471   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.CMUX    Topac                 0.636   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X25Y25.D2      net (fanout=1)        0.757   XLXI_1/Result<2>1
    SLICE_X25Y25.CLK     Tas                   0.373   XLXI_1/VOL<2>
                                                       XLXI_1/VOL_2_dpot
                                                       XLXI_1/VOL_2
    -------------------------------------------------  ---------------------------
    Total                                      4.655ns (1.793ns logic, 2.862ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_4/BUTTON_O_2 (FF)
  Destination:          XLXI_1/VOL_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.509 - 0.534)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_4/BUTTON_O_2 to XLXI_1/VOL_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.CQ      Tcko                  0.525   XLXI_4/BUTTON_O<3>
                                                       XLXI_4/BUTTON_O_2
    SLICE_X25Y24.A4      net (fanout=21)       1.588   XLXI_4/BUTTON_O<2>
    SLICE_X25Y24.A       Tilo                  0.259   XLXI_1/Mcount_VOL_lut<0>
                                                       XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.A4      net (fanout=1)        0.471   XLXI_1/Mcount_VOL_lut<0>
    SLICE_X24Y25.CMUX    Topac                 0.636   XLXI_1/Mcount_VOL_cy<3>
                                                       XLXI_1/Mcount_VOL_lut<0>_rt
                                                       XLXI_1/Mcount_VOL_cy<3>
    SLICE_X25Y25.D2      net (fanout=1)        0.757   XLXI_1/Result<2>1
    SLICE_X25Y25.CLK     Tas                   0.373   XLXI_1/VOL<2>
                                                       XLXI_1/VOL_2_dpot
                                                       XLXI_1/VOL_2
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.793ns logic, 2.816ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_5 (SLICE_X30Y26.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_48 (FF)
  Destination:          XLXI_2/INT_COUNT_400_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.110 - 0.095)
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_48 to XLXI_2/INT_COUNT_400_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.AQ      Tcko                  0.198   XLXI_2/INT_400
                                                       XLXI_2/INT_48
    SLICE_X30Y26.CE      net (fanout=3)        0.284   XLXI_2/INT_48
    SLICE_X30Y26.CLK     Tckce       (-Th)     0.104   XLXI_2/INT_COUNT_400<5>
                                                       XLXI_2/INT_COUNT_400_5
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.094ns logic, 0.284ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_4 (SLICE_X30Y26.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_48 (FF)
  Destination:          XLXI_2/INT_COUNT_400_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.110 - 0.095)
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_48 to XLXI_2/INT_COUNT_400_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.AQ      Tcko                  0.198   XLXI_2/INT_400
                                                       XLXI_2/INT_48
    SLICE_X30Y26.CE      net (fanout=3)        0.284   XLXI_2/INT_48
    SLICE_X30Y26.CLK     Tckce       (-Th)     0.092   XLXI_2/INT_COUNT_400<5>
                                                       XLXI_2/INT_COUNT_400_4
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.106ns logic, 0.284ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/INT_COUNT_400_6 (SLICE_X30Y26.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/INT_48 (FF)
  Destination:          XLXI_2/INT_COUNT_400_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.110 - 0.095)
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/INT_48 to XLXI_2/INT_COUNT_400_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y26.AQ      Tcko                  0.198   XLXI_2/INT_400
                                                       XLXI_2/INT_48
    SLICE_X30Y26.CE      net (fanout=3)        0.284   XLXI_2/INT_48
    SLICE_X30Y26.CLK     Tckce       (-Th)     0.092   XLXI_2/INT_COUNT_400<5>
                                                       XLXI_2/INT_COUNT_400_6
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.106ns logic, 0.284ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_I_BUFGP/BUFG/I0
  Logical resource: clk_I_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_I_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: XLXI_1/LED_I/CLK0
  Logical resource: XLXI_1/LED_I/CK0
  Location pin: OLOGIC_X17Y3.CLK0
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_4/BUTTON_O<3>/CLK
  Logical resource: XLXI_4/BUTTON_O_0/CK
  Location pin: SLICE_X18Y32.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_I          |    5.254|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1204 paths, 0 nets, and 461 connections

Design statistics:
   Minimum period:   5.254ns{1}   (Maximum frequency: 190.331MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 22 16:53:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 249 MB



