Reading timing models for corner min_ss_100C_1v60…
Reading cell library for the 'min_ss_100C_1v60' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading top-level netlist at '/home/amostafa/vlsi/runs/RUN_2024-12-04_10-04-00/10-openroad-detailedrouting/counter_dut.nl.v'…
Linking design 'counter_dut' from netlist…
Reading design constraints file at '/nix/store/aa5sq0vfmlwcpk9wklr9xcijzjjlc39j-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
Warning: base.sdc line 15, port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
Warning: base.sdc line 32, port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
Warning: base.sdc line 69, transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
Warning: base.sdc line 79, virtual clock clk can not be propagated.
Reading top-level design parasitics for the 'min_ss_100C_1v60' corner at '/home/amostafa/vlsi/runs/RUN_2024-12-04_10-04-00/12-openroad-rcx/min/counter_dut.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.

%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.

%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: up_down (input port clocked by clk)
Endpoint: _49_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.000000    2.000000 v input external delay
     1    0.002268    0.016450    0.007539    2.007539 v up_down (in)
                                                         up_down (net)
                      0.016450    0.000000    2.007539 v input4/A (sky130_fd_sc_hd__buf_1)
     5    0.011915    0.144189    0.213339    2.220878 v input4/X (sky130_fd_sc_hd__buf_1)
                                                         net4 (net)
                      0.144189    0.000071    2.220948 v _41_/A1 (sky130_fd_sc_hd__o31ai_1)
     2    0.007104    0.539578    0.597632    2.818581 ^ _41_/Y (sky130_fd_sc_hd__o31ai_1)
                                                         _19_ (net)
                      0.539578    0.000100    2.818681 ^ _44_/C (sky130_fd_sc_hd__nand4_1)
     1    0.002756    0.192371    0.347629    3.166310 v _44_/Y (sky130_fd_sc_hd__nand4_1)
                                                         _22_ (net)
                      0.192371    0.000028    3.166338 v _45_/A3 (sky130_fd_sc_hd__a31o_1)
     1    0.002111    0.060001    0.429094    3.595432 v _45_/X (sky130_fd_sc_hd__a31o_1)
                                                         _03_ (net)
                      0.060001    0.000020    3.595452 v _49_/D (sky130_fd_sc_hd__dfxtp_1)
                                              3.595452   data arrival time
---------------------------------------------------------------------------------------------
(Path is unconstrained)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_ss_100C_1v60 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_ss_100C_1v60 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_ss_100C_1v60 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 4 unclocked register/latch pins.
  _46_/CLK
  _47_/CLK
  _48_/CLK
  _49_/CLK
Warning: There are 8 unconstrained endpoints.
  counter[0]
  counter[1]
  counter[2]
  counter[3]
  _46_/D
  _47_/D
  _48_/D
  _49_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           2.400645e-06 2.186006e-06 5.849735e-08 4.645148e-06  42.1%
Combinational        3.320617e-06 2.954817e-06 1.153307e-07 6.390765e-06  57.9%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                5.721262e-06 5.140823e-06 1.738281e-07 1.103591e-05 100.0%
                            51.8%        46.6%         1.6%
%OL_METRIC_F power__internal__total 5.721261914004572e-6
%OL_METRIC_F power__switching__total 5.14082285008044e-6
%OL_METRIC_F power__leakage__total 1.7382808437105268e-7
%OL_METRIC_F power__total 1.1035912393708713e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_ss_100C_1v60 0.0
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_ss_100C_1v60 0.0
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
No launch/capture paths found.

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_ss_100C_1v60 1.0000000433293989e+39
min_ss_100C_1v60: 1.0000000433293989e+39
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_ss_100C_1v60 1.0000000433293989e+39
min_ss_100C_1v60: 1.0000000433293989e+39
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_ss_100C_1v60 0.0
min_ss_100C_1v60: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_ss_100C_1v60 0.0
min_ss_100C_1v60: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_ss_100C_1v60 0
min_ss_100C_1v60: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_ss_100C_1v60 0.0
min_ss_100C_1v60: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_ss_100C_1v60 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_ss_100C_1v60 inf
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_ss_100C_1v60 0
%OL_METRIC_I timing__setup_vio__count__corner:min_ss_100C_1v60 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_ss_100C_1v60 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_ss_100C_1v60 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: 
Generated: no
Virtual: yes
Propagated: no
Period: 10.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  10.000000    0.000000  5.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
2.249292         network latency _47_/CLK
        2.249456 network latency _48_/CLK
---------------
2.249292 2.249456 latency
        0.000164 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
2.207059         network latency _47_/CLK
        2.207216 network latency _48_/CLK
---------------
2.207059 2.207216 latency
        0.000157 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 0.00 fmax = inf
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_ss_100C_1v60 corner to /home/amostafa/vlsi/runs/RUN_2024-12-04_10-04-00/13-openroad-stapostpnr/min_ss_100C_1v60/counter_dut__min_ss_100C_1v60.lib…
