
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/perlbench_105B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2500176 heartbeat IPC: 3.99972 cumulative IPC: 3.99972 (Simulation time: 0 hr 0 min 34 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500176 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 6921202 heartbeat IPC: 2.26192 cumulative IPC: 2.26192 (Simulation time: 0 hr 1 min 13 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 10427201 heartbeat IPC: 2.85225 cumulative IPC: 2.52301 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 20611680 heartbeat IPC: 0.981886 cumulative IPC: 1.65641 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 34408032 heartbeat IPC: 0.724829 cumulative IPC: 1.25361 (Simulation time: 0 hr 3 min 20 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 45337893 heartbeat IPC: 0.914925 cumulative IPC: 1.1672 (Simulation time: 0 hr 4 min 4 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 49797208 heartbeat IPC: 2.2425 cumulative IPC: 1.26858 (Simulation time: 0 hr 4 min 41 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 54389049 heartbeat IPC: 2.17778 cumulative IPC: 1.34904 (Simulation time: 0 hr 5 min 21 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 58926727 heartbeat IPC: 2.20377 cumulative IPC: 1.41777 (Simulation time: 0 hr 6 min 0 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 63507167 heartbeat IPC: 2.1832 cumulative IPC: 1.47524 (Simulation time: 0 hr 6 min 39 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 67344536 heartbeat IPC: 2.60595 cumulative IPC: 1.54215 (Simulation time: 0 hr 7 min 17 sec) 
Finished CPU 0 instructions: 100000004 cycles: 64844361 cumulative IPC: 1.54215 (Simulation time: 0 hr 7 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.54215 instructions: 100000004 cycles: 64844361
cpu0_DTLB TOTAL     ACCESS:   18537828  HIT:   18365670  MISS:     172158
cpu0_DTLB LOAD      ACCESS:   12028830  HIT:   11875723  MISS:     153107
cpu0_DTLB RFO       ACCESS:    6508998  HIT:    6489947  MISS:      19051
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.7477 cycles
cpu0_ITLB TOTAL     ACCESS:    6608597  HIT:    6581931  MISS:      26666
cpu0_ITLB LOAD      ACCESS:    6608597  HIT:    6581931  MISS:      26666
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.73401 cycles
cpu0_L1I TOTAL     ACCESS:    9197289  HIT:    8946470  MISS:     250819
cpu0_L1I LOAD      ACCESS:    9197289  HIT:    8946470  MISS:     250819
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.5554 cycles
cpu0_STLB TOTAL     ACCESS:     198824  HIT:     197228  MISS:       1596
cpu0_STLB LOAD      ACCESS:     179773  HIT:     178374  MISS:       1399
cpu0_STLB RFO       ACCESS:      19051  HIT:      18854  MISS:        197
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.037 cycles
cpu0_L1D TOTAL     ACCESS:   27566091  HIT:   27245618  MISS:     320473
cpu0_L1D LOAD      ACCESS:   11857171  HIT:   11566287  MISS:     290884
cpu0_L1D RFO       ACCESS:   15707332  HIT:   15678002  MISS:      29330
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1588  HIT:       1329  MISS:        259
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 20.2598 cycles
cpu0_L2C TOTAL     ACCESS:     644589  HIT:     619815  MISS:      24774
cpu0_L2C LOAD      ACCESS:     541692  HIT:     524160  MISS:      17532
cpu0_L2C RFO       ACCESS:      29329  HIT:      22134  MISS:       7195
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      73309  HIT:      73267  MISS:         42
cpu0_L2C TRANSLATION ACCESS:        259  HIT:        254  MISS:          5
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 135.183 cycles
LLC TOTAL     ACCESS:      32548  HIT:      12677  MISS:      19871
LLC LOAD      ACCESS:      17532  HIT:       3777  MISS:      13755
LLC RFO       ACCESS:       7195  HIT:       1079  MISS:       6116
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:       7816  HIT:       7816  MISS:          0
LLC TRANSLATION ACCESS:          5  HIT:          5  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 142.401 cycles
Insertion Distribution: 
	LOAD 0 0 14568 16 
	RFO 0 0 6212 0 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 0 
	 0 0 23 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       6523  ROW_BUFFER_MISS:      13348
 DBUS AVG_CONGESTED_CYCLE:    3.87147
 WQ ROW_BUFFER_HIT:         13  ROW_BUFFER_MISS:         15  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.5286% MPKI: 5.18859 Average ROB Occupancy at Mispredict: 44.1173
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00492
BRANCH_INDIRECT: 0.39076
BRANCH_CONDITIONAL: 4.28635
BRANCH_DIRECT_CALL: 0.00567
BRANCH_INDIRECT_CALL: 0.49307
BRANCH_RETURN: 0.00782

