
# Combination Logic 

앞에서 설명한 GATE를 조합한 논리 회로에 대한 설명이다. 


## [3-1. Half Adder](./3-01.HA.md)

## [3-2. Full Adder - 1](./3-02.FA.md)

## [3-3. Full Adder - 2](./3-03.HAFA.md)

## [3-4. Half Substractor ](./3-04.HS.md)

## [3-5. Full Substractor - 1](./3-05.FS.md)

## [3-6. Full Substractor - 2](./3-06.HSFS.md)

## [3-7. 4bit Adder/Substrator](./3-07.4bit_Adder_Sub.md)

## [3-8. Encoder - 1](./3-08.ENCODER.md)

## [3-9. Encoder - 2](./3-09.ENCODER2.md)

## [3-10. Decoter](./3-10.DECODER.md)

## [3-11. BCE to Segment Decoder](./3-11.BCD2SEG.md)

## [3-12. MUX](./3-12.MUX.md)

## [3-13. DEMUX](./3-13.DEMUX.md)

## [3-14. Comparator](./3-14.Comparator.md)


