TimeQuest Timing Analyzer report for ProyectoFinal
Fri Feb 10 11:36:13 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 14. Slow 1200mV 85C Model Setup: 'Mod10Modificable:inst1|inst1'
 15. Slow 1200mV 85C Model Setup: 'Mod10Modificable:inst1|inst'
 16. Slow 1200mV 85C Model Setup: 'Mod10Modificable:inst1|inst2'
 17. Slow 1200mV 85C Model Hold: 'CLK'
 18. Slow 1200mV 85C Model Hold: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 19. Slow 1200mV 85C Model Hold: 'Mod10Modificable:inst1|inst1'
 20. Slow 1200mV 85C Model Hold: 'Mod10Modificable:inst1|inst'
 21. Slow 1200mV 85C Model Hold: 'Mod10Modificable:inst1|inst2'
 22. Slow 1200mV 85C Model Recovery: 'Mod10Modificable:inst1|inst2'
 23. Slow 1200mV 85C Model Recovery: 'Mod10Modificable:inst1|inst1'
 24. Slow 1200mV 85C Model Recovery: 'Mod10Modificable:inst1|inst'
 25. Slow 1200mV 85C Model Recovery: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 26. Slow 1200mV 85C Model Removal: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 27. Slow 1200mV 85C Model Removal: 'Mod10Modificable:inst1|inst'
 28. Slow 1200mV 85C Model Removal: 'Mod10Modificable:inst1|inst1'
 29. Slow 1200mV 85C Model Removal: 'Mod10Modificable:inst1|inst2'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst1'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst2'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'CLK'
 47. Slow 1200mV 0C Model Setup: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 48. Slow 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst1'
 49. Slow 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst'
 50. Slow 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst2'
 51. Slow 1200mV 0C Model Hold: 'CLK'
 52. Slow 1200mV 0C Model Hold: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 53. Slow 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst1'
 54. Slow 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst'
 55. Slow 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst2'
 56. Slow 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst2'
 57. Slow 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst1'
 58. Slow 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst'
 59. Slow 1200mV 0C Model Recovery: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 60. Slow 1200mV 0C Model Removal: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 61. Slow 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst'
 62. Slow 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst1'
 63. Slow 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst2'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst1'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst2'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Slow 1200mV 0C Model Metastability Report
 74. Fast 1200mV 0C Model Setup Summary
 75. Fast 1200mV 0C Model Hold Summary
 76. Fast 1200mV 0C Model Recovery Summary
 77. Fast 1200mV 0C Model Removal Summary
 78. Fast 1200mV 0C Model Minimum Pulse Width Summary
 79. Fast 1200mV 0C Model Setup: 'CLK'
 80. Fast 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst1'
 81. Fast 1200mV 0C Model Setup: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 82. Fast 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst'
 83. Fast 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst2'
 84. Fast 1200mV 0C Model Hold: 'CLK'
 85. Fast 1200mV 0C Model Hold: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 86. Fast 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst'
 87. Fast 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst1'
 88. Fast 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst2'
 89. Fast 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst2'
 90. Fast 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst1'
 91. Fast 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst'
 92. Fast 1200mV 0C Model Recovery: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 93. Fast 1200mV 0C Model Removal: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 94. Fast 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst'
 95. Fast 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst1'
 96. Fast 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst2'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst1'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst2'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Fast 1200mV 0C Model Metastability Report
107. Multicorner Timing Analysis Summary
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Board Trace Model Assignments
113. Input Transition Times
114. Slow Corner Signal Integrity Metrics
115. Fast Corner Signal Integrity Metrics
116. Setup Transfers
117. Hold Transfers
118. Recovery Transfers
119. Removal Transfers
120. Report TCCS
121. Report RSKM
122. Unconstrained Paths
123. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; ProyectoFinal                                      ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+
; CLK                                                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                                                 ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] } ;
; Mod10Modificable:inst1|inst                                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Mod10Modificable:inst1|inst }                                                                                         ;
; Mod10Modificable:inst1|inst1                                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Mod10Modificable:inst1|inst1 }                                                                                        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Mod10Modificable:inst1|inst2 }                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                   ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                          ; Note                                           ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 219.06 MHz  ; 219.06 MHz      ; CLK                                                                                                                 ;                                                ;
; 859.11 MHz  ; 500.0 MHz       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; limit due to minimum period restriction (tmin) ;
; 1464.13 MHz ; 500.0 MHz       ; Mod10Modificable:inst1|inst2                                                                                        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                 ; -3.565 ; -89.310       ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.164 ; -0.164        ;
; Mod10Modificable:inst1|inst1                                                                                        ; 0.091  ; 0.000         ;
; Mod10Modificable:inst1|inst                                                                                         ; 0.191  ; 0.000         ;
; Mod10Modificable:inst1|inst2                                                                                        ; 0.317  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                 ; -1.607 ; -3.143        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.381 ; -0.690        ;
; Mod10Modificable:inst1|inst1                                                                                        ; 0.015  ; 0.000         ;
; Mod10Modificable:inst1|inst                                                                                         ; 0.043  ; 0.000         ;
; Mod10Modificable:inst1|inst2                                                                                        ; 0.384  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Mod10Modificable:inst1|inst2                                                                                        ; -2.976 ; -2.976        ;
; Mod10Modificable:inst1|inst1                                                                                        ; -2.878 ; -2.878        ;
; Mod10Modificable:inst1|inst                                                                                         ; -2.683 ; -2.683        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.017 ; -1.017        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.650 ; -1.650        ;
; Mod10Modificable:inst1|inst                                                                                         ; 0.113  ; 0.000         ;
; Mod10Modificable:inst1|inst1                                                                                        ; 0.305  ; 0.000         ;
; Mod10Modificable:inst1|inst2                                                                                        ; 0.407  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                 ; -3.000 ; -29.000       ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.000 ; -3.000        ;
; Mod10Modificable:inst1|inst                                                                                         ; -1.000 ; -1.000        ;
; Mod10Modificable:inst1|inst1                                                                                        ; -1.000 ; -1.000        ;
; Mod10Modificable:inst1|inst2                                                                                        ; -1.000 ; -1.000        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.565 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.499      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.484 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.418      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.447 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.381      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.370 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.304      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.335 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.269      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.305 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.239      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.252 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.186      ;
; -3.224 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.158      ;
; -3.224 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.158      ;
; -3.224 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.158      ;
; -3.224 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.158      ;
; -3.224 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.158      ;
; -3.224 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.158      ;
; -3.224 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.158      ;
; -3.224 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.158      ;
; -3.224 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.158      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                       ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.164 ; FF1                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.038     ; 1.141      ;
; -0.066 ; FF0                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.041     ; 1.040      ;
; 0.342  ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 2.185      ; 2.557      ;
; 0.428  ; Mod10Modificable:inst1|inst3 ; FF1                         ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 1.281      ; 1.368      ;
; 0.504  ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 2.783      ; 2.993      ;
; 0.948  ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 2.185      ; 2.451      ;
; 0.971  ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 2.783      ; 3.026      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Mod10Modificable:inst1|inst1'                                                                                                                ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.091 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; 0.500        ; 0.948      ; 1.571      ;
; 0.577 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; 1.000        ; 0.948      ; 1.585      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Mod10Modificable:inst1|inst'                                                                                                                ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; 0.191 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; 0.500        ; 1.007      ; 1.530      ;
; 0.622 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; 1.000        ; 1.007      ; 1.599      ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Mod10Modificable:inst1|inst2'                                                                                                                ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.317 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; 1.000        ; -0.039     ; 0.659      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.607 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 1.181      ;
; -1.055 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 1.233      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; -0.128 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.660      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.130  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.412      ; 2.918      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.545  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 2.833      ;
; 0.558  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.776      ;
; 0.559  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.777      ;
; 0.560  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.778      ;
; 0.562  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.780      ;
; 0.563  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.781      ;
; 0.569  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.787      ;
; 0.570  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.788      ;
; 0.571  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.789      ;
; 0.572  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.790      ;
; 0.574  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.792      ;
; 0.588  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 0.806      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.795  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.412      ; 3.083      ;
; 0.832  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.050      ;
; 0.834  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.052      ;
; 0.844  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.062      ;
; 0.845  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.063      ;
; 0.845  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.063      ;
; 0.845  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.063      ;
; 0.846  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.846  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.846  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.846  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.846  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.847  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.065      ;
; 0.848  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.066      ;
; 0.849  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.067      ;
; 0.850  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.068      ;
; 0.851  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.069      ;
; 0.852  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.070      ;
; 0.857  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.075      ;
; 0.857  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.075      ;
; 0.858  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.076      ;
; 0.858  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.061      ; 1.076      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                        ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.381 ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 2.936      ; 2.911      ;
; -0.309 ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 2.294      ; 2.341      ;
; 0.085  ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 2.936      ; 2.877      ;
; 0.163  ; Mod10Modificable:inst1|inst3 ; FF1                         ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 1.444      ; 1.264      ;
; 0.301  ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 2.294      ; 2.451      ;
; 0.385  ; FF1                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.038      ; 0.580      ;
; 0.733  ; FF0                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.041      ; 0.931      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Mod10Modificable:inst1|inst1'                                                                                                                 ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.015 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; 0.000        ; 1.006      ; 1.377      ;
; 0.480 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; -0.500       ; 1.006      ; 1.342      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Mod10Modificable:inst1|inst'                                                                                                                 ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; 0.043 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; 0.000        ; 1.067      ; 1.466      ;
; 0.484 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; -0.500       ; 1.067      ; 1.407      ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Mod10Modificable:inst1|inst2'                                                                                                                 ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.384 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; 0.000        ; 0.039      ; 0.580      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Mod10Modificable:inst1|inst2'                                                                                                                                                                                                     ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -2.976 ; FF0                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; 0.500        ; -1.444     ; 2.047      ;
; -2.924 ; FF1                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; 0.500        ; -1.444     ; 1.995      ;
; -1.031 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2 ; 1.000        ; -0.039     ; 2.007      ;
; -0.081 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; 0.500        ; 0.850      ; 1.645      ;
; 0.324  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; 1.000        ; 0.850      ; 1.740      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Mod10Modificable:inst1|inst1'                                                                                                                                                                                                     ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -2.878 ; FF0                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; 0.500        ; -1.346     ; 2.047      ;
; -2.826 ; FF1                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; 0.500        ; -1.346     ; 1.995      ;
; -0.948 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1 ; 1.000        ; 0.044      ; 2.007      ;
; 0.017  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; 0.500        ; 0.948      ; 1.645      ;
; 0.422  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; 1.000        ; 0.948      ; 1.740      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Mod10Modificable:inst1|inst'                                                                                                                                                                                                     ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; -2.683 ; FF0                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; 0.500        ; -1.287     ; 1.911      ;
; -2.625 ; FF1                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; 0.500        ; -1.287     ; 1.853      ;
; -0.753 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst ; 1.000        ; 0.103      ; 1.871      ;
; 0.218  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; 0.500        ; 1.007      ; 1.503      ;
; 0.617  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; 1.000        ; 1.007      ; 1.604      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                    ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.017 ; FF0                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 0.489      ; 2.021      ;
; -0.985 ; FF1                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 0.489      ; 1.989      ;
; 0.913  ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 1.879      ; 1.981      ;
; 1.858  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 2.783      ; 1.639      ;
; 2.283  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 2.783      ; 1.714      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                     ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.650 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 2.936      ; 1.642      ;
; -1.217 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 2.936      ; 1.575      ;
; -0.416 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 2.086      ; 1.827      ;
; 1.353  ; FF0                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 0.751      ; 1.761      ;
; 1.389  ; FF1                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 0.751      ; 1.797      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Mod10Modificable:inst1|inst'                                                                                                                                                                                                     ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; 0.113 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; 0.000        ; 1.067      ; 1.536      ;
; 0.522 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; -0.500       ; 1.067      ; 1.445      ;
; 1.323 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst ; 0.000        ; 0.217      ; 1.697      ;
; 3.092 ; FF0                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; -0.500       ; -1.118     ; 1.631      ;
; 3.152 ; FF1                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; -0.500       ; -1.118     ; 1.691      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Mod10Modificable:inst1|inst1'                                                                                                                                                                                                     ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.305 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; 0.000        ; 1.006      ; 1.667      ;
; 0.720 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; -0.500       ; 1.006      ; 1.582      ;
; 1.521 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1 ; 0.000        ; 0.156      ; 1.834      ;
; 3.290 ; FF0                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; -0.500       ; -1.179     ; 1.768      ;
; 3.344 ; FF1                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; -0.500       ; -1.179     ; 1.822      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Mod10Modificable:inst1|inst2'                                                                                                                                                                                                     ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.407 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; 0.000        ; 0.904      ; 1.667      ;
; 0.822 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; -0.500       ; 0.904      ; 1.582      ;
; 1.638 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2 ; 0.000        ; 0.039      ; 1.834      ;
; 3.392 ; FF0                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; -0.500       ; -1.281     ; 1.768      ;
; 3.446 ; FF1                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; -0.500       ; -1.281     ; 1.822      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                                                         ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                            ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                             ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                             ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                             ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                             ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                             ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                             ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                                            ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                                            ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                                             ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; 0.411  ; 0.627        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; Mod10Modificable:inst1|inst                                            ;
; 0.156  ; 0.372        ; 0.216          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; Mod10Modificable:inst1|inst                                            ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0                                                                    ;
; 0.233  ; 0.417        ; 0.184          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1                                                                    ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0                                                                    ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1                                                                    ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst9|dataa                                                            ;
; 0.374  ; 0.374        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst9|combout                                                          ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0|clk                                                                ;
; 0.395  ; 0.395        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1|clk                                                                ;
; 0.396  ; 0.396        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst1|inst|clk                                                         ;
; 0.435  ; 0.619        ; 0.184          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; Mod10Modificable:inst1|inst                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q ;
; 0.597  ; 0.597        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst1|inst|clk                                                         ;
; 0.601  ; 0.601        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0|clk                                                                ;
; 0.601  ; 0.601        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1|clk                                                                ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst9|combout                                                          ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst9|dataa                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst'                                                            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Mod10Modificable:inst1|inst ; Fall       ; Mod10Modificable:inst1|inst1 ;
; 0.210  ; 0.426        ; 0.216          ; High Pulse Width ; Mod10Modificable:inst1|inst ; Fall       ; Mod10Modificable:inst1|inst1 ;
; 0.389  ; 0.573        ; 0.184          ; Low Pulse Width  ; Mod10Modificable:inst1|inst ; Fall       ; Mod10Modificable:inst1|inst1 ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst|q                 ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst1|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst1'                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Mod10Modificable:inst1|inst1 ; Fall       ; Mod10Modificable:inst1|inst2 ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; Mod10Modificable:inst1|inst1 ; Fall       ; Mod10Modificable:inst1|inst2 ;
; 0.367  ; 0.551        ; 0.184          ; Low Pulse Width  ; Mod10Modificable:inst1|inst1 ; Fall       ; Mod10Modificable:inst1|inst2 ;
; 0.440  ; 0.440        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst1|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst1|q                ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst2|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst2'                                                            ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Mod10Modificable:inst1|inst2 ; Fall       ; Mod10Modificable:inst1|inst3 ;
; 0.212  ; 0.428        ; 0.216          ; High Pulse Width ; Mod10Modificable:inst1|inst2 ; Fall       ; Mod10Modificable:inst1|inst3 ;
; 0.388  ; 0.572        ; 0.184          ; Low Pulse Width  ; Mod10Modificable:inst1|inst2 ; Fall       ; Mod10Modificable:inst1|inst3 ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst2|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst2|q                ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst3|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Sensor1   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 2.855 ; 3.352 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Sensor2   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 2.695 ; 3.188 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                           ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Sensor1   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.864 ; -2.350 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Sensor2   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.844 ; -2.299 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                              ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Close     ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.919 ; 6.840 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Open      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.916 ; 6.912 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q0        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.283 ; 6.365 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q1        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 7.116 ; 7.249 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Temp      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 7.825 ; 7.983 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 5.182 ; 5.185 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 4.942 ; 4.881 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.312 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.315 ; 3.251 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ; 3.297 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ; 3.296 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ; 3.303 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 5.254 ; 5.384 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 5.092 ; 5.020 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ; 3.344 ;       ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.372 ; 3.341 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.329 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.320 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.338 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.988 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.743 ; 3.676 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.620 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.612 ; 3.624 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.632 ; 3.548 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.647 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.604 ; 3.613 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.983 ;       ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.785 ; 3.749 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.734 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.735 ; 3.607 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.668 ; 3.683 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.656 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.727 ; 3.631 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.428 ; 3.504 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.261 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 3.169 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.168 ; 3.106 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.155 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 3.090 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.162 ; 3.099 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.897 ; 4.853 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.687 ; 4.535 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.761 ; 4.725 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.777 ; 4.662 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.711 ; 4.747 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.808 ; 4.690 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.790 ; 4.689 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                      ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Close     ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.440 ; 6.393 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Open      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.544 ; 6.545 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q0        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.113 ; 6.191 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q1        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.912 ; 7.040 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Temp      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 7.590 ; 7.514 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 5.056 ; 5.060 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 4.827 ; 4.768 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.262 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.262 ; 3.201 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ; 3.246 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ; 3.244 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ; 3.253 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 5.125 ; 5.251 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 4.972 ; 4.901 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ; 3.290 ;       ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.319 ; 3.286 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.276 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.267 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.284 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.909 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.675 ; 3.610 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.556 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.549 ; 3.500 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.569 ; 3.486 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.520 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.527 ; 3.521 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.903 ;       ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.715 ; 3.679 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.667 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.615 ; 3.543 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.606 ; 3.618 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.524 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.647 ; 3.540 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.371 ; 3.446 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.213 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 3.125 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.124 ; 3.062 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.112 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 3.047 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.118 ; 3.055 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.435 ; 3.519 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.538 ; 3.210 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.115 ; 4.608 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.183 ; 3.112 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.545 ; 3.101 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.169 ; 4.542 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.181 ; 3.109 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                    ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                          ; Note                                           ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 247.89 MHz  ; 247.89 MHz      ; CLK                                                                                                                 ;                                                ;
; 957.85 MHz  ; 500.0 MHz       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; limit due to minimum period restriction (tmin) ;
; 1661.13 MHz ; 500.0 MHz       ; Mod10Modificable:inst1|inst2                                                                                        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                 ; -3.034 ; -75.868       ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.044 ; -0.044        ;
; Mod10Modificable:inst1|inst1                                                                                        ; 0.135  ; 0.000         ;
; Mod10Modificable:inst1|inst                                                                                         ; 0.217  ; 0.000         ;
; Mod10Modificable:inst1|inst2                                                                                        ; 0.398  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                 ; -1.485 ; -3.225        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.304 ; -0.603        ;
; Mod10Modificable:inst1|inst1                                                                                        ; 0.016  ; 0.000         ;
; Mod10Modificable:inst1|inst                                                                                         ; 0.054  ; 0.000         ;
; Mod10Modificable:inst1|inst2                                                                                        ; 0.341  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Mod10Modificable:inst1|inst2                                                                                        ; -2.672 ; -2.672        ;
; Mod10Modificable:inst1|inst1                                                                                        ; -2.590 ; -2.590        ;
; Mod10Modificable:inst1|inst                                                                                         ; -2.423 ; -2.423        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.926 ; -0.926        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.479 ; -1.479        ;
; Mod10Modificable:inst1|inst                                                                                         ; 0.107  ; 0.000         ;
; Mod10Modificable:inst1|inst1                                                                                        ; 0.272  ; 0.000         ;
; Mod10Modificable:inst1|inst2                                                                                        ; 0.357  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                 ; -3.000 ; -29.000       ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.000 ; -3.000        ;
; Mod10Modificable:inst1|inst                                                                                         ; -1.000 ; -1.000        ;
; Mod10Modificable:inst1|inst1                                                                                        ; -1.000 ; -1.000        ;
; Mod10Modificable:inst1|inst2                                                                                        ; -1.000 ; -1.000        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -3.034 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.974      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.967 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.907      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.931 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.871      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.870 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.810      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.835 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.775      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.802 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.742      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.765 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.705      ;
; -2.735 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.675      ;
; -2.735 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.675      ;
; -2.735 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.675      ;
; -2.735 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.675      ;
; -2.735 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.675      ;
; -2.735 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.675      ;
; -2.735 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.675      ;
; -2.735 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.675      ;
; -2.735 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.675      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                        ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.044 ; FF1                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.034     ; 1.025      ;
; 0.047  ; FF0                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.037     ; 0.931      ;
; 0.450  ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 2.020      ; 2.265      ;
; 0.474  ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 2.487      ; 2.708      ;
; 0.508  ; Mod10Modificable:inst1|inst3 ; FF1                         ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 1.212      ; 1.219      ;
; 0.932  ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 2.487      ; 2.750      ;
; 0.970  ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 2.020      ; 2.245      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst1'                                                                                                                 ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.135 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; 0.500        ; 0.842      ; 1.402      ;
; 0.616 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; 1.000        ; 0.842      ; 1.421      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst'                                                                                                                 ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; 0.217 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; 0.500        ; 0.893      ; 1.371      ;
; 0.646 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; 1.000        ; 0.893      ; 1.442      ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst2'                                                                                                                 ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.398 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; 1.000        ; -0.034     ; 0.583      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.485 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 1.081      ;
; -0.975 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 1.091      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; -0.145 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.222      ; 2.421      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.090  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.223      ; 2.657      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.222      ; 2.526      ;
; 0.499  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.698      ;
; 0.501  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.700      ;
; 0.502  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.700      ;
; 0.504  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.703      ;
; 0.504  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.702      ;
; 0.505  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.703      ;
; 0.510  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.710      ;
; 0.513  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.712      ;
; 0.513  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.712      ;
; 0.513  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.711      ;
; 0.514  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.712      ;
; 0.515  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.713      ;
; 0.516  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.715      ;
; 0.517  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.715      ;
; 0.526  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.725      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.681  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.223      ; 2.748      ;
; 0.746  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.945      ;
; 0.748  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.947      ;
; 0.749  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.947      ;
; 0.751  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.949      ;
; 0.753  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.952      ;
; 0.754  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.952      ;
; 0.755  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.954      ;
; 0.755  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.954      ;
; 0.756  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.954      ;
; 0.757  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.956      ;
; 0.757  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.955      ;
; 0.758  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.957      ;
; 0.758  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.957      ;
; 0.758  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.956      ;
; 0.759  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.958      ;
; 0.759  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.957      ;
; 0.759  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.958      ;
; 0.760  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.958      ;
; 0.760  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.958      ;
; 0.760  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.959      ;
; 0.760  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.959      ;
; 0.761  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.055      ; 0.960      ;
; 0.761  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.054      ; 0.959      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                         ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.304 ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 2.626      ; 2.646      ;
; -0.299 ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 2.120      ; 2.145      ;
; 0.140  ; Mod10Modificable:inst1|inst3 ; FF1                         ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 1.360      ; 1.144      ;
; 0.153  ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 2.626      ; 2.603      ;
; 0.226  ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 2.120      ; 2.170      ;
; 0.341  ; FF1                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.034      ; 0.519      ;
; 0.657  ; FF0                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.037      ; 0.838      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst1'                                                                                                                  ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.016 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; 0.000        ; 0.893      ; 1.233      ;
; 0.483 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; -0.500       ; 0.893      ; 1.200      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst'                                                                                                                  ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; 0.054 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; 0.000        ; 0.946      ; 1.324      ;
; 0.493 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; -0.500       ; 0.946      ; 1.263      ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst2'                                                                                                                  ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.341 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; 0.000        ; 0.034      ; 0.519      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst2'                                                                                                                                                                                                      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -2.672 ; FF0                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; 0.500        ; -1.360     ; 1.827      ;
; -2.639 ; FF1                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; 0.500        ; -1.360     ; 1.794      ;
; -0.819 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2 ; 1.000        ; -0.034     ; 1.800      ;
; -0.037 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; 0.500        ; 0.760      ; 1.492      ;
; 0.400  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; 1.000        ; 0.760      ; 1.555      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst1'                                                                                                                                                                                                      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -2.590 ; FF0                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; 0.500        ; -1.278     ; 1.827      ;
; -2.557 ; FF1                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; 0.500        ; -1.278     ; 1.794      ;
; -0.751 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1 ; 1.000        ; 0.034      ; 1.800      ;
; 0.045  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; 0.500        ; 0.842      ; 1.492      ;
; 0.482  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; 1.000        ; 0.842      ; 1.555      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst'                                                                                                                                                                                                      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; -2.423 ; FF0                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; 0.500        ; -1.227     ; 1.711      ;
; -2.368 ; FF1                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; 0.500        ; -1.227     ; 1.656      ;
; -0.584 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst ; 1.000        ; 0.085      ; 1.684      ;
; 0.234  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; 0.500        ; 0.893      ; 1.354      ;
; 0.649  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; 1.000        ; 0.893      ; 1.439      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                     ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.926 ; FF0                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 0.367      ; 1.808      ;
; -0.909 ; FF1                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 0.367      ; 1.791      ;
; 0.913  ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 1.679      ; 1.781      ;
; 1.693  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 2.487      ; 1.489      ;
; 2.146  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 2.487      ; 1.536      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.479 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 2.626      ; 1.471      ;
; -1.021 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 2.626      ; 1.429      ;
; -0.342 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 1.866      ; 1.668      ;
; 1.346  ; FF0                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 0.606      ; 1.596      ;
; 1.363  ; FF1                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 0.606      ; 1.613      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; 0.107 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; 0.000        ; 0.946      ; 1.377      ;
; 0.529 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; -0.500       ; 0.946      ; 1.299      ;
; 1.208 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst ; 0.000        ; 0.186      ; 1.538      ;
; 2.896 ; FF0                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; -0.500       ; -1.074     ; 1.466      ;
; 2.949 ; FF1                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; -0.500       ; -1.074     ; 1.519      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst1'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.272 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; 0.000        ; 0.893      ; 1.489      ;
; 0.715 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; -0.500       ; 0.893      ; 1.432      ;
; 1.394 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1 ; 0.000        ; 0.133      ; 1.671      ;
; 3.082 ; FF0                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; -0.500       ; -1.127     ; 1.599      ;
; 3.114 ; FF1                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; -0.500       ; -1.127     ; 1.631      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst2'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.357 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; 0.000        ; 0.808      ; 1.489      ;
; 0.800 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; -0.500       ; 0.808      ; 1.432      ;
; 1.493 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2 ; 0.000        ; 0.034      ; 1.671      ;
; 3.167 ; FF0                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; -0.500       ; -1.212     ; 1.599      ;
; 3.199 ; FF1                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; -0.500       ; -1.212     ; 1.631      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                                                         ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                            ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                            ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                            ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                             ;
; 0.343  ; 0.343        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                             ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                                            ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                                            ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                                             ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; 0.416  ; 0.632        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; Mod10Modificable:inst1|inst                                            ;
; 0.224  ; 0.440        ; 0.216          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; Mod10Modificable:inst1|inst                                            ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0                                                                    ;
; 0.289  ; 0.505        ; 0.216          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1                                                                    ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0                                                                    ;
; 0.310  ; 0.494        ; 0.184          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1                                                                    ;
; 0.374  ; 0.558        ; 0.184          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; Mod10Modificable:inst1|inst                                            ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst9|dataa                                                            ;
; 0.460  ; 0.460        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst9|combout                                                          ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst1|inst|clk                                                         ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0|clk                                                                ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1|clk                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0|clk                                                                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1|clk                                                                ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst1|inst|clk                                                         ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst9|combout                                                          ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst9|dataa                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Mod10Modificable:inst1|inst ; Fall       ; Mod10Modificable:inst1|inst1 ;
; 0.241  ; 0.457        ; 0.216          ; High Pulse Width ; Mod10Modificable:inst1|inst ; Fall       ; Mod10Modificable:inst1|inst1 ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; Mod10Modificable:inst1|inst ; Fall       ; Mod10Modificable:inst1|inst1 ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst|q                 ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst1|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst1'                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Mod10Modificable:inst1|inst1 ; Fall       ; Mod10Modificable:inst1|inst2 ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; Mod10Modificable:inst1|inst1 ; Fall       ; Mod10Modificable:inst1|inst2 ;
; 0.334  ; 0.518        ; 0.184          ; Low Pulse Width  ; Mod10Modificable:inst1|inst1 ; Fall       ; Mod10Modificable:inst1|inst2 ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst1|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst1|q                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst2|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst2'                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Mod10Modificable:inst1|inst2 ; Fall       ; Mod10Modificable:inst1|inst3 ;
; 0.229  ; 0.445        ; 0.216          ; High Pulse Width ; Mod10Modificable:inst1|inst2 ; Fall       ; Mod10Modificable:inst1|inst3 ;
; 0.369  ; 0.553        ; 0.184          ; Low Pulse Width  ; Mod10Modificable:inst1|inst2 ; Fall       ; Mod10Modificable:inst1|inst3 ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst2|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst2|q                ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst3|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Sensor1   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 2.501 ; 2.889 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Sensor2   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 2.350 ; 2.739 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                           ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Sensor1   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.608 ; -2.000 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Sensor2   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.594 ; -1.948 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                              ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Close     ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.477 ; 6.476 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Open      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.518 ; 6.488 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q0        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 5.977 ; 6.010 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q1        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.765 ; 6.790 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Temp      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 7.412 ; 7.445 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 4.925 ; 4.950 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 4.722 ; 4.652 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.208 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.212 ; 3.145 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ; 3.196 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ; 3.198 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ; 3.202 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 4.903 ; 5.041 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 4.770 ; 4.686 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ; 3.202 ;       ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.242 ; 3.206 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.195 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.185 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.200 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.844 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.614 ; 3.534 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.475 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.481 ; 3.483 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.495 ; 3.415 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.515 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.474 ; 3.470 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.786 ;       ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.620 ; 3.569 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.558 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.568 ; 3.443 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.503 ; 3.508 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.482 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.555 ; 3.458 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.302 ; 3.394 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.166 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 3.084 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.086 ; 3.021 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.074 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 3.004 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.080 ; 3.010 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.610 ; 4.598 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.431 ; 4.281 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.472 ; 4.470 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.499 ; 4.412 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.461 ; 4.463 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.528 ; 4.430 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.510 ; 4.431 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                      ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Close     ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.050 ; 6.063 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Open      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.200 ; 6.175 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q0        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 5.821 ; 5.852 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q1        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.577 ; 6.601 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Temp      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 7.122 ; 7.093 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 4.809 ; 4.834 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 4.615 ; 4.546 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.162 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.165 ; 3.100 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ; 3.149 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ; 3.150 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ; 3.156 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 4.787 ; 4.920 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 4.663 ; 4.580 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ; 3.154 ;       ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.197 ; 3.158 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.147 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.136 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.152 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.770 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.551 ; 3.472 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.417 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.425 ; 3.373 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.438 ; 3.359 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.399 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.403 ; 3.390 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.714 ;       ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.559 ; 3.507 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.498 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.458 ; 3.386 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.446 ; 3.449 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.363 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.486 ; 3.376 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.250 ; 3.340 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.121 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 3.043 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.045 ; 2.980 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.033 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 2.963 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.040 ; 2.970 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.303 ; 3.399 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.302 ; 3.095 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.010 ; 4.364 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.084 ; 3.013 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.313 ; 3.003 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.073 ; 4.300 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.081 ; 3.005 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                 ; -1.590 ; -39.182       ;
; Mod10Modificable:inst1|inst1                                                                                        ; 0.292  ; 0.000         ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.304  ; 0.000         ;
; Mod10Modificable:inst1|inst                                                                                         ; 0.368  ; 0.000         ;
; Mod10Modificable:inst1|inst2                                                                                        ; 0.624  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                 ; -0.996 ; -4.261        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.290 ; -0.441        ;
; Mod10Modificable:inst1|inst                                                                                         ; -0.026 ; -0.026        ;
; Mod10Modificable:inst1|inst1                                                                                        ; -0.015 ; -0.015        ;
; Mod10Modificable:inst1|inst2                                                                                        ; 0.206  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Mod10Modificable:inst1|inst2                                                                                        ; -1.439 ; -1.439        ;
; Mod10Modificable:inst1|inst1                                                                                        ; -1.383 ; -1.383        ;
; Mod10Modificable:inst1|inst                                                                                         ; -1.264 ; -1.264        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.289 ; -0.289        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.984 ; -0.984        ;
; Mod10Modificable:inst1|inst                                                                                         ; 0.048  ; 0.000         ;
; Mod10Modificable:inst1|inst1                                                                                        ; 0.165  ; 0.000         ;
; Mod10Modificable:inst1|inst2                                                                                        ; 0.224  ; 0.000         ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                               ; Slack  ; End Point TNS ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                 ; -3.000 ; -30.443       ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.000 ; -3.000        ;
; Mod10Modificable:inst1|inst                                                                                         ; -1.000 ; -1.000        ;
; Mod10Modificable:inst1|inst1                                                                                        ; -1.000 ; -1.000        ;
; Mod10Modificable:inst1|inst2                                                                                        ; -1.000 ; -1.000        ;
+---------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                          ; To Node                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.590 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.541      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.541 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.492      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.519 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.470      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.474 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.425      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.454 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.405      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.406 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.357      ;
; -1.387 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.338      ;
; -1.387 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.338      ;
; -1.387 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.338      ;
; -1.387 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.338      ;
; -1.387 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.338      ;
; -1.387 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.338      ;
; -1.387 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.338      ;
; -1.387 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.338      ;
; -1.387 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.338      ;
+--------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst1'                                                                                                                 ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.292 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; 0.500        ; 0.541      ; 0.861      ;
; 0.784 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; 1.000        ; 0.541      ; 0.869      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                       ;
+-------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.304 ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 1.220      ; 1.528      ;
; 0.373 ; FF1                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.022     ; 0.612      ;
; 0.420 ; FF0                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.027     ; 0.560      ;
; 0.439 ; Mod10Modificable:inst1|inst3 ; FF1                         ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 0.703      ; 0.771      ;
; 0.578 ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 1.621      ; 1.655      ;
; 0.948 ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 1.220      ; 1.384      ;
; 1.058 ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 1.621      ; 1.675      ;
+-------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst'                                                                                                                 ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; 0.368 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; 0.500        ; 0.581      ; 0.825      ;
; 0.834 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; 1.000        ; 0.581      ; 0.859      ;
+-------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Mod10Modificable:inst1|inst2'                                                                                                                 ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.624 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; 1.000        ; -0.024     ; 0.359      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                             ; Launch Clock                                                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.996 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 0.618      ;
; -0.424 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 0.690      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.206 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.405      ; 1.408      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; -0.061 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.554      ;
; 0.297  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.419      ;
; 0.301  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.301  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.304  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.306  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.307  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.314  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.434      ;
; 0.446  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.566      ;
; 0.449  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.568      ;
; 0.453  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.573      ;
; 0.455  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.574      ;
; 0.456  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.576      ;
; 0.456  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.575      ;
; 0.457  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.577      ;
; 0.459  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.578      ;
; 0.459  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.578      ;
; 0.459  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.579      ;
; 0.460  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.580      ;
; 0.462  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.582      ;
; 0.462  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.581      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.583      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.583      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.582      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.463  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.405      ; 1.577      ;
; 0.464  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.583      ;
; 0.464  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.583      ;
; 0.464  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.583      ;
; 0.465  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.584      ;
; 0.465  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.585      ;
; 0.467  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.586      ;
; 0.467  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.586      ;
; 0.467  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                 ; CLK         ; 0.000        ; 0.035      ; 0.586      ;
+--------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                         ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.290 ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 1.712      ; 1.611      ;
; -0.151 ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 1.282      ; 1.320      ;
; 0.191  ; Mod10Modificable:inst1|inst  ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 1.712      ; 1.592      ;
; 0.208  ; FF1                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.022      ; 0.314      ;
; 0.295  ; Mod10Modificable:inst1|inst3 ; FF1                         ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 0.797      ; 0.676      ;
; 0.392  ; FF0                          ; FF1                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.027      ; 0.503      ;
; 0.495  ; Mod10Modificable:inst1|inst  ; FF1                         ; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 1.282      ; 1.466      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst'                                                                                                                   ;
+--------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+
; -0.026 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; 0.000        ; 0.617      ; 0.780      ;
; 0.450  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; -0.500       ; 0.617      ; 0.756      ;
+--------+------------------------------+------------------------------+------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst1'                                                                                                                   ;
+--------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.015 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; 0.000        ; 0.576      ; 0.750      ;
; 0.469  ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1 ; -0.500       ; 0.576      ; 0.734      ;
+--------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Mod10Modificable:inst1|inst2'                                                                                                                  ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.206 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2 ; 0.000        ; 0.024      ; 0.314      ;
+-------+------------------------------+------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst2'                                                                                                                                                                                                      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -1.439 ; FF0                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; 0.500        ; -0.797     ; 1.149      ;
; -1.395 ; FF1                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; 0.500        ; -0.797     ; 1.105      ;
; -0.143 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2 ; 1.000        ; -0.024     ; 1.126      ;
; 0.198  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; 0.500        ; 0.485      ; 0.899      ;
; 0.623  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; 1.000        ; 0.485      ; 0.974      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst1'                                                                                                                                                                                                      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -1.383 ; FF0                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; 0.500        ; -0.741     ; 1.149      ;
; -1.339 ; FF1                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; 0.500        ; -0.741     ; 1.105      ;
; -0.095 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1 ; 1.000        ; 0.024      ; 1.126      ;
; 0.254  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; 0.500        ; 0.541      ; 0.899      ;
; 0.679  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; 1.000        ; 0.541      ; 0.974      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Mod10Modificable:inst1|inst'                                                                                                                                                                                                      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; -1.264 ; FF0                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; 0.500        ; -0.701     ; 1.070      ;
; -1.229 ; FF1                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; 0.500        ; -0.701     ; 1.035      ;
; 0.024  ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst ; 1.000        ; 0.064      ; 1.047      ;
; 0.364  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; 0.500        ; 0.581      ; 0.829      ;
; 0.798  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; 1.000        ; 0.581      ; 0.895      ;
+--------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                     ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.289 ; FF0                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 0.339      ; 1.135      ;
; -0.256 ; FF1                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 0.339      ; 1.102      ;
; 0.999  ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 1.104      ; 1.112      ;
; 1.337  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.500        ; 1.621      ; 0.896      ;
; 1.773  ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; 1.621      ; 0.960      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                                                      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                     ; Launch Clock                                                                                                        ; Latch Clock                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.984 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 1.712      ; 0.917      ;
; -0.541 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 1.712      ; 0.860      ;
; -0.317 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst ; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 1.227      ; 0.994      ;
; 0.892  ; FF0                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 0.492      ; 0.968      ;
; 0.923  ; FF1                          ; Mod10Modificable:inst1|inst ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.500       ; 0.492      ; 0.999      ;
+--------+------------------------------+-----------------------------+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+
; 0.048 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; 0.000        ; 0.617      ; 0.854      ;
; 0.490 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst ; -0.500       ; 0.617      ; 0.796      ;
; 0.714 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst ; 0.000        ; 0.132      ; 0.930      ;
; 1.923 ; FF0                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; -0.500       ; -0.603     ; 0.904      ;
; 1.955 ; FF1                          ; Mod10Modificable:inst1|inst1 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst ; -0.500       ; -0.603     ; 0.936      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst1'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.165 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; 0.000        ; 0.576      ; 0.930      ;
; 0.598 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1 ; -0.500       ; 0.576      ; 0.863      ;
; 0.822 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1 ; 0.000        ; 0.091      ; 0.997      ;
; 2.031 ; FF0                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; -0.500       ; -0.644     ; 0.971      ;
; 2.072 ; FF1                          ; Mod10Modificable:inst1|inst2 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1 ; -0.500       ; -0.644     ; 1.012      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Mod10Modificable:inst1|inst2'                                                                                                                                                                                                      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                                                                                        ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; 0.224 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; 0.000        ; 0.517      ; 0.930      ;
; 0.657 ; Mod10Modificable:inst1|inst1 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2 ; -0.500       ; 0.517      ; 0.863      ;
; 0.889 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst3 ; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2 ; 0.000        ; 0.024      ; 0.997      ;
; 2.090 ; FF0                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; -0.500       ; -0.703     ; 0.971      ;
; 2.131 ; FF1                          ; Mod10Modificable:inst1|inst3 ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2 ; -0.500       ; -0.703     ; 1.012      ;
+-------+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                                                         ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                            ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                             ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                             ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                                            ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                                            ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                                                                         ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                               ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; Mod10Modificable:inst1|inst                                            ;
; 0.153  ; 0.369        ; 0.216          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; Mod10Modificable:inst1|inst                                            ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0                                                                    ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1                                                                    ;
; 0.344  ; 0.344        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst9|combout                                                          ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0|clk                                                                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1|clk                                                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst9|dataa                                                            ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst1|inst|clk                                                         ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0                                                                    ;
; 0.427  ; 0.643        ; 0.216          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1                                                                    ;
; 0.445  ; 0.629        ; 0.184          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; Mod10Modificable:inst1|inst                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst15|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q ;
; 0.625  ; 0.625        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst1|inst|clk                                                         ;
; 0.648  ; 0.648        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst9|dataa                                                            ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF0|clk                                                                ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; FF1|clk                                                                ;
; 0.656  ; 0.656        ; 0.000          ; Low Pulse Width  ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Fall       ; inst9|combout                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst'                                                             ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Mod10Modificable:inst1|inst ; Fall       ; Mod10Modificable:inst1|inst1 ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; Mod10Modificable:inst1|inst ; Fall       ; Mod10Modificable:inst1|inst1 ;
; 0.379  ; 0.563        ; 0.184          ; Low Pulse Width  ; Mod10Modificable:inst1|inst ; Fall       ; Mod10Modificable:inst1|inst1 ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst1|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst|q                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst|q                 ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst ; Rise       ; inst1|inst1|clk              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst1'                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Mod10Modificable:inst1|inst1 ; Fall       ; Mod10Modificable:inst1|inst2 ;
; 0.233  ; 0.449        ; 0.216          ; High Pulse Width ; Mod10Modificable:inst1|inst1 ; Fall       ; Mod10Modificable:inst1|inst2 ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; Mod10Modificable:inst1|inst1 ; Fall       ; Mod10Modificable:inst1|inst2 ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst2|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst1|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst1|q                ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst1 ; Rise       ; inst1|inst2|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Mod10Modificable:inst1|inst2'                                                             ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Mod10Modificable:inst1|inst2 ; Fall       ; Mod10Modificable:inst1|inst3 ;
; 0.232  ; 0.448        ; 0.216          ; High Pulse Width ; Mod10Modificable:inst1|inst2 ; Fall       ; Mod10Modificable:inst1|inst3 ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; Mod10Modificable:inst1|inst2 ; Fall       ; Mod10Modificable:inst1|inst3 ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst3|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst2|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst2|q                ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; Mod10Modificable:inst1|inst2 ; Rise       ; inst1|inst3|clk              ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Sensor1   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.652 ; 2.321 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Sensor2   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.566 ; 2.214 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                           ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Sensor1   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.112 ; -1.757 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Sensor2   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.091 ; -1.714 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                              ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Close     ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.124 ; 3.962 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Open      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.040 ; 4.148 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q0        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.749 ; 3.882 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q1        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.215 ; 4.409 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Temp      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.711 ; 4.838 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 3.143 ; 3.049 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 2.926 ; 2.975 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 1.970 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 1.977 ; 2.004 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ; 1.967 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ; 1.957 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ; 1.964 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 3.266 ; 3.242 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 3.094 ; 3.132 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ; 2.068 ;       ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 2.030 ; 2.076 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 2.064 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 2.054 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 2.063 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 2.328 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.205 ; 2.251 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.188 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.133 ; 2.202 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.143 ; 2.150 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.144 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.121 ; 2.182 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.453 ;       ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.253 ; 2.318 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 2.233 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.240 ; 2.224 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.198 ; 2.262 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 2.241 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.228 ; 2.234 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.139 ; 2.078 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.955 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 1.894 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.894 ; 1.924 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.887 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 1.908 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.888 ; 1.917 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.969 ; 2.839 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.768 ; 2.754 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.877 ; 2.760 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.831 ; 2.788 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.754 ; 2.866 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.842 ; 2.796 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.829 ; 2.792 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                      ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Close     ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.846 ; 3.710 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Open      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.806 ; 3.913 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q0        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.652 ; 3.780 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q1        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.100 ; 4.286 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Temp      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.462 ; 4.453 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 3.070 ; 2.980 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 2.862 ; 2.909 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 1.944 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 1.950 ; 1.976 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ; 1.940 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ; 1.932 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ; 1.938 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 3.187 ; 3.165 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 3.021 ; 3.058 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ; 2.038 ;       ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 2.001 ; 2.046 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 2.034 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 2.023 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 2.031 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 2.287 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.169 ; 2.213 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.154 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.101 ; 2.131 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.110 ; 2.117 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.077 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.082 ; 2.135 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.407 ;       ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.215 ; 2.278 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 2.198 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.169 ; 2.188 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.162 ; 2.223 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 2.169 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.185 ; 2.180 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.105 ; 2.046 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.929 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 1.870 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.870 ; 1.900 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.863 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 1.884 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.864 ; 1.892 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.141 ; 2.089 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.680 ; 2.013 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.947 ; 2.696 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.925 ; 1.948 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.660 ; 1.939 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.912 ; 2.709 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.919 ; 1.940 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                                                ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                     ; -3.565  ; -1.607 ; -2.976   ; -1.650  ; -3.000              ;
;  CLK                                                                                                                 ; -3.565  ; -1.607 ; N/A      ; N/A     ; -3.000              ;
;  Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.164  ; -0.381 ; -1.017   ; -1.650  ; -1.000              ;
;  Mod10Modificable:inst1|inst                                                                                         ; 0.191   ; -0.026 ; -2.683   ; 0.048   ; -1.000              ;
;  Mod10Modificable:inst1|inst1                                                                                        ; 0.091   ; -0.015 ; -2.878   ; 0.165   ; -1.000              ;
;  Mod10Modificable:inst1|inst2                                                                                        ; 0.317   ; 0.206  ; -2.976   ; 0.224   ; -1.000              ;
; Design-wide TNS                                                                                                      ; -89.474 ; -4.743 ; -9.554   ; -1.65   ; -36.443             ;
;  CLK                                                                                                                 ; -89.310 ; -4.261 ; N/A      ; N/A     ; -30.443             ;
;  Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.164  ; -0.690 ; -1.017   ; -1.650  ; -3.000              ;
;  Mod10Modificable:inst1|inst                                                                                         ; 0.000   ; -0.026 ; -2.683   ; 0.000   ; -1.000              ;
;  Mod10Modificable:inst1|inst1                                                                                        ; 0.000   ; -0.015 ; -2.878   ; 0.000   ; -1.000              ;
;  Mod10Modificable:inst1|inst2                                                                                        ; 0.000   ; 0.000  ; -2.976   ; 0.000   ; -1.000              ;
+----------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Sensor1   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 2.855 ; 3.352 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Sensor2   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 2.695 ; 3.188 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                           ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+
; Sensor1   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.112 ; -1.757 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Sensor2   ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.091 ; -1.714 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+---------------------------------------------------------------------------------------------------------------------+--------+--------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                              ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Close     ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.919 ; 6.840 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Open      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.916 ; 6.912 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q0        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.283 ; 6.365 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q1        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 7.116 ; 7.249 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Temp      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 7.825 ; 7.983 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 5.182 ; 5.185 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 4.942 ; 4.881 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.312 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.315 ; 3.251 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ; 3.297 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ; 3.296 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ; 3.303 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 5.254 ; 5.384 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 5.092 ; 5.020 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ; 3.344 ;       ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 3.372 ; 3.341 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.329 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.320 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 3.338 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.988 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.743 ; 3.676 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.620 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.612 ; 3.624 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.632 ; 3.548 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.647 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.604 ; 3.613 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.983 ;       ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.785 ; 3.749 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.734 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.735 ; 3.607 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.668 ; 3.683 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 3.656 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 3.727 ; 3.631 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.428 ; 3.504 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.261 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 3.169 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.168 ; 3.106 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.155 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 3.090 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 3.162 ; 3.099 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.897 ; 4.853 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.687 ; 4.535 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.761 ; 4.725 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.777 ; 4.662 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.711 ; 4.747 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.808 ; 4.690 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 4.790 ; 4.689 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                      ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                     ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+
; Close     ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.846 ; 3.710 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Open      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.806 ; 3.913 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q0        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.652 ; 3.780 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Q1        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.100 ; 4.286 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; Temp      ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.462 ; 4.453 ; Rise       ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 3.070 ; 2.980 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 2.862 ; 2.909 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 1.944 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 1.950 ; 1.976 ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ; 1.940 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ; 1.932 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ; 1.938 ;       ; Rise       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst                                                                                         ; 3.187 ; 3.165 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinB      ; Mod10Modificable:inst1|inst                                                                                         ; 3.021 ; 3.058 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinC      ; Mod10Modificable:inst1|inst                                                                                         ; 2.038 ;       ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinD      ; Mod10Modificable:inst1|inst                                                                                         ; 2.001 ; 2.046 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinE      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 2.034 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinF      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 2.023 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinG      ; Mod10Modificable:inst1|inst                                                                                         ;       ; 2.031 ; Fall       ; Mod10Modificable:inst1|inst                                                                                         ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 2.287 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.169 ; 2.213 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.154 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.101 ; 2.131 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.110 ; 2.117 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.077 ;       ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.082 ; 2.135 ; Rise       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.407 ;       ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.215 ; 2.278 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 2.198 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.169 ; 2.188 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.162 ; 2.223 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst1                                                                                        ;       ; 2.169 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst1                                                                                        ; 2.185 ; 2.180 ; Fall       ; Mod10Modificable:inst1|inst1                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.105 ; 2.046 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.929 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 1.870 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.870 ; 1.900 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.863 ;       ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ;       ; 1.884 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.864 ; 1.892 ; Rise       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinA      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.141 ; 2.089 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinB      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.680 ; 2.013 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinC      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.947 ; 2.696 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinD      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.925 ; 1.948 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinE      ; Mod10Modificable:inst1|inst2                                                                                        ; 2.660 ; 1.939 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinF      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.912 ; 2.709 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
; PinG      ; Mod10Modificable:inst1|inst2                                                                                        ; 1.919 ; 1.940 ; Fall       ; Mod10Modificable:inst1|inst2                                                                                        ;
+-----------+---------------------------------------------------------------------------------------------------------------------+-------+-------+------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Q1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Close         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Open          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Temp          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PinF          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PinA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PinC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PinE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PinB          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PinD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PinG          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Sensor2                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sensor1                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Q0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Close         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Open          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Temp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; PinF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PinA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PinC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PinE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PinB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PinD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PinG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Q1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Close         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Open          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Temp          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PinF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PinA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PinC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PinE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PinB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PinD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PinG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                                 ; CLK                                                                                                                 ; 1650     ; 0        ; 0        ; 0        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                 ; 53       ; 53       ; 0        ; 0        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3        ; 0        ; 0        ; 0        ;
; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1        ; 1        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0        ; 1        ; 0        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst                                                                                         ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1                                                                                        ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2                                                                                        ; 0        ; 0        ; 0        ; 1        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                                 ; CLK                                                                                                                 ; 1650     ; 0        ; 0        ; 0        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                 ; 53       ; 53       ; 0        ; 0        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3        ; 0        ; 0        ; 0        ;
; Mod10Modificable:inst1|inst                                                                                         ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1        ; 1        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0        ; 1        ; 0        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst                                                                                         ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1                                                                                        ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2                                                                                        ; 0        ; 0        ; 0        ; 1        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0        ; 0        ; 2        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0        ; 0        ; 0        ; 1        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst                                                                                         ; 0        ; 0        ; 2        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst                                                                                         ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst                                                                                         ; 0        ; 0        ; 0        ; 1        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1                                                                                        ; 0        ; 0        ; 2        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1                                                                                        ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1                                                                                        ; 0        ; 0        ; 0        ; 1        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2                                                                                        ; 0        ; 0        ; 2        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2                                                                                        ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2                                                                                        ; 0        ; 0        ; 0        ; 1        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                          ; To Clock                                                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0        ; 0        ; 2        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0        ; 0        ; 0        ; 1        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst                                                                                         ; 0        ; 0        ; 2        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst                                                                                         ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst                                                                                         ; 0        ; 0        ; 0        ; 1        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst1                                                                                        ; 0        ; 0        ; 2        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst1                                                                                        ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst1                                                                                        ; 0        ; 0        ; 0        ; 1        ;
; Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Mod10Modificable:inst1|inst2                                                                                        ; 0        ; 0        ; 2        ; 0        ;
; Mod10Modificable:inst1|inst1                                                                                        ; Mod10Modificable:inst1|inst2                                                                                        ; 0        ; 0        ; 1        ; 1        ;
; Mod10Modificable:inst1|inst2                                                                                        ; Mod10Modificable:inst1|inst2                                                                                        ; 0        ; 0        ; 0        ; 1        ;
+---------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Feb 10 11:36:11 2023
Info: Command: quartus_sta ProyectoFinal -c ProyectoFinal
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ProyectoFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]
    Info (332105): create_clock -period 1.000 -name Mod10Modificable:inst1|inst2 Mod10Modificable:inst1|inst2
    Info (332105): create_clock -period 1.000 -name Mod10Modificable:inst1|inst Mod10Modificable:inst1|inst
    Info (332105): create_clock -period 1.000 -name Mod10Modificable:inst1|inst1 Mod10Modificable:inst1|inst1
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.565
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.565             -89.310 CLK 
    Info (332119):    -0.164              -0.164 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):     0.091               0.000 Mod10Modificable:inst1|inst1 
    Info (332119):     0.191               0.000 Mod10Modificable:inst1|inst 
    Info (332119):     0.317               0.000 Mod10Modificable:inst1|inst2 
Info (332146): Worst-case hold slack is -1.607
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.607              -3.143 CLK 
    Info (332119):    -0.381              -0.690 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):     0.015               0.000 Mod10Modificable:inst1|inst1 
    Info (332119):     0.043               0.000 Mod10Modificable:inst1|inst 
    Info (332119):     0.384               0.000 Mod10Modificable:inst1|inst2 
Info (332146): Worst-case recovery slack is -2.976
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.976              -2.976 Mod10Modificable:inst1|inst2 
    Info (332119):    -2.878              -2.878 Mod10Modificable:inst1|inst1 
    Info (332119):    -2.683              -2.683 Mod10Modificable:inst1|inst 
    Info (332119):    -1.017              -1.017 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332146): Worst-case removal slack is -1.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.650              -1.650 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):     0.113               0.000 Mod10Modificable:inst1|inst 
    Info (332119):     0.305               0.000 Mod10Modificable:inst1|inst1 
    Info (332119):     0.407               0.000 Mod10Modificable:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.000 CLK 
    Info (332119):    -1.000              -3.000 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):    -1.000              -1.000 Mod10Modificable:inst1|inst 
    Info (332119):    -1.000              -1.000 Mod10Modificable:inst1|inst1 
    Info (332119):    -1.000              -1.000 Mod10Modificable:inst1|inst2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.034
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.034             -75.868 CLK 
    Info (332119):    -0.044              -0.044 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):     0.135               0.000 Mod10Modificable:inst1|inst1 
    Info (332119):     0.217               0.000 Mod10Modificable:inst1|inst 
    Info (332119):     0.398               0.000 Mod10Modificable:inst1|inst2 
Info (332146): Worst-case hold slack is -1.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.485              -3.225 CLK 
    Info (332119):    -0.304              -0.603 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):     0.016               0.000 Mod10Modificable:inst1|inst1 
    Info (332119):     0.054               0.000 Mod10Modificable:inst1|inst 
    Info (332119):     0.341               0.000 Mod10Modificable:inst1|inst2 
Info (332146): Worst-case recovery slack is -2.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.672              -2.672 Mod10Modificable:inst1|inst2 
    Info (332119):    -2.590              -2.590 Mod10Modificable:inst1|inst1 
    Info (332119):    -2.423              -2.423 Mod10Modificable:inst1|inst 
    Info (332119):    -0.926              -0.926 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332146): Worst-case removal slack is -1.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.479              -1.479 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):     0.107               0.000 Mod10Modificable:inst1|inst 
    Info (332119):     0.272               0.000 Mod10Modificable:inst1|inst1 
    Info (332119):     0.357               0.000 Mod10Modificable:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.000 CLK 
    Info (332119):    -1.000              -3.000 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):    -1.000              -1.000 Mod10Modificable:inst1|inst 
    Info (332119):    -1.000              -1.000 Mod10Modificable:inst1|inst1 
    Info (332119):    -1.000              -1.000 Mod10Modificable:inst1|inst2 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.590             -39.182 CLK 
    Info (332119):     0.292               0.000 Mod10Modificable:inst1|inst1 
    Info (332119):     0.304               0.000 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):     0.368               0.000 Mod10Modificable:inst1|inst 
    Info (332119):     0.624               0.000 Mod10Modificable:inst1|inst2 
Info (332146): Worst-case hold slack is -0.996
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.996              -4.261 CLK 
    Info (332119):    -0.290              -0.441 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):    -0.026              -0.026 Mod10Modificable:inst1|inst 
    Info (332119):    -0.015              -0.015 Mod10Modificable:inst1|inst1 
    Info (332119):     0.206               0.000 Mod10Modificable:inst1|inst2 
Info (332146): Worst-case recovery slack is -1.439
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.439              -1.439 Mod10Modificable:inst1|inst2 
    Info (332119):    -1.383              -1.383 Mod10Modificable:inst1|inst1 
    Info (332119):    -1.264              -1.264 Mod10Modificable:inst1|inst 
    Info (332119):    -0.289              -0.289 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332146): Worst-case removal slack is -0.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.984              -0.984 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):     0.048               0.000 Mod10Modificable:inst1|inst 
    Info (332119):     0.165               0.000 Mod10Modificable:inst1|inst1 
    Info (332119):     0.224               0.000 Mod10Modificable:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.443 CLK 
    Info (332119):    -1.000              -3.000 Divisor50MHZ:inst15|lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
    Info (332119):    -1.000              -1.000 Mod10Modificable:inst1|inst 
    Info (332119):    -1.000              -1.000 Mod10Modificable:inst1|inst1 
    Info (332119):    -1.000              -1.000 Mod10Modificable:inst1|inst2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4683 megabytes
    Info: Processing ended: Fri Feb 10 11:36:13 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


