Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_testbench_behav xil_defaultlib.top_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/emanessam26/Desktop/verilog/lab9/lab9.srcs/sources_1/new/top.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.counterModN(x=3,n=7)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_testbench_behav
