library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 8;
    stages: integer := 9
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2909_o : std_logic;
  signal n2910_o : std_logic;
  signal n2911_o : std_logic;
  signal n2912_o : std_logic;
  signal n2913_o : std_logic;
  signal n2914_o : std_logic;
  signal n2915_o : std_logic;
  signal n2916_o : std_logic;
  signal n2917_o : std_logic;
  signal n2918_o : std_logic_vector (2 downto 0);
begin
  o <= n2918_o;
  -- vhdl_source/peres.vhdl:13:17
  n2909_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2910_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2911_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2912_o <= n2910_o xor n2911_o;
  -- vhdl_source/peres.vhdl:15:17
  n2913_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2914_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2915_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2916_o <= n2914_o and n2915_o;
  -- vhdl_source/peres.vhdl:15:21
  n2917_o <= n2913_o xor n2916_o;
  n2918_o <= n2909_o & n2912_o & n2917_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n2456_o : std_logic;
  signal n2457_o : std_logic;
  signal n2458_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n2459 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2462_o : std_logic;
  signal n2463_o : std_logic;
  signal n2464_o : std_logic;
  signal n2465_o : std_logic;
  signal n2466_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n2467 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2470_o : std_logic;
  signal n2471_o : std_logic;
  signal n2472_o : std_logic;
  signal n2473_o : std_logic;
  signal n2474_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n2475 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2478_o : std_logic;
  signal n2479_o : std_logic;
  signal n2480_o : std_logic;
  signal n2481_o : std_logic;
  signal n2482_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n2483 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2486_o : std_logic;
  signal n2487_o : std_logic;
  signal n2488_o : std_logic;
  signal n2489_o : std_logic;
  signal n2490_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n2491 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2494_o : std_logic;
  signal n2495_o : std_logic;
  signal n2496_o : std_logic;
  signal n2497_o : std_logic;
  signal n2498_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n2499 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2502_o : std_logic;
  signal n2503_o : std_logic;
  signal n2504_o : std_logic;
  signal n2505_o : std_logic;
  signal n2506_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n2507 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2510_o : std_logic;
  signal n2511_o : std_logic;
  signal n2512_o : std_logic;
  signal n2513_o : std_logic;
  signal n2514_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n2515 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2518_o : std_logic;
  signal n2519_o : std_logic;
  signal n2520_o : std_logic;
  signal n2521_o : std_logic;
  signal n2522_o : std_logic;
  signal n2523_o : std_logic;
  signal n2524_o : std_logic;
  signal n2525_o : std_logic;
  signal n2526_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n2527 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2530_o : std_logic;
  signal n2531_o : std_logic;
  signal n2532_o : std_logic;
  signal n2533_o : std_logic;
  signal n2534_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n2535 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2538_o : std_logic;
  signal n2539_o : std_logic;
  signal n2540_o : std_logic;
  signal n2541_o : std_logic;
  signal n2542_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n2543 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2546_o : std_logic;
  signal n2547_o : std_logic;
  signal n2548_o : std_logic;
  signal n2549_o : std_logic;
  signal n2550_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n2551 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2554_o : std_logic;
  signal n2555_o : std_logic;
  signal n2556_o : std_logic;
  signal n2557_o : std_logic;
  signal n2558_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n2559 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2562_o : std_logic;
  signal n2563_o : std_logic;
  signal n2564_o : std_logic;
  signal n2565_o : std_logic;
  signal n2566_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n2567 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2570_o : std_logic;
  signal n2571_o : std_logic;
  signal n2572_o : std_logic;
  signal n2573_o : std_logic;
  signal n2574_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n2575 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n2578_o : std_logic;
  signal n2579_o : std_logic;
  signal n2580_o : std_logic_vector (1 downto 0);
  signal n2581_o : std_logic;
  signal n2582_o : std_logic;
  signal n2583_o : std_logic;
  signal n2584_o : std_logic_vector (1 downto 0);
  signal n2585_o : std_logic;
  signal n2586_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n2587 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2590_o : std_logic;
  signal n2591_o : std_logic;
  signal n2592_o : std_logic;
  signal n2593_o : std_logic;
  signal n2594_o : std_logic;
  signal n2595_o : std_logic_vector (1 downto 0);
  signal n2596_o : std_logic;
  signal n2597_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n2598 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2601_o : std_logic;
  signal n2602_o : std_logic;
  signal n2603_o : std_logic;
  signal n2604_o : std_logic;
  signal n2605_o : std_logic;
  signal n2606_o : std_logic_vector (1 downto 0);
  signal n2607_o : std_logic;
  signal n2608_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n2609 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2612_o : std_logic;
  signal n2613_o : std_logic;
  signal n2614_o : std_logic;
  signal n2615_o : std_logic;
  signal n2616_o : std_logic;
  signal n2617_o : std_logic_vector (1 downto 0);
  signal n2618_o : std_logic;
  signal n2619_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n2620 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2623_o : std_logic;
  signal n2624_o : std_logic;
  signal n2625_o : std_logic;
  signal n2626_o : std_logic;
  signal n2627_o : std_logic;
  signal n2628_o : std_logic_vector (1 downto 0);
  signal n2629_o : std_logic;
  signal n2630_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n2631 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2634_o : std_logic;
  signal n2635_o : std_logic;
  signal n2636_o : std_logic;
  signal n2637_o : std_logic;
  signal n2638_o : std_logic;
  signal n2639_o : std_logic_vector (1 downto 0);
  signal n2640_o : std_logic;
  signal n2641_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n2642 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2645_o : std_logic;
  signal n2646_o : std_logic;
  signal n2647_o : std_logic;
  signal n2648_o : std_logic;
  signal n2649_o : std_logic;
  signal n2650_o : std_logic_vector (1 downto 0);
  signal n2651_o : std_logic;
  signal n2652_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n2653 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2656_o : std_logic;
  signal n2657_o : std_logic;
  signal n2658_o : std_logic;
  signal n2659_o : std_logic;
  signal n2660_o : std_logic;
  signal n2661_o : std_logic_vector (1 downto 0);
  signal n2662_o : std_logic;
  signal n2663_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n2664 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n2667_o : std_logic;
  signal n2668_o : std_logic;
  signal n2669_o : std_logic;
  signal n2670_o : std_logic;
  signal n2671_o : std_logic;
  signal n2672_o : std_logic;
  signal n2673_o : std_logic;
  signal n2674_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2675 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2678_o : std_logic;
  signal n2679_o : std_logic;
  signal n2680_o : std_logic;
  signal n2681_o : std_logic;
  signal n2682_o : std_logic_vector (1 downto 0);
  signal n2683_o : std_logic;
  signal n2684_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2685 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2688_o : std_logic;
  signal n2689_o : std_logic;
  signal n2690_o : std_logic;
  signal n2691_o : std_logic;
  signal n2692_o : std_logic;
  signal n2693_o : std_logic_vector (1 downto 0);
  signal n2694_o : std_logic;
  signal n2695_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2696 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2699_o : std_logic;
  signal n2700_o : std_logic;
  signal n2701_o : std_logic;
  signal n2702_o : std_logic;
  signal n2703_o : std_logic;
  signal n2704_o : std_logic_vector (1 downto 0);
  signal n2705_o : std_logic;
  signal n2706_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2707 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2710_o : std_logic;
  signal n2711_o : std_logic;
  signal n2712_o : std_logic;
  signal n2713_o : std_logic;
  signal n2714_o : std_logic;
  signal n2715_o : std_logic_vector (1 downto 0);
  signal n2716_o : std_logic;
  signal n2717_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2718 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2721_o : std_logic;
  signal n2722_o : std_logic;
  signal n2723_o : std_logic;
  signal n2724_o : std_logic;
  signal n2725_o : std_logic;
  signal n2726_o : std_logic_vector (1 downto 0);
  signal n2727_o : std_logic;
  signal n2728_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2729 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2732_o : std_logic;
  signal n2733_o : std_logic;
  signal n2734_o : std_logic;
  signal n2735_o : std_logic;
  signal n2736_o : std_logic;
  signal n2737_o : std_logic_vector (1 downto 0);
  signal n2738_o : std_logic;
  signal n2739_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2740 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2743_o : std_logic;
  signal n2744_o : std_logic;
  signal n2745_o : std_logic;
  signal n2746_o : std_logic;
  signal n2747_o : std_logic;
  signal n2748_o : std_logic_vector (1 downto 0);
  signal n2749_o : std_logic;
  signal n2750_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2751 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2754_o : std_logic;
  signal n2755_o : std_logic;
  signal n2756_o : std_logic;
  signal n2757_o : std_logic;
  signal n2758_o : std_logic;
  signal n2759_o : std_logic_vector (1 downto 0);
  signal n2760_o : std_logic;
  signal n2761_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2762 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2765_o : std_logic;
  signal n2766_o : std_logic;
  signal n2767_o : std_logic;
  signal n2768_o : std_logic;
  signal n2769_o : std_logic_vector (1 downto 0);
  signal n2770_o : std_logic;
  signal n2771_o : std_logic;
  signal n2772_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2773 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2776_o : std_logic;
  signal n2777_o : std_logic;
  signal n2778_o : std_logic;
  signal n2779_o : std_logic;
  signal n2780_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2781 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2784_o : std_logic;
  signal n2785_o : std_logic;
  signal n2786_o : std_logic;
  signal n2787_o : std_logic;
  signal n2788_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2789 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2792_o : std_logic;
  signal n2793_o : std_logic;
  signal n2794_o : std_logic;
  signal n2795_o : std_logic;
  signal n2796_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2797 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2800_o : std_logic;
  signal n2801_o : std_logic;
  signal n2802_o : std_logic;
  signal n2803_o : std_logic;
  signal n2804_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2805 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2808_o : std_logic;
  signal n2809_o : std_logic;
  signal n2810_o : std_logic;
  signal n2811_o : std_logic;
  signal n2812_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2813 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2816_o : std_logic;
  signal n2817_o : std_logic;
  signal n2818_o : std_logic;
  signal n2819_o : std_logic;
  signal n2820_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2821 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2824_o : std_logic;
  signal n2825_o : std_logic;
  signal n2826_o : std_logic;
  signal n2827_o : std_logic;
  signal n2828_o : std_logic;
  signal n2829_o : std_logic;
  signal n2830_o : std_logic;
  signal n2831_o : std_logic;
  signal n2832_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2833 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2836_o : std_logic;
  signal n2837_o : std_logic;
  signal n2838_o : std_logic;
  signal n2839_o : std_logic;
  signal n2840_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2841 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2844_o : std_logic;
  signal n2845_o : std_logic;
  signal n2846_o : std_logic;
  signal n2847_o : std_logic;
  signal n2848_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2849 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2852_o : std_logic;
  signal n2853_o : std_logic;
  signal n2854_o : std_logic;
  signal n2855_o : std_logic;
  signal n2856_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2857 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2860_o : std_logic;
  signal n2861_o : std_logic;
  signal n2862_o : std_logic;
  signal n2863_o : std_logic;
  signal n2864_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2865 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2868_o : std_logic;
  signal n2869_o : std_logic;
  signal n2870_o : std_logic;
  signal n2871_o : std_logic;
  signal n2872_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2873 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2876_o : std_logic;
  signal n2877_o : std_logic;
  signal n2878_o : std_logic;
  signal n2879_o : std_logic;
  signal n2880_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2881 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2884_o : std_logic;
  signal n2885_o : std_logic;
  signal n2886_o : std_logic;
  signal n2887_o : std_logic;
  signal n2888_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2889 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2892_o : std_logic;
  signal n2893_o : std_logic;
  signal n2894_o : std_logic_vector (8 downto 0);
  signal n2895_o : std_logic_vector (8 downto 0);
  signal n2896_o : std_logic_vector (8 downto 0);
  signal n2897_o : std_logic_vector (8 downto 0);
  signal n2898_o : std_logic_vector (8 downto 0);
  signal n2899_o : std_logic_vector (8 downto 0);
  signal n2900_o : std_logic_vector (8 downto 0);
  signal n2901_o : std_logic_vector (8 downto 0);
  signal n2902_o : std_logic_vector (8 downto 0);
  signal n2903_o : std_logic_vector (8 downto 0);
  signal n2904_o : std_logic_vector (8 downto 0);
  signal n2905_o : std_logic_vector (8 downto 0);
  signal n2906_o : std_logic_vector (8 downto 0);
  signal n2907_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2894_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2895_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2896_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2897_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2898_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2899_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2900_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2901_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2902_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2903_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2904_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2905_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2906_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2907_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n2456_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2457_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2458_o <= n2456_o & n2457_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n2459 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n2458_o,
    o => gen1_n1_cnot1_j_o);
  n2462_o <= gen1_n1_cnot1_j_n2459 (1);
  n2463_o <= gen1_n1_cnot1_j_n2459 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2464_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2465_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2466_o <= n2464_o & n2465_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n2467 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n2466_o,
    o => gen1_n2_cnot1_j_o);
  n2470_o <= gen1_n2_cnot1_j_n2467 (1);
  n2471_o <= gen1_n2_cnot1_j_n2467 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2472_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2473_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2474_o <= n2472_o & n2473_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n2475 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n2474_o,
    o => gen1_n3_cnot1_j_o);
  n2478_o <= gen1_n3_cnot1_j_n2475 (1);
  n2479_o <= gen1_n3_cnot1_j_n2475 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2480_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2481_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2482_o <= n2480_o & n2481_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n2483 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n2482_o,
    o => gen1_n4_cnot1_j_o);
  n2486_o <= gen1_n4_cnot1_j_n2483 (1);
  n2487_o <= gen1_n4_cnot1_j_n2483 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2488_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2489_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2490_o <= n2488_o & n2489_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n2491 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n2490_o,
    o => gen1_n5_cnot1_j_o);
  n2494_o <= gen1_n5_cnot1_j_n2491 (1);
  n2495_o <= gen1_n5_cnot1_j_n2491 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2496_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2497_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2498_o <= n2496_o & n2497_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n2499 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n2498_o,
    o => gen1_n6_cnot1_j_o);
  n2502_o <= gen1_n6_cnot1_j_n2499 (1);
  n2503_o <= gen1_n6_cnot1_j_n2499 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2504_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2505_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2506_o <= n2504_o & n2505_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n2507 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n2506_o,
    o => gen1_n7_cnot1_j_o);
  n2510_o <= gen1_n7_cnot1_j_n2507 (1);
  n2511_o <= gen1_n7_cnot1_j_n2507 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n2512_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n2513_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n2514_o <= n2512_o & n2513_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n2515 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n2514_o,
    o => gen1_n8_cnot1_j_o);
  n2518_o <= gen1_n8_cnot1_j_n2515 (1);
  n2519_o <= gen1_n8_cnot1_j_n2515 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n2520_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n2521_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n2522_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n2523_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2524_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2525_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2526_o <= n2524_o & n2525_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n2527 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n2526_o,
    o => gen2_n8_cnot2_j_o);
  n2530_o <= gen2_n8_cnot2_j_n2527 (1);
  n2531_o <= gen2_n8_cnot2_j_n2527 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2532_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2533_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2534_o <= n2532_o & n2533_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n2535 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n2534_o,
    o => gen2_n7_cnot2_j_o);
  n2538_o <= gen2_n7_cnot2_j_n2535 (1);
  n2539_o <= gen2_n7_cnot2_j_n2535 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2540_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2541_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2542_o <= n2540_o & n2541_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n2543 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n2542_o,
    o => gen2_n6_cnot2_j_o);
  n2546_o <= gen2_n6_cnot2_j_n2543 (1);
  n2547_o <= gen2_n6_cnot2_j_n2543 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2548_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2549_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2550_o <= n2548_o & n2549_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n2551 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n2550_o,
    o => gen2_n5_cnot2_j_o);
  n2554_o <= gen2_n5_cnot2_j_n2551 (1);
  n2555_o <= gen2_n5_cnot2_j_n2551 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2556_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2557_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2558_o <= n2556_o & n2557_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n2559 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n2558_o,
    o => gen2_n4_cnot2_j_o);
  n2562_o <= gen2_n4_cnot2_j_n2559 (1);
  n2563_o <= gen2_n4_cnot2_j_n2559 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2564_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2565_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2566_o <= n2564_o & n2565_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n2567 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n2566_o,
    o => gen2_n3_cnot2_j_o);
  n2570_o <= gen2_n3_cnot2_j_n2567 (1);
  n2571_o <= gen2_n3_cnot2_j_n2567 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n2572_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n2573_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n2574_o <= n2572_o & n2573_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n2575 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n2574_o,
    o => gen2_n2_cnot2_j_o);
  n2578_o <= gen2_n2_cnot2_j_n2575 (1);
  n2579_o <= gen2_n2_cnot2_j_n2575 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n2580_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n2581_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2582_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2583_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2584_o <= n2582_o & n2583_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2585_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2586_o <= n2584_o & n2585_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n2587 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n2586_o,
    o => gen3_n1_ccnot3_j_o);
  n2590_o <= gen3_n1_ccnot3_j_n2587 (2);
  n2591_o <= gen3_n1_ccnot3_j_n2587 (1);
  n2592_o <= gen3_n1_ccnot3_j_n2587 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2593_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2594_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2595_o <= n2593_o & n2594_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2596_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2597_o <= n2595_o & n2596_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n2598 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n2597_o,
    o => gen3_n2_ccnot3_j_o);
  n2601_o <= gen3_n2_ccnot3_j_n2598 (2);
  n2602_o <= gen3_n2_ccnot3_j_n2598 (1);
  n2603_o <= gen3_n2_ccnot3_j_n2598 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2604_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2605_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2606_o <= n2604_o & n2605_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2607_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2608_o <= n2606_o & n2607_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n2609 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n2608_o,
    o => gen3_n3_ccnot3_j_o);
  n2612_o <= gen3_n3_ccnot3_j_n2609 (2);
  n2613_o <= gen3_n3_ccnot3_j_n2609 (1);
  n2614_o <= gen3_n3_ccnot3_j_n2609 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2615_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2616_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2617_o <= n2615_o & n2616_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2618_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2619_o <= n2617_o & n2618_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n2620 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n2619_o,
    o => gen3_n4_ccnot3_j_o);
  n2623_o <= gen3_n4_ccnot3_j_n2620 (2);
  n2624_o <= gen3_n4_ccnot3_j_n2620 (1);
  n2625_o <= gen3_n4_ccnot3_j_n2620 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2626_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2627_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2628_o <= n2626_o & n2627_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2629_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2630_o <= n2628_o & n2629_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n2631 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n2630_o,
    o => gen3_n5_ccnot3_j_o);
  n2634_o <= gen3_n5_ccnot3_j_n2631 (2);
  n2635_o <= gen3_n5_ccnot3_j_n2631 (1);
  n2636_o <= gen3_n5_ccnot3_j_n2631 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2637_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2638_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2639_o <= n2637_o & n2638_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2640_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2641_o <= n2639_o & n2640_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n2642 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n2641_o,
    o => gen3_n6_ccnot3_j_o);
  n2645_o <= gen3_n6_ccnot3_j_n2642 (2);
  n2646_o <= gen3_n6_ccnot3_j_n2642 (1);
  n2647_o <= gen3_n6_ccnot3_j_n2642 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2648_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2649_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2650_o <= n2648_o & n2649_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2651_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2652_o <= n2650_o & n2651_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n2653 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n2652_o,
    o => gen3_n7_ccnot3_j_o);
  n2656_o <= gen3_n7_ccnot3_j_n2653 (2);
  n2657_o <= gen3_n7_ccnot3_j_n2653 (1);
  n2658_o <= gen3_n7_ccnot3_j_n2653 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n2659_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n2660_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n2661_o <= n2659_o & n2660_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n2662_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n2663_o <= n2661_o & n2662_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n2664 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n2663_o,
    o => gen3_n8_ccnot3_j_o);
  n2667_o <= gen3_n8_ccnot3_j_n2664 (2);
  n2668_o <= gen3_n8_ccnot3_j_n2664 (1);
  n2669_o <= gen3_n8_ccnot3_j_n2664 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n2670_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2671_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2672_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2673_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2674_o <= n2672_o & n2673_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2675 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2674_o,
    o => cnot_4_o);
  n2678_o <= cnot_4_n2675 (1);
  n2679_o <= cnot_4_n2675 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2680_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2681_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2682_o <= n2680_o & n2681_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2683_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2684_o <= n2682_o & n2683_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2685 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2684_o,
    o => gen4_n7_peres4_j_o);
  n2688_o <= gen4_n7_peres4_j_n2685 (2);
  n2689_o <= gen4_n7_peres4_j_n2685 (1);
  n2690_o <= gen4_n7_peres4_j_n2685 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2691_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2692_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2693_o <= n2691_o & n2692_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2694_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2695_o <= n2693_o & n2694_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2696 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2695_o,
    o => gen4_n6_peres4_j_o);
  n2699_o <= gen4_n6_peres4_j_n2696 (2);
  n2700_o <= gen4_n6_peres4_j_n2696 (1);
  n2701_o <= gen4_n6_peres4_j_n2696 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2702_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2703_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2704_o <= n2702_o & n2703_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2705_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2706_o <= n2704_o & n2705_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2707 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2706_o,
    o => gen4_n5_peres4_j_o);
  n2710_o <= gen4_n5_peres4_j_n2707 (2);
  n2711_o <= gen4_n5_peres4_j_n2707 (1);
  n2712_o <= gen4_n5_peres4_j_n2707 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2713_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2714_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2715_o <= n2713_o & n2714_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2716_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2717_o <= n2715_o & n2716_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2718 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2717_o,
    o => gen4_n4_peres4_j_o);
  n2721_o <= gen4_n4_peres4_j_n2718 (2);
  n2722_o <= gen4_n4_peres4_j_n2718 (1);
  n2723_o <= gen4_n4_peres4_j_n2718 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2724_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2725_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2726_o <= n2724_o & n2725_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2727_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2728_o <= n2726_o & n2727_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2729 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2728_o,
    o => gen4_n3_peres4_j_o);
  n2732_o <= gen4_n3_peres4_j_n2729 (2);
  n2733_o <= gen4_n3_peres4_j_n2729 (1);
  n2734_o <= gen4_n3_peres4_j_n2729 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2735_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2736_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2737_o <= n2735_o & n2736_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2738_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2739_o <= n2737_o & n2738_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2740 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2739_o,
    o => gen4_n2_peres4_j_o);
  n2743_o <= gen4_n2_peres4_j_n2740 (2);
  n2744_o <= gen4_n2_peres4_j_n2740 (1);
  n2745_o <= gen4_n2_peres4_j_n2740 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2746_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2747_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2748_o <= n2746_o & n2747_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2749_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2750_o <= n2748_o & n2749_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2751 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2750_o,
    o => gen4_n1_peres4_j_o);
  n2754_o <= gen4_n1_peres4_j_n2751 (2);
  n2755_o <= gen4_n1_peres4_j_n2751 (1);
  n2756_o <= gen4_n1_peres4_j_n2751 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2757_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2758_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2759_o <= n2757_o & n2758_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2760_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2761_o <= n2759_o & n2760_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2762 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2761_o,
    o => gen4_n0_peres4_j_o);
  n2765_o <= gen4_n0_peres4_j_n2762 (2);
  n2766_o <= gen4_n0_peres4_j_n2762 (1);
  n2767_o <= gen4_n0_peres4_j_n2762 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2768_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2769_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2770_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2771_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2772_o <= n2770_o & n2771_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2773 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2772_o,
    o => gen5_n1_cnot5_j_o);
  n2776_o <= gen5_n1_cnot5_j_n2773 (1);
  n2777_o <= gen5_n1_cnot5_j_n2773 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2778_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2779_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2780_o <= n2778_o & n2779_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2781 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2780_o,
    o => gen5_n2_cnot5_j_o);
  n2784_o <= gen5_n2_cnot5_j_n2781 (1);
  n2785_o <= gen5_n2_cnot5_j_n2781 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2786_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2787_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2788_o <= n2786_o & n2787_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2789 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2788_o,
    o => gen5_n3_cnot5_j_o);
  n2792_o <= gen5_n3_cnot5_j_n2789 (1);
  n2793_o <= gen5_n3_cnot5_j_n2789 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2794_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2795_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2796_o <= n2794_o & n2795_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2797 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2796_o,
    o => gen5_n4_cnot5_j_o);
  n2800_o <= gen5_n4_cnot5_j_n2797 (1);
  n2801_o <= gen5_n4_cnot5_j_n2797 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2802_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2803_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2804_o <= n2802_o & n2803_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2805 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2804_o,
    o => gen5_n5_cnot5_j_o);
  n2808_o <= gen5_n5_cnot5_j_n2805 (1);
  n2809_o <= gen5_n5_cnot5_j_n2805 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2810_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2811_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2812_o <= n2810_o & n2811_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2813 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2812_o,
    o => gen5_n6_cnot5_j_o);
  n2816_o <= gen5_n6_cnot5_j_n2813 (1);
  n2817_o <= gen5_n6_cnot5_j_n2813 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2818_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2819_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2820_o <= n2818_o & n2819_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2821 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2820_o,
    o => gen5_n7_cnot5_j_o);
  n2824_o <= gen5_n7_cnot5_j_n2821 (1);
  n2825_o <= gen5_n7_cnot5_j_n2821 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2826_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2827_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2828_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2829_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2830_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2831_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2832_o <= n2830_o & n2831_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2833 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2832_o,
    o => gen6_n1_cnot1_j_o);
  n2836_o <= gen6_n1_cnot1_j_n2833 (1);
  n2837_o <= gen6_n1_cnot1_j_n2833 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2838_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2839_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2840_o <= n2838_o & n2839_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2841 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2840_o,
    o => gen6_n2_cnot1_j_o);
  n2844_o <= gen6_n2_cnot1_j_n2841 (1);
  n2845_o <= gen6_n2_cnot1_j_n2841 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2846_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2847_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2848_o <= n2846_o & n2847_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2849 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2848_o,
    o => gen6_n3_cnot1_j_o);
  n2852_o <= gen6_n3_cnot1_j_n2849 (1);
  n2853_o <= gen6_n3_cnot1_j_n2849 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2854_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2855_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2856_o <= n2854_o & n2855_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2857 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2856_o,
    o => gen6_n4_cnot1_j_o);
  n2860_o <= gen6_n4_cnot1_j_n2857 (1);
  n2861_o <= gen6_n4_cnot1_j_n2857 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2862_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2863_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2864_o <= n2862_o & n2863_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2865 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2864_o,
    o => gen6_n5_cnot1_j_o);
  n2868_o <= gen6_n5_cnot1_j_n2865 (1);
  n2869_o <= gen6_n5_cnot1_j_n2865 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2870_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2871_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2872_o <= n2870_o & n2871_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2873 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2872_o,
    o => gen6_n6_cnot1_j_o);
  n2876_o <= gen6_n6_cnot1_j_n2873 (1);
  n2877_o <= gen6_n6_cnot1_j_n2873 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2878_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2879_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2880_o <= n2878_o & n2879_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2881 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2880_o,
    o => gen6_n7_cnot1_j_o);
  n2884_o <= gen6_n7_cnot1_j_n2881 (1);
  n2885_o <= gen6_n7_cnot1_j_n2881 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2886_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2887_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2888_o <= n2886_o & n2887_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2889 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2888_o,
    o => gen6_n8_cnot1_j_o);
  n2892_o <= gen6_n8_cnot1_j_n2889 (1);
  n2893_o <= gen6_n8_cnot1_j_n2889 (0);
  n2894_o <= n2518_o & n2510_o & n2502_o & n2494_o & n2486_o & n2478_o & n2470_o & n2462_o & n2520_o;
  n2895_o <= n2519_o & n2511_o & n2503_o & n2495_o & n2487_o & n2479_o & n2471_o & n2463_o & n2521_o;
  n2896_o <= n2523_o & n2530_o & n2538_o & n2546_o & n2554_o & n2562_o & n2570_o & n2578_o & n2522_o;
  n2897_o <= n2531_o & n2539_o & n2547_o & n2555_o & n2563_o & n2571_o & n2579_o & n2580_o;
  n2898_o <= n2669_o & n2658_o & n2647_o & n2636_o & n2625_o & n2614_o & n2603_o & n2592_o & n2581_o;
  n2899_o <= n2670_o & n2668_o & n2657_o & n2646_o & n2635_o & n2624_o & n2613_o & n2602_o & n2591_o;
  n2900_o <= n2671_o & n2667_o & n2656_o & n2645_o & n2634_o & n2623_o & n2612_o & n2601_o & n2590_o;
  n2901_o <= n2678_o & n2688_o & n2699_o & n2710_o & n2721_o & n2732_o & n2743_o & n2754_o & n2765_o;
  n2902_o <= n2690_o & n2701_o & n2712_o & n2723_o & n2734_o & n2745_o & n2756_o & n2767_o & n2768_o;
  n2903_o <= n2679_o & n2689_o & n2700_o & n2711_o & n2722_o & n2733_o & n2744_o & n2755_o & n2766_o;
  n2904_o <= n2825_o & n2817_o & n2809_o & n2801_o & n2793_o & n2785_o & n2777_o & n2769_o;
  n2905_o <= n2827_o & n2824_o & n2816_o & n2808_o & n2800_o & n2792_o & n2784_o & n2776_o & n2826_o;
  n2906_o <= n2892_o & n2884_o & n2876_o & n2868_o & n2860_o & n2852_o & n2844_o & n2836_o & n2828_o;
  n2907_o <= n2893_o & n2885_o & n2877_o & n2869_o & n2861_o & n2853_o & n2845_o & n2837_o & n2829_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n2447_o : std_logic_vector (1 downto 0);
  signal n2448_o : std_logic;
  signal n2449_o : std_logic;
  signal n2450_o : std_logic;
  signal n2451_o : std_logic;
  signal n2452_o : std_logic;
  signal n2453_o : std_logic_vector (2 downto 0);
begin
  o <= n2453_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n2447_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n2448_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n2449_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n2450_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n2451_o <= n2449_o and n2450_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n2452_o <= n2448_o xor n2451_o;
  -- vhdl_source/cnot_reg.vhdl:14:16
  n2453_o <= n2447_o & n2452_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_8 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_8;

architecture rtl of angle_lookup_7_8 is
  signal n2438_o : std_logic;
  signal n2439_o : std_logic;
  signal n2440_o : std_logic;
  signal n2441_o : std_logic;
  signal n2442_o : std_logic;
  signal n2443_o : std_logic;
  signal n2444_o : std_logic;
  signal n2445_o : std_logic_vector (6 downto 0);
begin
  o <= n2445_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2438_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2439_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2440_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2441_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2442_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2443_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2444_o <= i (0);
  n2445_o <= n2438_o & n2439_o & n2440_o & n2441_o & n2442_o & n2443_o & n2444_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_8 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (7 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (7 downto 0));
end entity cnot_reg_8;

architecture rtl of cnot_reg_8 is
  signal ctrl_prop : std_logic_vector (8 downto 0);
  signal n2370_o : std_logic;
  signal n2371_o : std_logic;
  signal n2372_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2373 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2376_o : std_logic;
  signal n2377_o : std_logic;
  signal n2378_o : std_logic;
  signal n2379_o : std_logic;
  signal n2380_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2381 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2384_o : std_logic;
  signal n2385_o : std_logic;
  signal n2386_o : std_logic;
  signal n2387_o : std_logic;
  signal n2388_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2389 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2392_o : std_logic;
  signal n2393_o : std_logic;
  signal n2394_o : std_logic;
  signal n2395_o : std_logic;
  signal n2396_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2397 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2400_o : std_logic;
  signal n2401_o : std_logic;
  signal n2402_o : std_logic;
  signal n2403_o : std_logic;
  signal n2404_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2405 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2408_o : std_logic;
  signal n2409_o : std_logic;
  signal n2410_o : std_logic;
  signal n2411_o : std_logic;
  signal n2412_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2413 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2416_o : std_logic;
  signal n2417_o : std_logic;
  signal n2418_o : std_logic;
  signal n2419_o : std_logic;
  signal n2420_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2421 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2424_o : std_logic;
  signal n2425_o : std_logic;
  signal n2426_o : std_logic;
  signal n2427_o : std_logic;
  signal n2428_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n2429 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n2432_o : std_logic;
  signal n2433_o : std_logic;
  signal n2434_o : std_logic;
  signal n2435_o : std_logic_vector (7 downto 0);
  signal n2436_o : std_logic_vector (8 downto 0);
begin
  ctrl_out <= n2434_o;
  o <= n2435_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2436_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2370_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2371_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2372_o <= n2370_o & n2371_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2373 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2372_o,
    o => gen1_n0_cnot0_o);
  n2376_o <= gen1_n0_cnot0_n2373 (1);
  n2377_o <= gen1_n0_cnot0_n2373 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2378_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2379_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2380_o <= n2378_o & n2379_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2381 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2380_o,
    o => gen1_n1_cnot0_o);
  n2384_o <= gen1_n1_cnot0_n2381 (1);
  n2385_o <= gen1_n1_cnot0_n2381 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2386_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2387_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2388_o <= n2386_o & n2387_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2389 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2388_o,
    o => gen1_n2_cnot0_o);
  n2392_o <= gen1_n2_cnot0_n2389 (1);
  n2393_o <= gen1_n2_cnot0_n2389 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2394_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2395_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2396_o <= n2394_o & n2395_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2397 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2396_o,
    o => gen1_n3_cnot0_o);
  n2400_o <= gen1_n3_cnot0_n2397 (1);
  n2401_o <= gen1_n3_cnot0_n2397 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2402_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2403_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2404_o <= n2402_o & n2403_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2405 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2404_o,
    o => gen1_n4_cnot0_o);
  n2408_o <= gen1_n4_cnot0_n2405 (1);
  n2409_o <= gen1_n4_cnot0_n2405 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2410_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2411_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2412_o <= n2410_o & n2411_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2413 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2412_o,
    o => gen1_n5_cnot0_o);
  n2416_o <= gen1_n5_cnot0_n2413 (1);
  n2417_o <= gen1_n5_cnot0_n2413 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2418_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2419_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2420_o <= n2418_o & n2419_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2421 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2420_o,
    o => gen1_n6_cnot0_o);
  n2424_o <= gen1_n6_cnot0_n2421 (1);
  n2425_o <= gen1_n6_cnot0_n2421 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2426_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2427_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2428_o <= n2426_o & n2427_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n2429 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n2428_o,
    o => gen1_n7_cnot0_o);
  n2432_o <= gen1_n7_cnot0_n2429 (1);
  n2433_o <= gen1_n7_cnot0_n2429 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2434_o <= ctrl_prop (8);
  n2435_o <= n2433_o & n2425_o & n2417_o & n2409_o & n2401_o & n2393_o & n2385_o & n2377_o;
  n2436_o <= n2432_o & n2424_o & n2416_o & n2408_o & n2400_o & n2392_o & n2384_o & n2376_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_7 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_7;

architecture rtl of angle_lookup_7_7 is
  signal n2360_o : std_logic;
  signal n2361_o : std_logic;
  signal n2362_o : std_logic;
  signal n2363_o : std_logic;
  signal n2364_o : std_logic;
  signal n2365_o : std_logic;
  signal n2366_o : std_logic;
  signal n2367_o : std_logic_vector (6 downto 0);
begin
  o <= n2367_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2360_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2361_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2362_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2363_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2364_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2365_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2366_o <= i (0);
  n2367_o <= n2360_o & n2361_o & n2362_o & n2363_o & n2364_o & n2365_o & n2366_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_6 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_6;

architecture rtl of angle_lookup_7_6 is
  signal n2351_o : std_logic;
  signal n2352_o : std_logic;
  signal n2353_o : std_logic;
  signal n2354_o : std_logic;
  signal n2355_o : std_logic;
  signal n2356_o : std_logic;
  signal n2357_o : std_logic;
  signal n2358_o : std_logic_vector (6 downto 0);
begin
  o <= n2358_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2351_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2352_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2353_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2354_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2355_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2356_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2357_o <= i (0);
  n2358_o <= n2351_o & n2352_o & n2353_o & n2354_o & n2355_o & n2356_o & n2357_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_5 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_5;

architecture rtl of angle_lookup_7_5 is
  signal n2341_o : std_logic;
  signal n2342_o : std_logic;
  signal n2343_o : std_logic;
  signal n2344_o : std_logic;
  signal n2345_o : std_logic;
  signal n2346_o : std_logic;
  signal n2347_o : std_logic;
  signal n2348_o : std_logic;
  signal n2349_o : std_logic_vector (6 downto 0);
begin
  o <= n2349_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2341_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2342_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2343_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2344_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2345_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2346_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2347_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2348_o <= not n2347_o;
  -- vhdl_source/cnot_reg.vhdl:15:16
  n2349_o <= n2341_o & n2342_o & n2343_o & n2344_o & n2345_o & n2346_o & n2348_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_5 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (4 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (4 downto 0));
end entity cnot_reg_5;

architecture rtl of cnot_reg_5 is
  signal ctrl_prop : std_logic_vector (5 downto 0);
  signal n2297_o : std_logic;
  signal n2298_o : std_logic;
  signal n2299_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2300 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2303_o : std_logic;
  signal n2304_o : std_logic;
  signal n2305_o : std_logic;
  signal n2306_o : std_logic;
  signal n2307_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2308 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2311_o : std_logic;
  signal n2312_o : std_logic;
  signal n2313_o : std_logic;
  signal n2314_o : std_logic;
  signal n2315_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2316 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2319_o : std_logic;
  signal n2320_o : std_logic;
  signal n2321_o : std_logic;
  signal n2322_o : std_logic;
  signal n2323_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2324 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2327_o : std_logic;
  signal n2328_o : std_logic;
  signal n2329_o : std_logic;
  signal n2330_o : std_logic;
  signal n2331_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2332 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2335_o : std_logic;
  signal n2336_o : std_logic;
  signal n2337_o : std_logic;
  signal n2338_o : std_logic_vector (4 downto 0);
  signal n2339_o : std_logic_vector (5 downto 0);
begin
  ctrl_out <= n2337_o;
  o <= n2338_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2339_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2297_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2298_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2299_o <= n2297_o & n2298_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2300 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2299_o,
    o => gen1_n0_cnot0_o);
  n2303_o <= gen1_n0_cnot0_n2300 (1);
  n2304_o <= gen1_n0_cnot0_n2300 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2305_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2306_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2307_o <= n2305_o & n2306_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2308 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2307_o,
    o => gen1_n1_cnot0_o);
  n2311_o <= gen1_n1_cnot0_n2308 (1);
  n2312_o <= gen1_n1_cnot0_n2308 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2313_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2314_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2315_o <= n2313_o & n2314_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2316 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2315_o,
    o => gen1_n2_cnot0_o);
  n2319_o <= gen1_n2_cnot0_n2316 (1);
  n2320_o <= gen1_n2_cnot0_n2316 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2321_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2322_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2323_o <= n2321_o & n2322_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2324 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2323_o,
    o => gen1_n3_cnot0_o);
  n2327_o <= gen1_n3_cnot0_n2324 (1);
  n2328_o <= gen1_n3_cnot0_n2324 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2329_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2330_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2331_o <= n2329_o & n2330_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2332 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2331_o,
    o => gen1_n4_cnot0_o);
  n2335_o <= gen1_n4_cnot0_n2332 (1);
  n2336_o <= gen1_n4_cnot0_n2332 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2337_o <= ctrl_prop (5);
  n2338_o <= n2336_o & n2328_o & n2320_o & n2312_o & n2304_o;
  n2339_o <= n2335_o & n2327_o & n2319_o & n2311_o & n2303_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_4 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_4;

architecture rtl of angle_lookup_7_4 is
  signal n2286_o : std_logic;
  signal n2287_o : std_logic;
  signal n2288_o : std_logic;
  signal n2289_o : std_logic;
  signal n2290_o : std_logic;
  signal n2291_o : std_logic;
  signal n2292_o : std_logic;
  signal n2293_o : std_logic;
  signal n2294_o : std_logic_vector (6 downto 0);
begin
  o <= n2294_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2286_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2287_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2288_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2289_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2290_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2291_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2292_o <= not n2291_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2293_o <= i (0);
  n2294_o <= n2286_o & n2287_o & n2288_o & n2289_o & n2290_o & n2292_o & n2293_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n2250_o : std_logic;
  signal n2251_o : std_logic;
  signal n2252_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2253 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2256_o : std_logic;
  signal n2257_o : std_logic;
  signal n2258_o : std_logic;
  signal n2259_o : std_logic;
  signal n2260_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2261 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2264_o : std_logic;
  signal n2265_o : std_logic;
  signal n2266_o : std_logic;
  signal n2267_o : std_logic;
  signal n2268_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2269 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2272_o : std_logic;
  signal n2273_o : std_logic;
  signal n2274_o : std_logic;
  signal n2275_o : std_logic;
  signal n2276_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2277 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2280_o : std_logic;
  signal n2281_o : std_logic;
  signal n2282_o : std_logic;
  signal n2283_o : std_logic_vector (3 downto 0);
  signal n2284_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n2282_o;
  o <= n2283_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2284_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2250_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2251_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2252_o <= n2250_o & n2251_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2253 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2252_o,
    o => gen1_n0_cnot0_o);
  n2256_o <= gen1_n0_cnot0_n2253 (1);
  n2257_o <= gen1_n0_cnot0_n2253 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2258_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2259_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2260_o <= n2258_o & n2259_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2261 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2260_o,
    o => gen1_n1_cnot0_o);
  n2264_o <= gen1_n1_cnot0_n2261 (1);
  n2265_o <= gen1_n1_cnot0_n2261 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2266_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2267_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2268_o <= n2266_o & n2267_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2269 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2268_o,
    o => gen1_n2_cnot0_o);
  n2272_o <= gen1_n2_cnot0_n2269 (1);
  n2273_o <= gen1_n2_cnot0_n2269 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2274_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2275_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2276_o <= n2274_o & n2275_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2277 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2276_o,
    o => gen1_n3_cnot0_o);
  n2280_o <= gen1_n3_cnot0_n2277 (1);
  n2281_o <= gen1_n3_cnot0_n2277 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2282_o <= ctrl_prop (4);
  n2283_o <= n2281_o & n2273_o & n2265_o & n2257_o;
  n2284_o <= n2280_o & n2272_o & n2264_o & n2256_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_3 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_3;

architecture rtl of angle_lookup_7_3 is
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic_vector (6 downto 0);
begin
  o <= n2247_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2238_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2239_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2240_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2241_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2242_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2243_o <= not n2242_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2244_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2245_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2246_o <= not n2245_o;
  n2247_o <= n2238_o & n2239_o & n2240_o & n2241_o & n2243_o & n2244_o & n2246_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n2210_o : std_logic;
  signal n2211_o : std_logic;
  signal n2212_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2213 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2216_o : std_logic;
  signal n2217_o : std_logic;
  signal n2218_o : std_logic;
  signal n2219_o : std_logic;
  signal n2220_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2221 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2224_o : std_logic;
  signal n2225_o : std_logic;
  signal n2226_o : std_logic;
  signal n2227_o : std_logic;
  signal n2228_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2229 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2232_o : std_logic;
  signal n2233_o : std_logic;
  signal n2234_o : std_logic;
  signal n2235_o : std_logic_vector (2 downto 0);
  signal n2236_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n2234_o;
  o <= n2235_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2236_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2210_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2211_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2212_o <= n2210_o & n2211_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2213 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2212_o,
    o => gen1_n0_cnot0_o);
  n2216_o <= gen1_n0_cnot0_n2213 (1);
  n2217_o <= gen1_n0_cnot0_n2213 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2218_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2219_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2220_o <= n2218_o & n2219_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2221 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2220_o,
    o => gen1_n1_cnot0_o);
  n2224_o <= gen1_n1_cnot0_n2221 (1);
  n2225_o <= gen1_n1_cnot0_n2221 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2226_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2227_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2228_o <= n2226_o & n2227_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2229 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2228_o,
    o => gen1_n2_cnot0_o);
  n2232_o <= gen1_n2_cnot0_n2229 (1);
  n2233_o <= gen1_n2_cnot0_n2229 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2234_o <= ctrl_prop (3);
  n2235_o <= n2233_o & n2225_o & n2217_o;
  n2236_o <= n2232_o & n2224_o & n2216_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_2 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_2;

architecture rtl of angle_lookup_7_2 is
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic;
  signal n2202_o : std_logic;
  signal n2203_o : std_logic;
  signal n2204_o : std_logic;
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic_vector (6 downto 0);
begin
  o <= n2207_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2198_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2199_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2200_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2201_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2202_o <= not n2201_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2203_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2204_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2205_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2206_o <= not n2205_o;
  n2207_o <= n2198_o & n2199_o & n2200_o & n2202_o & n2203_o & n2204_o & n2206_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n2178_o : std_logic;
  signal n2179_o : std_logic;
  signal n2180_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2181 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2184_o : std_logic;
  signal n2185_o : std_logic;
  signal n2186_o : std_logic;
  signal n2187_o : std_logic;
  signal n2188_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2189 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2192_o : std_logic;
  signal n2193_o : std_logic;
  signal n2194_o : std_logic;
  signal n2195_o : std_logic_vector (1 downto 0);
  signal n2196_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n2194_o;
  o <= n2195_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2196_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2178_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2179_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2180_o <= n2178_o & n2179_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2181 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2180_o,
    o => gen1_n0_cnot0_o);
  n2184_o <= gen1_n0_cnot0_n2181 (1);
  n2185_o <= gen1_n0_cnot0_n2181 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2186_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2187_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2188_o <= n2186_o & n2187_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2189 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2188_o,
    o => gen1_n1_cnot0_o);
  n2192_o <= gen1_n1_cnot0_n2189 (1);
  n2193_o <= gen1_n1_cnot0_n2189 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2194_o <= ctrl_prop (2);
  n2195_o <= n2193_o & n2185_o;
  n2196_o <= n2192_o & n2184_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_1 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_1;

architecture rtl of angle_lookup_7_1 is
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic;
  signal n2170_o : std_logic;
  signal n2171_o : std_logic;
  signal n2172_o : std_logic;
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic_vector (6 downto 0);
begin
  o <= n2175_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2166_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2167_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2168_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2169_o <= not n2168_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2170_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2171_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2172_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2173_o <= not n2172_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2174_o <= i (0);
  n2175_o <= n2166_o & n2167_o & n2169_o & n2170_o & n2171_o & n2173_o & n2174_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n2156_o : std_logic;
  signal n2157_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2158 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2161_o : std_logic;
  signal n2162_o : std_logic;
  signal n2163_o : std_logic;
  signal n2164_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n2163_o;
  o <= n2162_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2164_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2156_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2157_o <= n2156_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2158 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2157_o,
    o => gen1_n0_cnot0_o);
  n2161_o <= gen1_n0_cnot0_n2158 (1);
  n2162_o <= gen1_n0_cnot0_n2158 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2163_o <= ctrl_prop (1);
  n2164_o <= n2161_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_0 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_0;

architecture rtl of angle_lookup_7_0 is
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic;
  signal n2150_o : std_logic;
  signal n2151_o : std_logic;
  signal n2152_o : std_logic;
  signal n2153_o : std_logic_vector (6 downto 0);
begin
  o <= n2153_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2145_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n2146_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n2147_o <= not n2146_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2148_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2149_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2150_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2151_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n2152_o <= i (0);
  n2153_o <= n2145_o & n2147_o & n2148_o & n2149_o & n2150_o & n2151_o & n2152_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n2088 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n2091_o : std_logic;
  signal n2092_o : std_logic;
  signal n2093_o : std_logic;
  signal n2094_o : std_logic;
  signal n2095_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n2096 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic;
  signal n2102_o : std_logic;
  signal n2103_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n2104 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic;
  signal n2110_o : std_logic;
  signal n2111_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n2112 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic;
  signal n2118_o : std_logic;
  signal n2119_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n2120 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic;
  signal n2126_o : std_logic;
  signal n2127_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n2128 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic;
  signal n2134_o : std_logic;
  signal n2135_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n2136 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic;
  signal n2142_o : std_logic_vector (6 downto 0);
  signal n2143_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n2141_o;
  o <= n2142_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n2143_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2085_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2086_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2087_o <= n2085_o & n2086_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n2088 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n2087_o,
    o => gen1_n0_cnot0_o);
  n2091_o <= gen1_n0_cnot0_n2088 (1);
  n2092_o <= gen1_n0_cnot0_n2088 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2093_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2094_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2095_o <= n2093_o & n2094_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n2096 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n2095_o,
    o => gen1_n1_cnot0_o);
  n2099_o <= gen1_n1_cnot0_n2096 (1);
  n2100_o <= gen1_n1_cnot0_n2096 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2101_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2102_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2103_o <= n2101_o & n2102_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n2104 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n2103_o,
    o => gen1_n2_cnot0_o);
  n2107_o <= gen1_n2_cnot0_n2104 (1);
  n2108_o <= gen1_n2_cnot0_n2104 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2109_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2110_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2111_o <= n2109_o & n2110_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n2112 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n2111_o,
    o => gen1_n3_cnot0_o);
  n2115_o <= gen1_n3_cnot0_n2112 (1);
  n2116_o <= gen1_n3_cnot0_n2112 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2117_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2118_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2119_o <= n2117_o & n2118_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n2120 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n2119_o,
    o => gen1_n4_cnot0_o);
  n2123_o <= gen1_n4_cnot0_n2120 (1);
  n2124_o <= gen1_n4_cnot0_n2120 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2125_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2126_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2127_o <= n2125_o & n2126_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n2128 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n2127_o,
    o => gen1_n5_cnot0_o);
  n2131_o <= gen1_n5_cnot0_n2128 (1);
  n2132_o <= gen1_n5_cnot0_n2128 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n2133_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n2134_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n2135_o <= n2133_o & n2134_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n2136 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n2135_o,
    o => gen1_n6_cnot0_o);
  n2139_o <= gen1_n6_cnot0_n2136 (1);
  n2140_o <= gen1_n6_cnot0_n2136 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n2141_o <= ctrl_prop (7);
  n2142_o <= n2140_o & n2132_o & n2124_o & n2116_o & n2108_o & n2100_o & n2092_o;
  n2143_o <= n2139_o & n2131_o & n2123_o & n2115_o & n2107_o & n2099_o & n2091_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_7 is
  port (
    a : in std_logic_vector (6 downto 0);
    b : in std_logic_vector (6 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    s : out std_logic_vector (6 downto 0));
end entity add_in_place_7;

architecture rtl of add_in_place_7 is
  signal s1_a : std_logic_vector (6 downto 0);
  signal s1_b : std_logic_vector (6 downto 0);
  signal s2_mid : std_logic_vector (6 downto 0);
  signal s2_a : std_logic_vector (6 downto 0);
  signal s2_b : std_logic_vector (6 downto 0);
  signal s3_mid : std_logic_vector (6 downto 0);
  signal s3_a : std_logic_vector (6 downto 0);
  signal s3_b : std_logic_vector (6 downto 0);
  signal s4_mid : std_logic_vector (6 downto 0);
  signal s4_a : std_logic_vector (6 downto 0);
  signal s4_b : std_logic_vector (6 downto 0);
  signal s5_mid : std_logic_vector (6 downto 0);
  signal s5_a : std_logic_vector (6 downto 0);
  signal s5_b : std_logic_vector (6 downto 0);
  signal s6_a : std_logic_vector (6 downto 0);
  signal s6_b : std_logic_vector (6 downto 0);
  signal n1739_o : std_logic;
  signal n1740_o : std_logic;
  signal n1741_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1742 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic;
  signal n1749_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1750 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic;
  signal n1757_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1758 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic;
  signal n1764_o : std_logic;
  signal n1765_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1766 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1774 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1782 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic;
  signal n1788_o : std_logic;
  signal n1789_o : std_logic;
  signal n1790_o : std_logic;
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1794 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1797_o : std_logic;
  signal n1798_o : std_logic;
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1802 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1805_o : std_logic;
  signal n1806_o : std_logic;
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1810 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1813_o : std_logic;
  signal n1814_o : std_logic;
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1818 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1821_o : std_logic;
  signal n1822_o : std_logic;
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1826 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1829_o : std_logic;
  signal n1830_o : std_logic;
  signal n1831_o : std_logic_vector (1 downto 0);
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic_vector (1 downto 0);
  signal n1836_o : std_logic;
  signal n1837_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1838 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic;
  signal n1844_o : std_logic;
  signal n1845_o : std_logic;
  signal n1846_o : std_logic_vector (1 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1849 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic;
  signal n1856_o : std_logic;
  signal n1857_o : std_logic_vector (1 downto 0);
  signal n1858_o : std_logic;
  signal n1859_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1860 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1863_o : std_logic;
  signal n1864_o : std_logic;
  signal n1865_o : std_logic;
  signal n1866_o : std_logic;
  signal n1867_o : std_logic;
  signal n1868_o : std_logic_vector (1 downto 0);
  signal n1869_o : std_logic;
  signal n1870_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1871 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1874_o : std_logic;
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic_vector (1 downto 0);
  signal n1880_o : std_logic;
  signal n1881_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1882 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic;
  signal n1888_o : std_logic;
  signal n1889_o : std_logic;
  signal n1890_o : std_logic_vector (1 downto 0);
  signal n1891_o : std_logic;
  signal n1892_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1893 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1896_o : std_logic;
  signal n1897_o : std_logic;
  signal n1898_o : std_logic;
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1904 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic;
  signal n1910_o : std_logic;
  signal n1911_o : std_logic_vector (1 downto 0);
  signal n1912_o : std_logic;
  signal n1913_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1914 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1917_o : std_logic;
  signal n1918_o : std_logic;
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic_vector (1 downto 0);
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1925 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1928_o : std_logic;
  signal n1929_o : std_logic;
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic_vector (1 downto 0);
  signal n1934_o : std_logic;
  signal n1935_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1936 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1939_o : std_logic;
  signal n1940_o : std_logic;
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic_vector (1 downto 0);
  signal n1945_o : std_logic;
  signal n1946_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1947 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1950_o : std_logic;
  signal n1951_o : std_logic;
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic_vector (1 downto 0);
  signal n1956_o : std_logic;
  signal n1957_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1958 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1961_o : std_logic;
  signal n1962_o : std_logic;
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic_vector (1 downto 0);
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1969 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1972_o : std_logic;
  signal n1973_o : std_logic;
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic_vector (1 downto 0);
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1980 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1983_o : std_logic;
  signal n1984_o : std_logic;
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1988 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic;
  signal n1993_o : std_logic;
  signal n1994_o : std_logic;
  signal n1995_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1996 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2004 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2012 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2015_o : std_logic;
  signal n2016_o : std_logic;
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic;
  signal n2023_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2024 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2027_o : std_logic;
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2032 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2035_o : std_logic;
  signal n2036_o : std_logic;
  signal n2037_o : std_logic;
  signal n2038_o : std_logic;
  signal n2039_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2040 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2043_o : std_logic;
  signal n2044_o : std_logic;
  signal n2045_o : std_logic;
  signal n2046_o : std_logic;
  signal n2047_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2048 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2056 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2059_o : std_logic;
  signal n2060_o : std_logic;
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2064 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2067_o : std_logic;
  signal n2068_o : std_logic;
  signal n2069_o : std_logic_vector (6 downto 0);
  signal n2070_o : std_logic_vector (6 downto 0);
  signal n2071_o : std_logic_vector (6 downto 0);
  signal n2072_o : std_logic_vector (6 downto 0);
  signal n2073_o : std_logic_vector (6 downto 0);
  signal n2074_o : std_logic_vector (6 downto 0);
  signal n2075_o : std_logic_vector (6 downto 0);
  signal n2076_o : std_logic_vector (6 downto 0);
  signal n2077_o : std_logic_vector (6 downto 0);
  signal n2078_o : std_logic_vector (6 downto 0);
  signal n2079_o : std_logic_vector (6 downto 0);
  signal n2080_o : std_logic_vector (6 downto 0);
  signal n2081_o : std_logic_vector (6 downto 0);
  signal n2082_o : std_logic_vector (6 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2069_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2070_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2071_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2072_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2073_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2074_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2075_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2076_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2077_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2078_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2079_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2080_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2081_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2082_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1739_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1740_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1741_o <= n1739_o & n1740_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1742 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1741_o,
    o => gen1_n1_cnot1_j_o);
  n1745_o <= gen1_n1_cnot1_j_n1742 (1);
  n1746_o <= gen1_n1_cnot1_j_n1742 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1747_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1748_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1749_o <= n1747_o & n1748_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1750 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1749_o,
    o => gen1_n2_cnot1_j_o);
  n1753_o <= gen1_n2_cnot1_j_n1750 (1);
  n1754_o <= gen1_n2_cnot1_j_n1750 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1755_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1756_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1757_o <= n1755_o & n1756_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1758 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1757_o,
    o => gen1_n3_cnot1_j_o);
  n1761_o <= gen1_n3_cnot1_j_n1758 (1);
  n1762_o <= gen1_n3_cnot1_j_n1758 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1763_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1764_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1765_o <= n1763_o & n1764_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1766 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1765_o,
    o => gen1_n4_cnot1_j_o);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1769_o <= gen1_n4_cnot1_j_n1766 (1);
  n1770_o <= gen1_n4_cnot1_j_n1766 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1771_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1772_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1773_o <= n1771_o & n1772_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1774 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1773_o,
    o => gen1_n5_cnot1_j_o);
  n1777_o <= gen1_n5_cnot1_j_n1774 (1);
  n1778_o <= gen1_n5_cnot1_j_n1774 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1779_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1780_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1781_o <= n1779_o & n1780_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1782 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1781_o,
    o => gen1_n6_cnot1_j_o);
  n1785_o <= gen1_n6_cnot1_j_n1782 (1);
  n1786_o <= gen1_n6_cnot1_j_n1782 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1787_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1788_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1789_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1790_o <= s1_a (6);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1791_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1792_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1793_o <= n1791_o & n1792_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1794 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1793_o,
    o => gen2_n6_cnot2_j_o);
  n1797_o <= gen2_n6_cnot2_j_n1794 (1);
  n1798_o <= gen2_n6_cnot2_j_n1794 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1799_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1800_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1801_o <= n1799_o & n1800_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1802 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1801_o,
    o => gen2_n5_cnot2_j_o);
  n1805_o <= gen2_n5_cnot2_j_n1802 (1);
  n1806_o <= gen2_n5_cnot2_j_n1802 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1807_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1808_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1809_o <= n1807_o & n1808_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1810 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1809_o,
    o => gen2_n4_cnot2_j_o);
  n1813_o <= gen2_n4_cnot2_j_n1810 (1);
  n1814_o <= gen2_n4_cnot2_j_n1810 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1815_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1816_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1817_o <= n1815_o & n1816_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1818 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1817_o,
    o => gen2_n3_cnot2_j_o);
  n1821_o <= gen2_n3_cnot2_j_n1818 (1);
  n1822_o <= gen2_n3_cnot2_j_n1818 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1823_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1824_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1825_o <= n1823_o & n1824_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1826 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1825_o,
    o => gen2_n2_cnot2_j_o);
  n1829_o <= gen2_n2_cnot2_j_n1826 (1);
  n1830_o <= gen2_n2_cnot2_j_n1826 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1831_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1832_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1833_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1834_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1835_o <= n1833_o & n1834_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1836_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1837_o <= n1835_o & n1836_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1838 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1837_o,
    o => gen3_n1_ccnot3_j_o);
  n1841_o <= gen3_n1_ccnot3_j_n1838 (2);
  n1842_o <= gen3_n1_ccnot3_j_n1838 (1);
  n1843_o <= gen3_n1_ccnot3_j_n1838 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1844_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1845_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1846_o <= n1844_o & n1845_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1847_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1848_o <= n1846_o & n1847_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1849 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1848_o,
    o => gen3_n2_ccnot3_j_o);
  n1852_o <= gen3_n2_ccnot3_j_n1849 (2);
  n1853_o <= gen3_n2_ccnot3_j_n1849 (1);
  n1854_o <= gen3_n2_ccnot3_j_n1849 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1855_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1856_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1857_o <= n1855_o & n1856_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1858_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1859_o <= n1857_o & n1858_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1860 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1859_o,
    o => gen3_n3_ccnot3_j_o);
  n1863_o <= gen3_n3_ccnot3_j_n1860 (2);
  n1864_o <= gen3_n3_ccnot3_j_n1860 (1);
  n1865_o <= gen3_n3_ccnot3_j_n1860 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1866_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1867_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1868_o <= n1866_o & n1867_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1869_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1870_o <= n1868_o & n1869_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1871 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1870_o,
    o => gen3_n4_ccnot3_j_o);
  n1874_o <= gen3_n4_ccnot3_j_n1871 (2);
  n1875_o <= gen3_n4_ccnot3_j_n1871 (1);
  n1876_o <= gen3_n4_ccnot3_j_n1871 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1877_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1878_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1879_o <= n1877_o & n1878_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1880_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1881_o <= n1879_o & n1880_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1882 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1881_o,
    o => gen3_n5_ccnot3_j_o);
  n1885_o <= gen3_n5_ccnot3_j_n1882 (2);
  n1886_o <= gen3_n5_ccnot3_j_n1882 (1);
  n1887_o <= gen3_n5_ccnot3_j_n1882 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1888_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1889_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1890_o <= n1888_o & n1889_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1891_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1892_o <= n1890_o & n1891_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1893 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1892_o,
    o => gen3_n6_ccnot3_j_o);
  n1896_o <= gen3_n6_ccnot3_j_n1893 (2);
  n1897_o <= gen3_n6_ccnot3_j_n1893 (1);
  n1898_o <= gen3_n6_ccnot3_j_n1893 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1899_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1900_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1901_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1902_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1903_o <= n1901_o & n1902_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1904 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1903_o,
    o => cnot_4_o);
  n1907_o <= cnot_4_n1904 (1);
  n1908_o <= cnot_4_n1904 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1909_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1910_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1911_o <= n1909_o & n1910_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1912_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1913_o <= n1911_o & n1912_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1914 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1913_o,
    o => gen4_n5_peres4_j_o);
  n1917_o <= gen4_n5_peres4_j_n1914 (2);
  n1918_o <= gen4_n5_peres4_j_n1914 (1);
  n1919_o <= gen4_n5_peres4_j_n1914 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1920_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1921_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1922_o <= n1920_o & n1921_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1923_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1925 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1924_o,
    o => gen4_n4_peres4_j_o);
  n1928_o <= gen4_n4_peres4_j_n1925 (2);
  n1929_o <= gen4_n4_peres4_j_n1925 (1);
  n1930_o <= gen4_n4_peres4_j_n1925 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1931_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1932_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1933_o <= n1931_o & n1932_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1934_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1935_o <= n1933_o & n1934_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1936 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1935_o,
    o => gen4_n3_peres4_j_o);
  n1939_o <= gen4_n3_peres4_j_n1936 (2);
  n1940_o <= gen4_n3_peres4_j_n1936 (1);
  n1941_o <= gen4_n3_peres4_j_n1936 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1942_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1943_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1944_o <= n1942_o & n1943_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1945_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1946_o <= n1944_o & n1945_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1947 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1946_o,
    o => gen4_n2_peres4_j_o);
  n1950_o <= gen4_n2_peres4_j_n1947 (2);
  n1951_o <= gen4_n2_peres4_j_n1947 (1);
  n1952_o <= gen4_n2_peres4_j_n1947 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1953_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1954_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1955_o <= n1953_o & n1954_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1956_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1957_o <= n1955_o & n1956_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1958 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1957_o,
    o => gen4_n1_peres4_j_o);
  n1961_o <= gen4_n1_peres4_j_n1958 (2);
  n1962_o <= gen4_n1_peres4_j_n1958 (1);
  n1963_o <= gen4_n1_peres4_j_n1958 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1964_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1965_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1966_o <= n1964_o & n1965_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1967_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1969 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1968_o,
    o => gen4_n0_peres4_j_o);
  n1972_o <= gen4_n0_peres4_j_n1969 (2);
  n1973_o <= gen4_n0_peres4_j_n1969 (1);
  n1974_o <= gen4_n0_peres4_j_n1969 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1975_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1976_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1977_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1978_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1979_o <= n1977_o & n1978_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1980 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1979_o,
    o => gen5_n1_cnot5_j_o);
  n1983_o <= gen5_n1_cnot5_j_n1980 (1);
  n1984_o <= gen5_n1_cnot5_j_n1980 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1985_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1986_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1987_o <= n1985_o & n1986_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1988 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1987_o,
    o => gen5_n2_cnot5_j_o);
  n1991_o <= gen5_n2_cnot5_j_n1988 (1);
  n1992_o <= gen5_n2_cnot5_j_n1988 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1993_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1994_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1995_o <= n1993_o & n1994_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1996 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1995_o,
    o => gen5_n3_cnot5_j_o);
  n1999_o <= gen5_n3_cnot5_j_n1996 (1);
  n2000_o <= gen5_n3_cnot5_j_n1996 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2001_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2002_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2003_o <= n2001_o & n2002_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2004 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2003_o,
    o => gen5_n4_cnot5_j_o);
  n2007_o <= gen5_n4_cnot5_j_n2004 (1);
  n2008_o <= gen5_n4_cnot5_j_n2004 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2009_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2010_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2011_o <= n2009_o & n2010_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2012 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2011_o,
    o => gen5_n5_cnot5_j_o);
  n2015_o <= gen5_n5_cnot5_j_n2012 (1);
  n2016_o <= gen5_n5_cnot5_j_n2012 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2017_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2018_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2019_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2020_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2021_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2022_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2023_o <= n2021_o & n2022_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2024 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2023_o,
    o => gen6_n1_cnot1_j_o);
  n2027_o <= gen6_n1_cnot1_j_n2024 (1);
  n2028_o <= gen6_n1_cnot1_j_n2024 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2029_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2030_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2031_o <= n2029_o & n2030_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2032 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2031_o,
    o => gen6_n2_cnot1_j_o);
  n2035_o <= gen6_n2_cnot1_j_n2032 (1);
  n2036_o <= gen6_n2_cnot1_j_n2032 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2037_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2038_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2039_o <= n2037_o & n2038_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2040 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2039_o,
    o => gen6_n3_cnot1_j_o);
  n2043_o <= gen6_n3_cnot1_j_n2040 (1);
  n2044_o <= gen6_n3_cnot1_j_n2040 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2045_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2046_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2047_o <= n2045_o & n2046_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2048 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2047_o,
    o => gen6_n4_cnot1_j_o);
  n2051_o <= gen6_n4_cnot1_j_n2048 (1);
  n2052_o <= gen6_n4_cnot1_j_n2048 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2053_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2054_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2056 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2055_o,
    o => gen6_n5_cnot1_j_o);
  n2059_o <= gen6_n5_cnot1_j_n2056 (1);
  n2060_o <= gen6_n5_cnot1_j_n2056 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2061_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2062_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2063_o <= n2061_o & n2062_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2064 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2063_o,
    o => gen6_n6_cnot1_j_o);
  n2067_o <= gen6_n6_cnot1_j_n2064 (1);
  n2068_o <= gen6_n6_cnot1_j_n2064 (0);
  n2069_o <= n1785_o & n1777_o & n1769_o & n1761_o & n1753_o & n1745_o & n1787_o;
  n2070_o <= n1786_o & n1778_o & n1770_o & n1762_o & n1754_o & n1746_o & n1788_o;
  n2071_o <= n1790_o & n1797_o & n1805_o & n1813_o & n1821_o & n1829_o & n1789_o;
  n2072_o <= n1798_o & n1806_o & n1814_o & n1822_o & n1830_o & n1831_o;
  n2073_o <= n1898_o & n1887_o & n1876_o & n1865_o & n1854_o & n1843_o & n1832_o;
  n2074_o <= n1899_o & n1897_o & n1886_o & n1875_o & n1864_o & n1853_o & n1842_o;
  n2075_o <= n1900_o & n1896_o & n1885_o & n1874_o & n1863_o & n1852_o & n1841_o;
  n2076_o <= n1907_o & n1917_o & n1928_o & n1939_o & n1950_o & n1961_o & n1972_o;
  n2077_o <= n1919_o & n1930_o & n1941_o & n1952_o & n1963_o & n1974_o & n1975_o;
  n2078_o <= n1908_o & n1918_o & n1929_o & n1940_o & n1951_o & n1962_o & n1973_o;
  n2079_o <= n2016_o & n2008_o & n2000_o & n1992_o & n1984_o & n1976_o;
  n2080_o <= n2018_o & n2015_o & n2007_o & n1999_o & n1991_o & n1983_o & n2017_o;
  n2081_o <= n2067_o & n2059_o & n2051_o & n2043_o & n2035_o & n2027_o & n2019_o;
  n2082_o <= n2068_o & n2060_o & n2052_o & n2044_o & n2036_o & n2028_o & n2020_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_9 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_sub_in_place_9;

architecture rtl of add_sub_in_place_9 is
  signal b_cnot : std_logic_vector (8 downto 0);
  signal cnotr_n1725 : std_logic;
  signal cnotr_n1726 : std_logic_vector (8 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (8 downto 0);
  signal add_n1731 : std_logic_vector (8 downto 0);
  signal add_n1732 : std_logic_vector (8 downto 0);
  signal add_a_out : std_logic_vector (8 downto 0);
  signal add_s : std_logic_vector (8 downto 0);
begin
  ctrl_out <= cnotr_n1725;
  a_out <= add_n1731;
  s <= add_n1732;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1726; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1725 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1726 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_9 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1731 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1732 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_9 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    w : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    b_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_scratch_9;

architecture rtl of add_scratch_9 is
  signal a_s : std_logic_vector (7 downto 0);
  signal b_s : std_logic_vector (7 downto 0);
  signal s_s : std_logic_vector (7 downto 0);
  signal c_s : std_logic_vector (7 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic;
  signal n1349_o : std_logic_vector (1 downto 0);
  signal cnota_n1350 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n1353_o : std_logic;
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic_vector (1 downto 0);
  signal cnotb_n1357 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n1360_o : std_logic;
  signal n1361_o : std_logic;
  signal n1362_o : std_logic_vector (1 downto 0);
  signal n1363_o : std_logic;
  signal n1364_o : std_logic_vector (2 downto 0);
  signal ccnotc_n1365 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic;
  signal n1373_o : std_logic_vector (1 downto 0);
  signal n1374_o : std_logic;
  signal n1375_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n1376 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic;
  signal n1384_o : std_logic;
  signal n1385_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n1386 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic;
  signal n1392_o : std_logic;
  signal n1393_o : std_logic;
  signal n1394_o : std_logic;
  signal n1395_o : std_logic_vector (1 downto 0);
  signal n1396_o : std_logic;
  signal n1397_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n1398 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1401_o : std_logic;
  signal n1402_o : std_logic;
  signal n1403_o : std_logic;
  signal n1404_o : std_logic;
  signal n1405_o : std_logic;
  signal n1406_o : std_logic;
  signal n1407_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n1408 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic;
  signal n1414_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n1415_o : std_logic;
  signal n1416_o : std_logic;
  signal n1417_o : std_logic_vector (1 downto 0);
  signal n1418_o : std_logic;
  signal n1419_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n1420 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1423_o : std_logic;
  signal n1424_o : std_logic;
  signal n1425_o : std_logic;
  signal n1426_o : std_logic;
  signal n1427_o : std_logic;
  signal n1428_o : std_logic;
  signal n1429_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n1430 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic;
  signal n1436_o : std_logic;
  signal n1437_o : std_logic;
  signal n1438_o : std_logic;
  signal n1439_o : std_logic_vector (1 downto 0);
  signal n1440_o : std_logic;
  signal n1441_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n1442 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1445_o : std_logic;
  signal n1446_o : std_logic;
  signal n1447_o : std_logic;
  signal n1448_o : std_logic;
  signal n1449_o : std_logic;
  signal n1450_o : std_logic;
  signal n1451_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n1452 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n1455_o : std_logic;
  signal n1456_o : std_logic;
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n1459_o : std_logic;
  signal n1460_o : std_logic;
  signal n1461_o : std_logic_vector (1 downto 0);
  signal n1462_o : std_logic;
  signal n1463_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n1464 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1467_o : std_logic;
  signal n1468_o : std_logic;
  signal n1469_o : std_logic;
  signal n1470_o : std_logic;
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n1474 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n1477_o : std_logic;
  signal n1478_o : std_logic;
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (1 downto 0);
  signal n1484_o : std_logic;
  signal n1485_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n1486 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic;
  signal n1492_o : std_logic;
  signal n1493_o : std_logic;
  signal n1494_o : std_logic;
  signal n1495_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n1496 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n1503_o : std_logic;
  signal n1504_o : std_logic;
  signal n1505_o : std_logic_vector (1 downto 0);
  signal n1506_o : std_logic;
  signal n1507_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n1508 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1511_o : std_logic;
  signal n1512_o : std_logic;
  signal n1513_o : std_logic;
  signal n1514_o : std_logic;
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n1518 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1521_o : std_logic;
  signal n1522_o : std_logic;
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic_vector (1 downto 0);
  signal n1528_o : std_logic;
  signal n1529_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1530 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic;
  signal n1536_o : std_logic;
  signal n1537_o : std_logic;
  signal n1538_o : std_logic;
  signal n1539_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1540 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1543_o : std_logic;
  signal n1544_o : std_logic;
  signal n1545_o : std_logic;
  signal n1546_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic_vector (1 downto 0);
  signal n1550_o : std_logic;
  signal n1551_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1552 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1555_o : std_logic;
  signal n1556_o : std_logic;
  signal n1557_o : std_logic;
  signal n1558_o : std_logic;
  signal n1559_o : std_logic;
  signal n1560_o : std_logic;
  signal n1561_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1562 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic;
  signal n1568_o : std_logic;
  signal n1569_o : std_logic;
  signal n1570_o : std_logic;
  signal n1571_o : std_logic_vector (1 downto 0);
  signal n1572_o : std_logic;
  signal n1573_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1574 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1577_o : std_logic;
  signal n1578_o : std_logic;
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1584 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1591_o : std_logic;
  signal n1592_o : std_logic;
  signal n1593_o : std_logic_vector (1 downto 0);
  signal n1594_o : std_logic;
  signal n1595_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1596 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1599_o : std_logic;
  signal n1600_o : std_logic;
  signal n1601_o : std_logic;
  signal n1602_o : std_logic;
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1606 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1609_o : std_logic;
  signal n1610_o : std_logic;
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic_vector (1 downto 0);
  signal n1616_o : std_logic;
  signal n1617_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1618 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1621_o : std_logic;
  signal n1622_o : std_logic;
  signal n1623_o : std_logic;
  signal n1624_o : std_logic;
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1628 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic;
  signal n1634_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1635_o : std_logic;
  signal n1636_o : std_logic;
  signal n1637_o : std_logic_vector (1 downto 0);
  signal n1638_o : std_logic;
  signal n1639_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1640 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1643_o : std_logic;
  signal n1644_o : std_logic;
  signal n1645_o : std_logic;
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1650 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic;
  signal n1656_o : std_logic;
  signal n1657_o : std_logic;
  signal n1658_o : std_logic;
  signal n1659_o : std_logic_vector (1 downto 0);
  signal n1660_o : std_logic;
  signal n1661_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1662 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic;
  signal n1669_o : std_logic;
  signal n1670_o : std_logic;
  signal n1671_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1672 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1675_o : std_logic;
  signal n1676_o : std_logic;
  signal n1677_o : std_logic;
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1682 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic;
  signal n1688_o : std_logic_vector (1 downto 0);
  signal cnotea_n1689 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1692_o : std_logic;
  signal n1693_o : std_logic;
  signal n1694_o : std_logic_vector (8 downto 0);
  signal n1695_o : std_logic_vector (8 downto 0);
  signal n1696_o : std_logic_vector (8 downto 0);
  signal n1697_o : std_logic_vector (7 downto 0);
  signal n1698_o : std_logic_vector (7 downto 0);
  signal n1699_o : std_logic_vector (7 downto 0);
  signal n1700_o : std_logic_vector (7 downto 0);
  signal n1701_o : std_logic_vector (3 downto 0);
  signal n1702_o : std_logic_vector (3 downto 0);
  signal n1703_o : std_logic_vector (3 downto 0);
  signal n1704_o : std_logic_vector (3 downto 0);
  signal n1705_o : std_logic_vector (3 downto 0);
  signal n1706_o : std_logic_vector (3 downto 0);
  signal n1707_o : std_logic_vector (3 downto 0);
  signal n1708_o : std_logic_vector (3 downto 0);
  signal n1709_o : std_logic_vector (3 downto 0);
  signal n1710_o : std_logic_vector (3 downto 0);
  signal n1711_o : std_logic_vector (3 downto 0);
  signal n1712_o : std_logic_vector (3 downto 0);
  signal n1713_o : std_logic_vector (3 downto 0);
  signal n1714_o : std_logic_vector (3 downto 0);
  signal n1715_o : std_logic_vector (3 downto 0);
  signal n1716_o : std_logic_vector (3 downto 0);
  signal n1717_o : std_logic_vector (3 downto 0);
  signal n1718_o : std_logic_vector (3 downto 0);
  signal n1719_o : std_logic_vector (3 downto 0);
  signal n1720_o : std_logic_vector (3 downto 0);
  signal n1721_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1694_o;
  b_out <= n1695_o;
  s <= n1696_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1697_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1698_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1699_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1700_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n1353_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n1360_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n1354_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1686_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n1347_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n1348_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n1349_o <= n1347_o & n1348_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n1350 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n1349_o,
    o => cnota_o);
  n1353_o <= cnota_n1350 (1);
  n1354_o <= cnota_n1350 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n1355_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n1356_o <= n1355_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n1357 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n1356_o,
    o => cnotb_o);
  n1360_o <= cnotb_n1357 (1);
  n1361_o <= cnotb_n1357 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n1362_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n1363_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n1364_o <= n1362_o & n1363_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n1365 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n1364_o,
    o => ccnotc_o);
  n1368_o <= ccnotc_n1365 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n1369_o <= ccnotc_n1365 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n1370_o <= ccnotc_n1365 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1701_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1702_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1703_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1371_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1372_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1373_o <= n1371_o & n1372_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1374_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1375_o <= n1373_o & n1374_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n1376 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n1375_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n1379_o <= gen1_n1_ccnot1_n1376 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n1380_o <= gen1_n1_ccnot1_n1376 (1);
  n1381_o <= gen1_n1_ccnot1_n1376 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1382_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1383_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1384_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1385_o <= n1383_o & n1384_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n1386 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n1385_o,
    o => gen1_n1_cnot1_o);
  n1389_o <= gen1_n1_cnot1_n1386 (1);
  n1390_o <= gen1_n1_cnot1_n1386 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1391_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1392_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1393_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1394_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1395_o <= n1393_o & n1394_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1396_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1397_o <= n1395_o & n1396_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n1398 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n1397_o,
    o => gen1_n1_ccnot2_o);
  n1401_o <= gen1_n1_ccnot2_n1398 (2);
  n1402_o <= gen1_n1_ccnot2_n1398 (1);
  n1403_o <= gen1_n1_ccnot2_n1398 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1404_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1405_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1406_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1407_o <= n1405_o & n1406_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n1408 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n1407_o,
    o => gen1_n1_cnot2_o);
  n1411_o <= gen1_n1_cnot2_n1408 (1);
  n1412_o <= gen1_n1_cnot2_n1408 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1413_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1414_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1704_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1705_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1706_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1415_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1416_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1417_o <= n1415_o & n1416_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1418_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1419_o <= n1417_o & n1418_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n1420 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n1419_o,
    o => gen1_n2_ccnot1_o);
  n1423_o <= gen1_n2_ccnot1_n1420 (2);
  n1424_o <= gen1_n2_ccnot1_n1420 (1);
  n1425_o <= gen1_n2_ccnot1_n1420 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1426_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1427_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1428_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1429_o <= n1427_o & n1428_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n1430 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n1429_o,
    o => gen1_n2_cnot1_o);
  n1433_o <= gen1_n2_cnot1_n1430 (1);
  n1434_o <= gen1_n2_cnot1_n1430 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1435_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1436_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1437_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1438_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1439_o <= n1437_o & n1438_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1440_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1441_o <= n1439_o & n1440_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n1442 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n1441_o,
    o => gen1_n2_ccnot2_o);
  n1445_o <= gen1_n2_ccnot2_n1442 (2);
  n1446_o <= gen1_n2_ccnot2_n1442 (1);
  n1447_o <= gen1_n2_ccnot2_n1442 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1448_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1449_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1450_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1451_o <= n1449_o & n1450_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n1452 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n1451_o,
    o => gen1_n2_cnot2_o);
  n1455_o <= gen1_n2_cnot2_n1452 (1);
  n1456_o <= gen1_n2_cnot2_n1452 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1457_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1458_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1707_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1708_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1709_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1459_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1460_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1461_o <= n1459_o & n1460_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1462_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1463_o <= n1461_o & n1462_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n1464 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n1463_o,
    o => gen1_n3_ccnot1_o);
  n1467_o <= gen1_n3_ccnot1_n1464 (2);
  n1468_o <= gen1_n3_ccnot1_n1464 (1);
  n1469_o <= gen1_n3_ccnot1_n1464 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1470_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1471_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1472_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1473_o <= n1471_o & n1472_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n1474 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n1473_o,
    o => gen1_n3_cnot1_o);
  n1477_o <= gen1_n3_cnot1_n1474 (1);
  n1478_o <= gen1_n3_cnot1_n1474 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1479_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1480_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1481_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1482_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1483_o <= n1481_o & n1482_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1484_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1485_o <= n1483_o & n1484_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n1486 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n1485_o,
    o => gen1_n3_ccnot2_o);
  n1489_o <= gen1_n3_ccnot2_n1486 (2);
  n1490_o <= gen1_n3_ccnot2_n1486 (1);
  n1491_o <= gen1_n3_ccnot2_n1486 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1492_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1493_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1494_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1495_o <= n1493_o & n1494_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n1496 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n1495_o,
    o => gen1_n3_cnot2_o);
  n1499_o <= gen1_n3_cnot2_n1496 (1);
  n1500_o <= gen1_n3_cnot2_n1496 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1501_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1502_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1710_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1711_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1712_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1503_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1504_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1505_o <= n1503_o & n1504_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1506_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1507_o <= n1505_o & n1506_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n1508 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n1507_o,
    o => gen1_n4_ccnot1_o);
  n1511_o <= gen1_n4_ccnot1_n1508 (2);
  n1512_o <= gen1_n4_ccnot1_n1508 (1);
  n1513_o <= gen1_n4_ccnot1_n1508 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1514_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1515_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1516_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1517_o <= n1515_o & n1516_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n1518 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n1517_o,
    o => gen1_n4_cnot1_o);
  n1521_o <= gen1_n4_cnot1_n1518 (1);
  n1522_o <= gen1_n4_cnot1_n1518 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1523_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1524_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1525_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1526_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1527_o <= n1525_o & n1526_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1528_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1529_o <= n1527_o & n1528_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1530 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1529_o,
    o => gen1_n4_ccnot2_o);
  n1533_o <= gen1_n4_ccnot2_n1530 (2);
  n1534_o <= gen1_n4_ccnot2_n1530 (1);
  n1535_o <= gen1_n4_ccnot2_n1530 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1536_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1537_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1538_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1539_o <= n1537_o & n1538_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1540 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1539_o,
    o => gen1_n4_cnot2_o);
  n1543_o <= gen1_n4_cnot2_n1540 (1);
  n1544_o <= gen1_n4_cnot2_n1540 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1545_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1546_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1713_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1714_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1715_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1547_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1548_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1549_o <= n1547_o & n1548_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1550_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1551_o <= n1549_o & n1550_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1552 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1551_o,
    o => gen1_n5_ccnot1_o);
  n1555_o <= gen1_n5_ccnot1_n1552 (2);
  n1556_o <= gen1_n5_ccnot1_n1552 (1);
  n1557_o <= gen1_n5_ccnot1_n1552 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1558_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1559_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1560_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1561_o <= n1559_o & n1560_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1562 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1561_o,
    o => gen1_n5_cnot1_o);
  n1565_o <= gen1_n5_cnot1_n1562 (1);
  n1566_o <= gen1_n5_cnot1_n1562 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1567_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1568_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1569_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1570_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1571_o <= n1569_o & n1570_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1572_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1573_o <= n1571_o & n1572_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1574 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1573_o,
    o => gen1_n5_ccnot2_o);
  n1577_o <= gen1_n5_ccnot2_n1574 (2);
  n1578_o <= gen1_n5_ccnot2_n1574 (1);
  n1579_o <= gen1_n5_ccnot2_n1574 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1580_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1581_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1582_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1583_o <= n1581_o & n1582_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1584 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1583_o,
    o => gen1_n5_cnot2_o);
  n1587_o <= gen1_n5_cnot2_n1584 (1);
  n1588_o <= gen1_n5_cnot2_n1584 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1589_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1590_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1716_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1717_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1718_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1591_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1592_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1593_o <= n1591_o & n1592_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1594_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1595_o <= n1593_o & n1594_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1596 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1595_o,
    o => gen1_n6_ccnot1_o);
  n1599_o <= gen1_n6_ccnot1_n1596 (2);
  n1600_o <= gen1_n6_ccnot1_n1596 (1);
  n1601_o <= gen1_n6_ccnot1_n1596 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1602_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1603_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1604_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1605_o <= n1603_o & n1604_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1606 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1605_o,
    o => gen1_n6_cnot1_o);
  n1609_o <= gen1_n6_cnot1_n1606 (1);
  n1610_o <= gen1_n6_cnot1_n1606 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1611_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1612_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1613_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1614_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1615_o <= n1613_o & n1614_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1616_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1617_o <= n1615_o & n1616_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1618 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1617_o,
    o => gen1_n6_ccnot2_o);
  n1621_o <= gen1_n6_ccnot2_n1618 (2);
  n1622_o <= gen1_n6_ccnot2_n1618 (1);
  n1623_o <= gen1_n6_ccnot2_n1618 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1624_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1625_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1626_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1627_o <= n1625_o & n1626_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1628 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1627_o,
    o => gen1_n6_cnot2_o);
  n1631_o <= gen1_n6_cnot2_n1628 (1);
  n1632_o <= gen1_n6_cnot2_n1628 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1633_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1634_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1719_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1720_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1721_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1635_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1636_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1637_o <= n1635_o & n1636_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1638_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1639_o <= n1637_o & n1638_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1640 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1639_o,
    o => gen1_n7_ccnot1_o);
  n1643_o <= gen1_n7_ccnot1_n1640 (2);
  n1644_o <= gen1_n7_ccnot1_n1640 (1);
  n1645_o <= gen1_n7_ccnot1_n1640 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1646_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1647_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1648_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1649_o <= n1647_o & n1648_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1650 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1649_o,
    o => gen1_n7_cnot1_o);
  n1653_o <= gen1_n7_cnot1_n1650 (1);
  n1654_o <= gen1_n7_cnot1_n1650 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1655_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1656_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1657_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1658_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1659_o <= n1657_o & n1658_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1660_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1661_o <= n1659_o & n1660_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1662 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1661_o,
    o => gen1_n7_ccnot2_o);
  n1665_o <= gen1_n7_ccnot2_n1662 (2);
  n1666_o <= gen1_n7_ccnot2_n1662 (1);
  n1667_o <= gen1_n7_ccnot2_n1662 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1668_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1669_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1670_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1671_o <= n1669_o & n1670_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1672 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1671_o,
    o => gen1_n7_cnot2_o);
  n1675_o <= gen1_n7_cnot2_n1672 (1);
  n1676_o <= gen1_n7_cnot2_n1672 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1677_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1678_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1679_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1680_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1681_o <= n1679_o & n1680_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1682 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1681_o,
    o => cnoteb_o);
  n1685_o <= cnoteb_n1682 (1);
  n1686_o <= cnoteb_n1682 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1687_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1688_o <= n1687_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1689 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1688_o,
    o => cnotea_o);
  n1692_o <= cnotea_n1689 (1);
  n1693_o <= cnotea_n1689 (0);
  n1694_o <= n1692_o & a_s;
  n1695_o <= n1685_o & b_s;
  n1696_o <= n1693_o & s_s;
  n1697_o <= n1675_o & n1631_o & n1587_o & n1543_o & n1499_o & n1455_o & n1411_o & n1368_o;
  n1698_o <= n1677_o & n1633_o & n1589_o & n1545_o & n1501_o & n1457_o & n1413_o & n1369_o;
  n1699_o <= n1676_o & n1632_o & n1588_o & n1544_o & n1500_o & n1456_o & n1412_o & n1361_o;
  n1700_o <= n1678_o & n1634_o & n1590_o & n1546_o & n1502_o & n1458_o & n1414_o & n1370_o;
  n1701_o <= n1381_o & n1380_o & n1379_o & n1382_o;
  n1702_o <= n1392_o & n1390_o & n1389_o & n1391_o;
  n1703_o <= n1403_o & n1402_o & n1404_o & n1401_o;
  n1704_o <= n1425_o & n1424_o & n1423_o & n1426_o;
  n1705_o <= n1436_o & n1434_o & n1433_o & n1435_o;
  n1706_o <= n1447_o & n1446_o & n1448_o & n1445_o;
  n1707_o <= n1469_o & n1468_o & n1467_o & n1470_o;
  n1708_o <= n1480_o & n1478_o & n1477_o & n1479_o;
  n1709_o <= n1491_o & n1490_o & n1492_o & n1489_o;
  n1710_o <= n1513_o & n1512_o & n1511_o & n1514_o;
  n1711_o <= n1524_o & n1522_o & n1521_o & n1523_o;
  n1712_o <= n1535_o & n1534_o & n1536_o & n1533_o;
  n1713_o <= n1557_o & n1556_o & n1555_o & n1558_o;
  n1714_o <= n1568_o & n1566_o & n1565_o & n1567_o;
  n1715_o <= n1579_o & n1578_o & n1580_o & n1577_o;
  n1716_o <= n1601_o & n1600_o & n1599_o & n1602_o;
  n1717_o <= n1612_o & n1610_o & n1609_o & n1611_o;
  n1718_o <= n1623_o & n1622_o & n1624_o & n1621_o;
  n1719_o <= n1645_o & n1644_o & n1643_o & n1646_o;
  n1720_o <= n1656_o & n1654_o & n1653_o & n1655_o;
  n1721_o <= n1667_o & n1666_o & n1668_o & n1665_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_8 is
  port (
    w : in std_logic_vector (17 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (17 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_8;

architecture rtl of cordic_stage_8_8 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (7 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n1239_o : std_logic_vector (8 downto 0);
  signal add1_n1240 : std_logic_vector (8 downto 0);
  signal add1_n1241 : std_logic_vector (8 downto 0);
  signal add1_n1242 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n1249_o : std_logic;
  signal addsub_n1250 : std_logic;
  signal addsub_n1251 : std_logic_vector (8 downto 0);
  signal addsub_n1252 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n1259_o : std_logic;
  signal cnotr1_n1260 : std_logic;
  signal cnotr1_n1261 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n1266_o : std_logic;
  signal cnotr2_n1267 : std_logic;
  signal cnotr2_n1268 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n1273_o : std_logic;
  signal n1274_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_n1275 : std_logic;
  signal gen0_cnotr3_n1276 : std_logic_vector (7 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (7 downto 0);
  signal n1282_o : std_logic;
  signal n1283_o : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_n1284 : std_logic;
  signal gen0_cnotr4_n1285 : std_logic_vector (7 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (7 downto 0);
  signal n1290_o : std_logic_vector (-1 downto 0);
  signal n1291_o : std_logic_vector (7 downto 0);
  signal n1292_o : std_logic_vector (7 downto 0);
  signal n1293_o : std_logic;
  signal gen0_cnotr5_n1294 : std_logic;
  signal gen0_cnotr5_n1295 : std_logic_vector (7 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (7 downto 0);
  signal n1301_o : std_logic_vector (7 downto 0);
  signal n1302_o : std_logic;
  signal n1303_o : std_logic_vector (5 downto 0);
  signal n1304_o : std_logic_vector (6 downto 0);
  signal add2_n1305 : std_logic_vector (6 downto 0);
  signal add2_n1306 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n1311_o : std_logic;
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic;
  signal cnotr6_n1316 : std_logic;
  signal cnotr6_n1317 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n1322_o : std_logic;
  signal n1323_o : std_logic_vector (5 downto 0);
  signal cnotr7_n1324 : std_logic;
  signal cnotr7_n1325 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n1330_o : std_logic;
  signal alut1_n1331 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n1334 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n1337_o : std_logic_vector (17 downto 0);
  signal n1338_o : std_logic_vector (6 downto 0);
  signal n1339_o : std_logic_vector (8 downto 0);
  signal n1340_o : std_logic_vector (8 downto 0);
  signal n1341_o : std_logic_vector (8 downto 0);
  signal n1342_o : std_logic_vector (5 downto 0);
begin
  g <= n1337_o;
  a_out <= add2_n1306;
  c_out <= n1338_o;
  x_out <= add1_n1242;
  y_out <= addsub_n1252;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1240; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1339_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1340_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1261; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1241; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1268; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1341_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1342_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1331; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1317; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1305; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1334; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1285; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1304_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1239_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1240 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1241 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1242 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n1239_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1249_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1250 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1251 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1252 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n1249_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1259_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1260 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1261 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n1259_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1266_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1267 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1268 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n1266_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1273_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1274_o <= w (17 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1275 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1276 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_8 port map (
    ctrl => n1273_o,
    i => n1274_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1282_o <= y_4 (0);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1283_o <= y_4 (8 downto 1);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1284 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1285 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_8 port map (
    ctrl => n1282_o,
    i => n1283_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1290_o <= y_4 (-1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1291_o <= y (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1292_o <= n1290_o & n1291_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1293_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1294 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1295 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_8 port map (
    ctrl => n1293_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1301_o <= x_1 (7 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1302_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1303_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1304_o <= n1302_o & n1303_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1305 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1306 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1311_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1312_o <= not n1311_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1313_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1314_o <= not n1313_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1315_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1316 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1317 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n1315_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1322_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1323_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1324 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1325 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n1322_o,
    i => n1323_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1330_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1331 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_8 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1334 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_8 port map (
    i => c_3,
    o => alut2_o);
  n1337_o <= n1301_o & addsub_n1251 & cnotr7_n1324;
  n1338_o <= cnotr7_n1325 & n1330_o;
  n1339_o <= gen0_cnotr5_n1295 & gen0_cnotr5_n1294;
  n1340_o <= gen0_cnotr3_n1276 & gen0_cnotr3_n1275;
  n1341_o <= gen0_cnotr4_n1284 & n1292_o;
  n1342_o <= n1314_o & addsub_n1250 & cnotr6_n1316 & n1312_o & cnotr2_n1267 & cnotr1_n1260;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_7 is
  port (
    w : in std_logic_vector (16 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (16 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_7;

architecture rtl of cordic_stage_8_7 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n1129_o : std_logic_vector (8 downto 0);
  signal add1_n1130 : std_logic_vector (8 downto 0);
  signal add1_n1131 : std_logic_vector (8 downto 0);
  signal add1_n1132 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n1139_o : std_logic;
  signal addsub_n1140 : std_logic;
  signal addsub_n1141 : std_logic_vector (8 downto 0);
  signal addsub_n1142 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n1149_o : std_logic;
  signal cnotr1_n1150 : std_logic;
  signal cnotr1_n1151 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n1156_o : std_logic;
  signal cnotr2_n1157 : std_logic;
  signal cnotr2_n1158 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n1163_o : std_logic;
  signal n1164_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_n1165 : std_logic;
  signal gen0_cnotr3_n1166 : std_logic_vector (6 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (6 downto 0);
  signal n1171_o : std_logic;
  signal n1172_o : std_logic;
  signal n1173_o : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_n1174 : std_logic;
  signal gen0_cnotr4_n1175 : std_logic_vector (6 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (6 downto 0);
  signal n1180_o : std_logic;
  signal n1181_o : std_logic_vector (6 downto 0);
  signal n1182_o : std_logic_vector (7 downto 0);
  signal n1183_o : std_logic;
  signal gen0_cnotr5_n1184 : std_logic;
  signal gen0_cnotr5_n1185 : std_logic_vector (6 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (6 downto 0);
  signal n1190_o : std_logic;
  signal n1191_o : std_logic_vector (6 downto 0);
  signal n1192_o : std_logic;
  signal n1193_o : std_logic_vector (5 downto 0);
  signal n1194_o : std_logic_vector (6 downto 0);
  signal add2_n1195 : std_logic_vector (6 downto 0);
  signal add2_n1196 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n1201_o : std_logic;
  signal n1202_o : std_logic;
  signal n1203_o : std_logic;
  signal n1204_o : std_logic;
  signal n1205_o : std_logic;
  signal cnotr6_n1206 : std_logic;
  signal cnotr6_n1207 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n1212_o : std_logic;
  signal n1213_o : std_logic_vector (5 downto 0);
  signal cnotr7_n1214 : std_logic;
  signal cnotr7_n1215 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n1220_o : std_logic;
  signal alut1_n1221 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n1224 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n1227_o : std_logic_vector (16 downto 0);
  signal n1228_o : std_logic_vector (6 downto 0);
  signal n1229_o : std_logic_vector (8 downto 0);
  signal n1230_o : std_logic_vector (8 downto 0);
  signal n1231_o : std_logic_vector (8 downto 0);
  signal n1232_o : std_logic_vector (5 downto 0);
begin
  g <= n1227_o;
  a_out <= add2_n1196;
  c_out <= n1228_o;
  x_out <= add1_n1132;
  y_out <= addsub_n1142;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1130; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1229_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1230_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1151; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1131; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1158; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1231_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1232_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1221; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1207; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1195; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1224; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1175; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1194_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1129_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1130 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1131 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1132 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n1129_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1139_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1140 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1141 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1142 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n1139_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1149_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1150 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1151 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n1149_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1156_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1157 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1158 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n1156_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1163_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1164_o <= w (16 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1165 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1166 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_7 port map (
    ctrl => n1163_o,
    i => n1164_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1171_o <= y (7);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1172_o <= y_4 (1);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1173_o <= y_4 (8 downto 2);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1174 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1175 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_7 port map (
    ctrl => n1172_o,
    i => n1173_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1180_o <= y_4 (0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1181_o <= y (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1182_o <= n1180_o & n1181_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1183_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1184 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1185 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_7 port map (
    ctrl => n1183_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1190_o <= x_1 (7);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1191_o <= x_1 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1192_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1193_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1194_o <= n1192_o & n1193_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1195 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1196 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1201_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1202_o <= not n1201_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1203_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1204_o <= not n1203_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1205_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1206 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1207 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n1205_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1212_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1213_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1214 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1215 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n1212_o,
    i => n1213_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1220_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1221 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_7 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1224 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_7 port map (
    i => c_3,
    o => alut2_o);
  n1227_o <= n1191_o & addsub_n1141 & cnotr7_n1214;
  n1228_o <= cnotr7_n1215 & n1220_o;
  n1229_o <= gen0_cnotr5_n1185 & gen0_cnotr5_n1184 & n1190_o;
  n1230_o <= gen0_cnotr3_n1166 & gen0_cnotr3_n1165 & n1171_o;
  n1231_o <= gen0_cnotr4_n1174 & n1182_o;
  n1232_o <= n1204_o & addsub_n1140 & cnotr6_n1206 & n1202_o & cnotr2_n1157 & cnotr1_n1150;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_6 is
  port (
    w : in std_logic_vector (15 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (15 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_6;

architecture rtl of cordic_stage_8_6 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (5 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n1019_o : std_logic_vector (8 downto 0);
  signal add1_n1020 : std_logic_vector (8 downto 0);
  signal add1_n1021 : std_logic_vector (8 downto 0);
  signal add1_n1022 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n1029_o : std_logic;
  signal addsub_n1030 : std_logic;
  signal addsub_n1031 : std_logic_vector (8 downto 0);
  signal addsub_n1032 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n1039_o : std_logic;
  signal cnotr1_n1040 : std_logic;
  signal cnotr1_n1041 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n1046_o : std_logic;
  signal cnotr2_n1047 : std_logic;
  signal cnotr2_n1048 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n1053_o : std_logic;
  signal n1054_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_n1055 : std_logic;
  signal gen0_cnotr3_n1056 : std_logic_vector (5 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (5 downto 0);
  signal n1061_o : std_logic_vector (1 downto 0);
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_n1064 : std_logic;
  signal gen0_cnotr4_n1065 : std_logic_vector (5 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (5 downto 0);
  signal n1070_o : std_logic_vector (1 downto 0);
  signal n1071_o : std_logic_vector (5 downto 0);
  signal n1072_o : std_logic_vector (7 downto 0);
  signal n1073_o : std_logic;
  signal gen0_cnotr5_n1074 : std_logic;
  signal gen0_cnotr5_n1075 : std_logic_vector (5 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (5 downto 0);
  signal n1080_o : std_logic_vector (1 downto 0);
  signal n1081_o : std_logic_vector (5 downto 0);
  signal n1082_o : std_logic;
  signal n1083_o : std_logic_vector (5 downto 0);
  signal n1084_o : std_logic_vector (6 downto 0);
  signal add2_n1085 : std_logic_vector (6 downto 0);
  signal add2_n1086 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic;
  signal cnotr6_n1096 : std_logic;
  signal cnotr6_n1097 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n1102_o : std_logic;
  signal n1103_o : std_logic_vector (5 downto 0);
  signal cnotr7_n1104 : std_logic;
  signal cnotr7_n1105 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n1110_o : std_logic;
  signal alut1_n1111 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n1114 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n1117_o : std_logic_vector (15 downto 0);
  signal n1118_o : std_logic_vector (6 downto 0);
  signal n1119_o : std_logic_vector (8 downto 0);
  signal n1120_o : std_logic_vector (8 downto 0);
  signal n1121_o : std_logic_vector (8 downto 0);
  signal n1122_o : std_logic_vector (5 downto 0);
begin
  g <= n1117_o;
  a_out <= add2_n1086;
  c_out <= n1118_o;
  x_out <= add1_n1022;
  y_out <= addsub_n1032;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n1020; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1119_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1120_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n1041; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n1021; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n1048; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1121_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1122_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1111; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n1097; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n1085; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1114; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n1065; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n1084_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n1019_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n1020 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n1021 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n1022 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n1019_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n1029_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n1030 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n1031 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n1032 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n1029_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n1039_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n1040 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n1041 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n1039_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n1046_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n1047 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n1048 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n1046_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n1053_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n1054_o <= w (15 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n1055 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n1056 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_6 port map (
    ctrl => n1053_o,
    i => n1054_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n1061_o <= y (7 downto 6);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n1062_o <= y_4 (2);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n1063_o <= y_4 (8 downto 3);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n1064 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n1065 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_6 port map (
    ctrl => n1062_o,
    i => n1063_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n1070_o <= y_4 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n1071_o <= y (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n1072_o <= n1070_o & n1071_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n1073_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n1074 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n1075 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_6 port map (
    ctrl => n1073_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n1080_o <= x_1 (7 downto 6);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n1081_o <= x_1 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n1082_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n1083_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n1084_o <= n1082_o & n1083_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n1085 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n1086 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n1091_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n1092_o <= not n1091_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n1093_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n1094_o <= not n1093_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n1095_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n1096 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n1097 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n1095_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n1102_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n1103_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n1104 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n1105 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n1102_o,
    i => n1103_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1110_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1111 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_6 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1114 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_6 port map (
    i => c_3,
    o => alut2_o);
  n1117_o <= n1081_o & addsub_n1031 & cnotr7_n1104;
  n1118_o <= cnotr7_n1105 & n1110_o;
  n1119_o <= gen0_cnotr5_n1075 & gen0_cnotr5_n1074 & n1080_o;
  n1120_o <= gen0_cnotr3_n1056 & gen0_cnotr3_n1055 & n1061_o;
  n1121_o <= gen0_cnotr4_n1064 & n1072_o;
  n1122_o <= n1094_o & addsub_n1030 & cnotr6_n1096 & n1092_o & cnotr2_n1047 & cnotr1_n1040;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_5 is
  port (
    w : in std_logic_vector (14 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (14 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_5;

architecture rtl of cordic_stage_8_5 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (4 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n909_o : std_logic_vector (8 downto 0);
  signal add1_n910 : std_logic_vector (8 downto 0);
  signal add1_n911 : std_logic_vector (8 downto 0);
  signal add1_n912 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n919_o : std_logic;
  signal addsub_n920 : std_logic;
  signal addsub_n921 : std_logic_vector (8 downto 0);
  signal addsub_n922 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n929_o : std_logic;
  signal cnotr1_n930 : std_logic;
  signal cnotr1_n931 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n936_o : std_logic;
  signal cnotr2_n937 : std_logic;
  signal cnotr2_n938 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n943_o : std_logic;
  signal n944_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_n945 : std_logic;
  signal gen0_cnotr3_n946 : std_logic_vector (4 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (4 downto 0);
  signal n951_o : std_logic_vector (2 downto 0);
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_n954 : std_logic;
  signal gen0_cnotr4_n955 : std_logic_vector (4 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (4 downto 0);
  signal n960_o : std_logic_vector (2 downto 0);
  signal n961_o : std_logic_vector (4 downto 0);
  signal n962_o : std_logic_vector (7 downto 0);
  signal n963_o : std_logic;
  signal gen0_cnotr5_n964 : std_logic;
  signal gen0_cnotr5_n965 : std_logic_vector (4 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (4 downto 0);
  signal n970_o : std_logic_vector (2 downto 0);
  signal n971_o : std_logic_vector (4 downto 0);
  signal n972_o : std_logic;
  signal n973_o : std_logic_vector (5 downto 0);
  signal n974_o : std_logic_vector (6 downto 0);
  signal add2_n975 : std_logic_vector (6 downto 0);
  signal add2_n976 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic;
  signal cnotr6_n986 : std_logic;
  signal cnotr6_n987 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n992_o : std_logic;
  signal n993_o : std_logic_vector (5 downto 0);
  signal cnotr7_n994 : std_logic;
  signal cnotr7_n995 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n1000_o : std_logic;
  signal alut1_n1001 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n1004 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n1007_o : std_logic_vector (14 downto 0);
  signal n1008_o : std_logic_vector (6 downto 0);
  signal n1009_o : std_logic_vector (8 downto 0);
  signal n1010_o : std_logic_vector (8 downto 0);
  signal n1011_o : std_logic_vector (8 downto 0);
  signal n1012_o : std_logic_vector (5 downto 0);
begin
  g <= n1007_o;
  a_out <= add2_n976;
  c_out <= n1008_o;
  x_out <= add1_n912;
  y_out <= addsub_n922;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n910; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n1009_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n1010_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n931; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n911; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n938; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n1011_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n1012_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n1001; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n987; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n975; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n1004; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n955; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n974_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n909_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n910 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n911 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n912 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n909_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n919_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n920 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n921 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n922 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n919_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n929_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n930 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n931 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n929_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n936_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n937 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n938 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n936_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n943_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n944_o <= w (14 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n945 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n946 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_5 port map (
    ctrl => n943_o,
    i => n944_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n951_o <= y (7 downto 5);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n952_o <= y_4 (3);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n953_o <= y_4 (8 downto 4);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n954 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n955 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_5 port map (
    ctrl => n952_o,
    i => n953_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n960_o <= y_4 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n961_o <= y (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n962_o <= n960_o & n961_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n963_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n964 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n965 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_5 port map (
    ctrl => n963_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n970_o <= x_1 (7 downto 5);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n971_o <= x_1 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n972_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n973_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n974_o <= n972_o & n973_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n975 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n976 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n981_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n982_o <= not n981_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n983_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n984_o <= not n983_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n985_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n986 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n987 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n985_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n992_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n993_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n994 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n995 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n992_o,
    i => n993_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n1000_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n1001 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_5 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n1004 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_5 port map (
    i => c_3,
    o => alut2_o);
  n1007_o <= n971_o & addsub_n921 & cnotr7_n994;
  n1008_o <= cnotr7_n995 & n1000_o;
  n1009_o <= gen0_cnotr5_n965 & gen0_cnotr5_n964 & n970_o;
  n1010_o <= gen0_cnotr3_n946 & gen0_cnotr3_n945 & n951_o;
  n1011_o <= gen0_cnotr4_n954 & n962_o;
  n1012_o <= n984_o & addsub_n920 & cnotr6_n986 & n982_o & cnotr2_n937 & cnotr1_n930;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_4 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_4;

architecture rtl of cordic_stage_8_4 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n799_o : std_logic_vector (8 downto 0);
  signal add1_n800 : std_logic_vector (8 downto 0);
  signal add1_n801 : std_logic_vector (8 downto 0);
  signal add1_n802 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n809_o : std_logic;
  signal addsub_n810 : std_logic;
  signal addsub_n811 : std_logic_vector (8 downto 0);
  signal addsub_n812 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n819_o : std_logic;
  signal cnotr1_n820 : std_logic;
  signal cnotr1_n821 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n826_o : std_logic;
  signal cnotr2_n827 : std_logic;
  signal cnotr2_n828 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n833_o : std_logic;
  signal n834_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n835 : std_logic;
  signal gen0_cnotr3_n836 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n841_o : std_logic_vector (3 downto 0);
  signal n842_o : std_logic;
  signal n843_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n844 : std_logic;
  signal gen0_cnotr4_n845 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n850_o : std_logic_vector (3 downto 0);
  signal n851_o : std_logic_vector (3 downto 0);
  signal n852_o : std_logic_vector (7 downto 0);
  signal n853_o : std_logic;
  signal gen0_cnotr5_n854 : std_logic;
  signal gen0_cnotr5_n855 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n860_o : std_logic_vector (3 downto 0);
  signal n861_o : std_logic_vector (3 downto 0);
  signal n862_o : std_logic;
  signal n863_o : std_logic_vector (5 downto 0);
  signal n864_o : std_logic_vector (6 downto 0);
  signal add2_n865 : std_logic_vector (6 downto 0);
  signal add2_n866 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic;
  signal cnotr6_n876 : std_logic;
  signal cnotr6_n877 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n882_o : std_logic;
  signal n883_o : std_logic_vector (5 downto 0);
  signal cnotr7_n884 : std_logic;
  signal cnotr7_n885 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n890_o : std_logic;
  signal alut1_n891 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n894 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n897_o : std_logic_vector (13 downto 0);
  signal n898_o : std_logic_vector (6 downto 0);
  signal n899_o : std_logic_vector (8 downto 0);
  signal n900_o : std_logic_vector (8 downto 0);
  signal n901_o : std_logic_vector (8 downto 0);
  signal n902_o : std_logic_vector (5 downto 0);
begin
  g <= n897_o;
  a_out <= add2_n866;
  c_out <= n898_o;
  x_out <= add1_n802;
  y_out <= addsub_n812;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n800; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n899_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n900_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n821; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n801; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n828; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n901_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n902_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n891; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n877; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n865; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n894; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n845; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n864_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n799_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n800 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n801 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n802 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n799_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n809_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n810 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n811 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n812 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n809_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n819_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n820 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n821 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n819_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n826_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n827 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n828 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n826_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n833_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n834_o <= w (13 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n835 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n836 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n833_o,
    i => n834_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n841_o <= y (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n842_o <= y_4 (4);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n843_o <= y_4 (8 downto 5);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n844 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n845 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n842_o,
    i => n843_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n850_o <= y_4 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n851_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n852_o <= n850_o & n851_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n853_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n854 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n855 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n853_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n860_o <= x_1 (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n861_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n862_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n863_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n864_o <= n862_o & n863_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n865 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n866 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n871_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n872_o <= not n871_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n873_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n874_o <= not n873_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n875_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n876 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n877 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n875_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n882_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n883_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n884 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n885 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n882_o,
    i => n883_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n890_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n891 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n894 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_4 port map (
    i => c_3,
    o => alut2_o);
  n897_o <= n861_o & addsub_n811 & cnotr7_n884;
  n898_o <= cnotr7_n885 & n890_o;
  n899_o <= gen0_cnotr5_n855 & gen0_cnotr5_n854 & n860_o;
  n900_o <= gen0_cnotr3_n836 & gen0_cnotr3_n835 & n841_o;
  n901_o <= gen0_cnotr4_n844 & n852_o;
  n902_o <= n874_o & addsub_n810 & cnotr6_n876 & n872_o & cnotr2_n827 & cnotr1_n820;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_3 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_3;

architecture rtl of cordic_stage_8_3 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n689_o : std_logic_vector (8 downto 0);
  signal add1_n690 : std_logic_vector (8 downto 0);
  signal add1_n691 : std_logic_vector (8 downto 0);
  signal add1_n692 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n699_o : std_logic;
  signal addsub_n700 : std_logic;
  signal addsub_n701 : std_logic_vector (8 downto 0);
  signal addsub_n702 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n709_o : std_logic;
  signal cnotr1_n710 : std_logic;
  signal cnotr1_n711 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n716_o : std_logic;
  signal cnotr2_n717 : std_logic;
  signal cnotr2_n718 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n723_o : std_logic;
  signal n724_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n725 : std_logic;
  signal gen0_cnotr3_n726 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n731_o : std_logic_vector (4 downto 0);
  signal n732_o : std_logic;
  signal n733_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n734 : std_logic;
  signal gen0_cnotr4_n735 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n740_o : std_logic_vector (4 downto 0);
  signal n741_o : std_logic_vector (2 downto 0);
  signal n742_o : std_logic_vector (7 downto 0);
  signal n743_o : std_logic;
  signal gen0_cnotr5_n744 : std_logic;
  signal gen0_cnotr5_n745 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n750_o : std_logic_vector (4 downto 0);
  signal n751_o : std_logic_vector (2 downto 0);
  signal n752_o : std_logic;
  signal n753_o : std_logic_vector (5 downto 0);
  signal n754_o : std_logic_vector (6 downto 0);
  signal add2_n755 : std_logic_vector (6 downto 0);
  signal add2_n756 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n761_o : std_logic;
  signal n762_o : std_logic;
  signal n763_o : std_logic;
  signal n764_o : std_logic;
  signal n765_o : std_logic;
  signal cnotr6_n766 : std_logic;
  signal cnotr6_n767 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n772_o : std_logic;
  signal n773_o : std_logic_vector (5 downto 0);
  signal cnotr7_n774 : std_logic;
  signal cnotr7_n775 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n780_o : std_logic;
  signal alut1_n781 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n784 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n787_o : std_logic_vector (12 downto 0);
  signal n788_o : std_logic_vector (6 downto 0);
  signal n789_o : std_logic_vector (8 downto 0);
  signal n790_o : std_logic_vector (8 downto 0);
  signal n791_o : std_logic_vector (8 downto 0);
  signal n792_o : std_logic_vector (5 downto 0);
begin
  g <= n787_o;
  a_out <= add2_n756;
  c_out <= n788_o;
  x_out <= add1_n692;
  y_out <= addsub_n702;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n690; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n789_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n790_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n711; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n691; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n718; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n791_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n792_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n781; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n767; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n755; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n784; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n735; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n754_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n689_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n690 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n691 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n692 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n689_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n699_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n700 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n701 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n702 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n699_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n709_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n710 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n711 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n709_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n716_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n717 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n718 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n716_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n723_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n724_o <= w (12 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n725 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n726 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n723_o,
    i => n724_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n731_o <= y (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n732_o <= y_4 (5);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n733_o <= y_4 (8 downto 6);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n734 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n735 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n732_o,
    i => n733_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n740_o <= y_4 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n741_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n742_o <= n740_o & n741_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n743_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n744 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n745 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n743_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n750_o <= x_1 (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n751_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n752_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n753_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n754_o <= n752_o & n753_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n755 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n756 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n761_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n762_o <= not n761_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n763_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n764_o <= not n763_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n765_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n766 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n767 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n765_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n772_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n773_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n774 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n775 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n772_o,
    i => n773_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n780_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n781 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n784 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_3 port map (
    i => c_3,
    o => alut2_o);
  n787_o <= n751_o & addsub_n701 & cnotr7_n774;
  n788_o <= cnotr7_n775 & n780_o;
  n789_o <= gen0_cnotr5_n745 & gen0_cnotr5_n744 & n750_o;
  n790_o <= gen0_cnotr3_n726 & gen0_cnotr3_n725 & n731_o;
  n791_o <= gen0_cnotr4_n734 & n742_o;
  n792_o <= n764_o & addsub_n700 & cnotr6_n766 & n762_o & cnotr2_n717 & cnotr1_n710;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_2 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_2;

architecture rtl of cordic_stage_8_2 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n579_o : std_logic_vector (8 downto 0);
  signal add1_n580 : std_logic_vector (8 downto 0);
  signal add1_n581 : std_logic_vector (8 downto 0);
  signal add1_n582 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n589_o : std_logic;
  signal addsub_n590 : std_logic;
  signal addsub_n591 : std_logic_vector (8 downto 0);
  signal addsub_n592 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n599_o : std_logic;
  signal cnotr1_n600 : std_logic;
  signal cnotr1_n601 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n606_o : std_logic;
  signal cnotr2_n607 : std_logic;
  signal cnotr2_n608 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n613_o : std_logic;
  signal n614_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n615 : std_logic;
  signal gen0_cnotr3_n616 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n621_o : std_logic_vector (5 downto 0);
  signal n622_o : std_logic;
  signal n623_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n624 : std_logic;
  signal gen0_cnotr4_n625 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n630_o : std_logic_vector (5 downto 0);
  signal n631_o : std_logic_vector (1 downto 0);
  signal n632_o : std_logic_vector (7 downto 0);
  signal n633_o : std_logic;
  signal gen0_cnotr5_n634 : std_logic;
  signal gen0_cnotr5_n635 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n640_o : std_logic_vector (5 downto 0);
  signal n641_o : std_logic_vector (1 downto 0);
  signal n642_o : std_logic;
  signal n643_o : std_logic_vector (5 downto 0);
  signal n644_o : std_logic_vector (6 downto 0);
  signal add2_n645 : std_logic_vector (6 downto 0);
  signal add2_n646 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n651_o : std_logic;
  signal n652_o : std_logic;
  signal n653_o : std_logic;
  signal n654_o : std_logic;
  signal n655_o : std_logic;
  signal cnotr6_n656 : std_logic;
  signal cnotr6_n657 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n662_o : std_logic;
  signal n663_o : std_logic_vector (5 downto 0);
  signal cnotr7_n664 : std_logic;
  signal cnotr7_n665 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n670_o : std_logic;
  signal alut1_n671 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n674 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n677_o : std_logic_vector (11 downto 0);
  signal n678_o : std_logic_vector (6 downto 0);
  signal n679_o : std_logic_vector (8 downto 0);
  signal n680_o : std_logic_vector (8 downto 0);
  signal n681_o : std_logic_vector (8 downto 0);
  signal n682_o : std_logic_vector (5 downto 0);
begin
  g <= n677_o;
  a_out <= add2_n646;
  c_out <= n678_o;
  x_out <= add1_n582;
  y_out <= addsub_n592;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n580; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n679_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n680_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n601; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n581; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n608; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n681_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n682_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n671; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n657; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n645; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n674; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n625; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n644_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n579_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n580 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n581 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n582 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n579_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n589_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n590 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n591 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n592 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n589_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n599_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n600 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n601 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n599_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n606_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n607 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n608 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n606_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n613_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n614_o <= w (11 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n615 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n616 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n613_o,
    i => n614_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n621_o <= y (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n622_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n623_o <= y_4 (8 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n624 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n625 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n622_o,
    i => n623_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n630_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n631_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n632_o <= n630_o & n631_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n633_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n634 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n635 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n633_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n640_o <= x_1 (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n641_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n642_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n643_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n644_o <= n642_o & n643_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n645 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n646 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n651_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n652_o <= not n651_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n653_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n654_o <= not n653_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n655_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n656 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n657 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n655_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n662_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n663_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n664 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n665 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n662_o,
    i => n663_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n670_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n671 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n674 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_2 port map (
    i => c_3,
    o => alut2_o);
  n677_o <= n641_o & addsub_n591 & cnotr7_n664;
  n678_o <= cnotr7_n665 & n670_o;
  n679_o <= gen0_cnotr5_n635 & gen0_cnotr5_n634 & n640_o;
  n680_o <= gen0_cnotr3_n616 & gen0_cnotr3_n615 & n621_o;
  n681_o <= gen0_cnotr4_n624 & n632_o;
  n682_o <= n654_o & addsub_n590 & cnotr6_n656 & n652_o & cnotr2_n607 & cnotr1_n600;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_1 is
  port (
    w : in std_logic_vector (10 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (10 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_1;

architecture rtl of cordic_stage_8_1 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n469_o : std_logic_vector (8 downto 0);
  signal add1_n470 : std_logic_vector (8 downto 0);
  signal add1_n471 : std_logic_vector (8 downto 0);
  signal add1_n472 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n479_o : std_logic;
  signal addsub_n480 : std_logic;
  signal addsub_n481 : std_logic_vector (8 downto 0);
  signal addsub_n482 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n489_o : std_logic;
  signal cnotr1_n490 : std_logic;
  signal cnotr1_n491 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n496_o : std_logic;
  signal cnotr2_n497 : std_logic;
  signal cnotr2_n498 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n503_o : std_logic;
  signal n504_o : std_logic;
  signal gen0_cnotr3_n505 : std_logic;
  signal gen0_cnotr3_n506 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n511_o : std_logic_vector (6 downto 0);
  signal n512_o : std_logic;
  signal n513_o : std_logic;
  signal gen0_cnotr4_n514 : std_logic;
  signal gen0_cnotr4_n515 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n520_o : std_logic_vector (6 downto 0);
  signal n521_o : std_logic;
  signal n522_o : std_logic_vector (7 downto 0);
  signal n523_o : std_logic;
  signal gen0_cnotr5_n524 : std_logic;
  signal gen0_cnotr5_n525 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n530_o : std_logic_vector (6 downto 0);
  signal n531_o : std_logic;
  signal n532_o : std_logic;
  signal n533_o : std_logic_vector (5 downto 0);
  signal n534_o : std_logic_vector (6 downto 0);
  signal add2_n535 : std_logic_vector (6 downto 0);
  signal add2_n536 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n541_o : std_logic;
  signal n542_o : std_logic;
  signal n543_o : std_logic;
  signal n544_o : std_logic;
  signal n545_o : std_logic;
  signal cnotr6_n546 : std_logic;
  signal cnotr6_n547 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n552_o : std_logic;
  signal n553_o : std_logic_vector (5 downto 0);
  signal cnotr7_n554 : std_logic;
  signal cnotr7_n555 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n560_o : std_logic;
  signal alut1_n561 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n564 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n567_o : std_logic_vector (10 downto 0);
  signal n568_o : std_logic_vector (6 downto 0);
  signal n569_o : std_logic_vector (8 downto 0);
  signal n570_o : std_logic_vector (8 downto 0);
  signal n571_o : std_logic_vector (8 downto 0);
  signal n572_o : std_logic_vector (5 downto 0);
begin
  g <= n567_o;
  a_out <= add2_n536;
  c_out <= n568_o;
  x_out <= add1_n472;
  y_out <= addsub_n482;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n470; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n569_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n570_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n491; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n471; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n498; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n571_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n572_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n561; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n547; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n535; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n564; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n515; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n534_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n469_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n470 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n471 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n472 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n469_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n479_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n480 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n481 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n482 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n479_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n489_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n490 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n491 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n489_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n496_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n497 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n498 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n496_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n503_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n504_o <= w (10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n505 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n506 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n503_o,
    i => n504_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n511_o <= y (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n512_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n513_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n514 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n515 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n512_o,
    i => n513_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n520_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n521_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n522_o <= n520_o & n521_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n523_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n524 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n525 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n523_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n530_o <= x_1 (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n531_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n532_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n533_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n534_o <= n532_o & n533_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n535 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n536 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n541_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n542_o <= not n541_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n543_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n544_o <= not n543_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n545_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n546 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n547 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n545_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n552_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n553_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n554 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n555 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n552_o,
    i => n553_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n560_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n561 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n564 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_1 port map (
    i => c_3,
    o => alut2_o);
  n567_o <= n531_o & addsub_n481 & cnotr7_n554;
  n568_o <= cnotr7_n555 & n560_o;
  n569_o <= gen0_cnotr5_n525 & gen0_cnotr5_n524 & n530_o;
  n570_o <= gen0_cnotr3_n506 & gen0_cnotr3_n505 & n511_o;
  n571_o <= gen0_cnotr4_n514 & n522_o;
  n572_o <= n544_o & addsub_n480 & cnotr6_n546 & n542_o & cnotr2_n497 & cnotr1_n490;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_0 is
  port (
    w : in std_logic_vector (9 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_0;

architecture rtl of cordic_stage_8_0 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n390_o : std_logic_vector (8 downto 0);
  signal add1_n391 : std_logic_vector (8 downto 0);
  signal add1_n392 : std_logic_vector (8 downto 0);
  signal add1_n393 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n400_o : std_logic;
  signal addsub_n401 : std_logic;
  signal addsub_n402 : std_logic_vector (8 downto 0);
  signal addsub_n403 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n410_o : std_logic;
  signal cnotr1_n411 : std_logic;
  signal cnotr1_n412 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n417_o : std_logic;
  signal cnotr2_n418 : std_logic;
  signal cnotr2_n419 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n424_o : std_logic;
  signal n425_o : std_logic_vector (5 downto 0);
  signal n426_o : std_logic_vector (6 downto 0);
  signal add2_n427 : std_logic_vector (6 downto 0);
  signal add2_n428 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n433_o : std_logic;
  signal n434_o : std_logic;
  signal n435_o : std_logic;
  signal n436_o : std_logic;
  signal n437_o : std_logic;
  signal cnotr6_n438 : std_logic;
  signal cnotr6_n439 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n444_o : std_logic;
  signal n445_o : std_logic_vector (5 downto 0);
  signal cnotr7_n446 : std_logic;
  signal cnotr7_n447 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n452_o : std_logic;
  signal alut1_n453 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n456 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n459_o : std_logic_vector (9 downto 0);
  signal n460_o : std_logic_vector (6 downto 0);
  signal n461_o : std_logic_vector (5 downto 0);
begin
  g <= n459_o;
  a_out <= add2_n428;
  c_out <= n460_o;
  x_out <= add1_n393;
  y_out <= addsub_n403;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n391; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n412; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n392; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n419; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n461_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n453; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n439; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n427; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n456; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n426_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n390_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n391 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n392 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n393 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n390_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n400_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n401 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n402 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n403 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n400_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n410_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n411 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n412 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n410_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n417_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n418 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n419 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n417_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n424_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n425_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n426_o <= n424_o & n425_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n427 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n428 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n433_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n434_o <= not n433_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n435_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n436_o <= not n435_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n437_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n438 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n439 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n437_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n444_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n445_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n446 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n447 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n444_o,
    i => n445_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n452_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n453 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n456 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_0 port map (
    i => c_3,
    o => alut2_o);
  n459_o <= addsub_n402 & cnotr7_n446;
  n460_o <= cnotr7_n447 & n452_o;
  n461_o <= n436_o & addsub_n401 & cnotr6_n438 & n434_o & cnotr2_n418 & cnotr1_n411;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n380_o : std_logic;
  signal n381_o : std_logic;
  signal n382_o : std_logic;
  signal n383_o : std_logic;
  signal n384_o : std_logic_vector (1 downto 0);
begin
  o <= n384_o;
  -- vhdl_source/cnot.vhdl:24:17
  n380_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n381_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n382_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n383_o <= n381_o xor n382_o;
  n384_o <= n380_o & n383_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n304_o : std_logic;
  signal n305_o : std_logic;
  signal n306_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n307 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n310_o : std_logic;
  signal n311_o : std_logic;
  signal n312_o : std_logic;
  signal n313_o : std_logic;
  signal n314_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n315 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n318_o : std_logic;
  signal n319_o : std_logic;
  signal n320_o : std_logic;
  signal n321_o : std_logic;
  signal n322_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n323 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n326_o : std_logic;
  signal n327_o : std_logic;
  signal n328_o : std_logic;
  signal n329_o : std_logic;
  signal n330_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n331 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n334_o : std_logic;
  signal n335_o : std_logic;
  signal n336_o : std_logic;
  signal n337_o : std_logic;
  signal n338_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n339 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n342_o : std_logic;
  signal n343_o : std_logic;
  signal n344_o : std_logic;
  signal n345_o : std_logic;
  signal n346_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n347 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n350_o : std_logic;
  signal n351_o : std_logic;
  signal n352_o : std_logic;
  signal n353_o : std_logic;
  signal n354_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n355 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n358_o : std_logic;
  signal n359_o : std_logic;
  signal n360_o : std_logic;
  signal n361_o : std_logic;
  signal n362_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n363 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n366_o : std_logic;
  signal n367_o : std_logic;
  signal n368_o : std_logic;
  signal n369_o : std_logic;
  signal n370_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n371 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n374_o : std_logic;
  signal n375_o : std_logic;
  signal n376_o : std_logic;
  signal n377_o : std_logic_vector (8 downto 0);
  signal n378_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n376_o;
  o <= n377_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n378_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n304_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n305_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n306_o <= n304_o & n305_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n307 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n306_o,
    o => gen1_n0_cnot0_o);
  n310_o <= gen1_n0_cnot0_n307 (1);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n311_o <= gen1_n0_cnot0_n307 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n312_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n313_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n314_o <= n312_o & n313_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n315 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n314_o,
    o => gen1_n1_cnot0_o);
  n318_o <= gen1_n1_cnot0_n315 (1);
  n319_o <= gen1_n1_cnot0_n315 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n320_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n321_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n322_o <= n320_o & n321_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n323 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n322_o,
    o => gen1_n2_cnot0_o);
  n326_o <= gen1_n2_cnot0_n323 (1);
  n327_o <= gen1_n2_cnot0_n323 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n328_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n329_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n330_o <= n328_o & n329_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n331 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n330_o,
    o => gen1_n3_cnot0_o);
  n334_o <= gen1_n3_cnot0_n331 (1);
  n335_o <= gen1_n3_cnot0_n331 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n336_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n337_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n338_o <= n336_o & n337_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n339 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n338_o,
    o => gen1_n4_cnot0_o);
  -- vhdl_source/cordic.vhdl:20:16
  n342_o <= gen1_n4_cnot0_n339 (1);
  -- vhdl_source/cordic.vhdl:18:16
  n343_o <= gen1_n4_cnot0_n339 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n344_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n345_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n346_o <= n344_o & n345_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n347 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n346_o,
    o => gen1_n5_cnot0_o);
  n350_o <= gen1_n5_cnot0_n347 (1);
  n351_o <= gen1_n5_cnot0_n347 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n352_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n353_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n354_o <= n352_o & n353_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n355 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n354_o,
    o => gen1_n6_cnot0_o);
  n358_o <= gen1_n6_cnot0_n355 (1);
  n359_o <= gen1_n6_cnot0_n355 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n360_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n361_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n362_o <= n360_o & n361_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n363 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n362_o,
    o => gen1_n7_cnot0_o);
  n366_o <= gen1_n7_cnot0_n363 (1);
  n367_o <= gen1_n7_cnot0_n363 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n368_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n369_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n370_o <= n368_o & n369_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n371 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n370_o,
    o => gen1_n8_cnot0_o);
  n374_o <= gen1_n8_cnot0_n371 (1);
  n375_o <= gen1_n8_cnot0_n371 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n376_o <= ctrl_prop (9);
  n377_o <= n375_o & n367_o & n359_o & n351_o & n343_o & n335_o & n327_o & n319_o & n311_o;
  n378_o <= n374_o & n366_o & n358_o & n350_o & n342_o & n334_o & n326_o & n318_o & n310_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n251_o : std_logic;
  signal n252_o : std_logic;
  signal n253_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n254 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n257_o : std_logic;
  signal n258_o : std_logic;
  signal n259_o : std_logic;
  signal n260_o : std_logic;
  signal n261_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n262 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n265_o : std_logic;
  signal n266_o : std_logic;
  signal n267_o : std_logic;
  signal n268_o : std_logic;
  signal n269_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n270 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n273_o : std_logic;
  signal n274_o : std_logic;
  signal n275_o : std_logic;
  signal n276_o : std_logic;
  signal n277_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n278 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n281_o : std_logic;
  signal n282_o : std_logic;
  signal n283_o : std_logic;
  signal n284_o : std_logic;
  signal n285_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n286 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n289_o : std_logic;
  signal n290_o : std_logic;
  signal n291_o : std_logic;
  signal n292_o : std_logic;
  signal n293_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n294 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n297_o : std_logic;
  signal n298_o : std_logic;
  signal n299_o : std_logic;
  signal n300_o : std_logic_vector (5 downto 0);
  signal n301_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n299_o;
  o <= n300_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n301_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n251_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n252_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n253_o <= n251_o & n252_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n254 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n253_o,
    o => gen1_n0_cnot0_o);
  n257_o <= gen1_n0_cnot0_n254 (1);
  n258_o <= gen1_n0_cnot0_n254 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n259_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n260_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n261_o <= n259_o & n260_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n262 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n261_o,
    o => gen1_n1_cnot0_o);
  n265_o <= gen1_n1_cnot0_n262 (1);
  n266_o <= gen1_n1_cnot0_n262 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n267_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n268_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n269_o <= n267_o & n268_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n270 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n269_o,
    o => gen1_n2_cnot0_o);
  n273_o <= gen1_n2_cnot0_n270 (1);
  n274_o <= gen1_n2_cnot0_n270 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n275_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n276_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n277_o <= n275_o & n276_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n278 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n277_o,
    o => gen1_n3_cnot0_o);
  n281_o <= gen1_n3_cnot0_n278 (1);
  n282_o <= gen1_n3_cnot0_n278 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n283_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n284_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n285_o <= n283_o & n284_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n286 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n285_o,
    o => gen1_n4_cnot0_o);
  n289_o <= gen1_n4_cnot0_n286 (1);
  n290_o <= gen1_n4_cnot0_n286 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n291_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n292_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n293_o <= n291_o & n292_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n294 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n293_o,
    o => gen1_n5_cnot0_o);
  n297_o <= gen1_n5_cnot0_n294 (1);
  n298_o <= gen1_n5_cnot0_n294 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n299_o <= ctrl_prop (6);
  n300_o <= n298_o & n290_o & n282_o & n274_o & n266_o & n258_o;
  n301_o <= n297_o & n289_o & n281_o & n273_o & n265_o & n257_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_8_9 is
  port (
    i : in std_logic_vector (7 downto 0);
    o : out std_logic_vector (7 downto 0));
end entity init_lookup_8_9;

architecture rtl of init_lookup_8_9 is
  signal n235_o : std_logic;
  signal n236_o : std_logic;
  signal n237_o : std_logic;
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic;
  signal n243_o : std_logic;
  signal n244_o : std_logic;
  signal n245_o : std_logic;
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic_vector (7 downto 0);
begin
  o <= n248_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n235_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n236_o <= not n235_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n237_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n238_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n239_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n240_o <= not n239_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n241_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n242_o <= not n241_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n243_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:49
  n244_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n245_o <= not n244_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n246_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n247_o <= not n246_o;
  n248_o <= n236_o & n237_o & n238_o & n240_o & n242_o & n243_o & n245_o & n247_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (126 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (6 downto 0);
  signal wrap_X: std_logic_vector (8 downto 0);
  signal wrap_Y: std_logic_vector (8 downto 0);
  signal wrap_G: std_logic_vector (126 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (6 downto 0);
  signal wrap_X_OUT: std_logic_vector (8 downto 0);
  signal wrap_Y_OUT: std_logic_vector (8 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (69 downto 0);
  signal as : std_logic_vector (69 downto 0);
  signal a_map : std_logic_vector (6 downto 0);
  signal xs : std_logic_vector (89 downto 0);
  signal ys : std_logic_vector (89 downto 0);
  signal n5_o : std_logic_vector (7 downto 0);
  signal init_n6 : std_logic_vector (7 downto 0);
  signal init_o : std_logic_vector (7 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (5 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (5 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (5 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (8 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (8 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (8 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (8 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (8 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (8 downto 0);
  signal n41_o : std_logic_vector (6 downto 0);
  signal n42_o : std_logic_vector (9 downto 0);
  signal n43_o : std_logic_vector (6 downto 0);
  signal n44_o : std_logic_vector (6 downto 0);
  signal n45_o : std_logic_vector (8 downto 0);
  signal n46_o : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (8 downto 0);
  signal n62_o : std_logic_vector (10 downto 0);
  signal n63_o : std_logic_vector (6 downto 0);
  signal n64_o : std_logic_vector (6 downto 0);
  signal n65_o : std_logic_vector (8 downto 0);
  signal n66_o : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (8 downto 0);
  signal n82_o : std_logic_vector (11 downto 0);
  signal n83_o : std_logic_vector (6 downto 0);
  signal n84_o : std_logic_vector (6 downto 0);
  signal n85_o : std_logic_vector (8 downto 0);
  signal n86_o : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (8 downto 0);
  signal n102_o : std_logic_vector (12 downto 0);
  signal n103_o : std_logic_vector (6 downto 0);
  signal n104_o : std_logic_vector (6 downto 0);
  signal n105_o : std_logic_vector (8 downto 0);
  signal n106_o : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (8 downto 0);
  signal n122_o : std_logic_vector (13 downto 0);
  signal n123_o : std_logic_vector (6 downto 0);
  signal n124_o : std_logic_vector (6 downto 0);
  signal n125_o : std_logic_vector (8 downto 0);
  signal n126_o : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (8 downto 0);
  signal n142_o : std_logic_vector (14 downto 0);
  signal n143_o : std_logic_vector (6 downto 0);
  signal n144_o : std_logic_vector (6 downto 0);
  signal n145_o : std_logic_vector (8 downto 0);
  signal n146_o : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n147 : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_n148 : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_n149 : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_n150 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_n151 : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_g : std_logic_vector (14 downto 0);
  signal gen1_n5_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n5_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n5_stagex_y_out : std_logic_vector (8 downto 0);
  signal n162_o : std_logic_vector (15 downto 0);
  signal n163_o : std_logic_vector (6 downto 0);
  signal n164_o : std_logic_vector (6 downto 0);
  signal n165_o : std_logic_vector (8 downto 0);
  signal n166_o : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n167 : std_logic_vector (15 downto 0);
  signal gen1_n6_stagex_n168 : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_n169 : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_n170 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_n171 : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_g : std_logic_vector (15 downto 0);
  signal gen1_n6_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n6_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n6_stagex_y_out : std_logic_vector (8 downto 0);
  signal n182_o : std_logic_vector (16 downto 0);
  signal n183_o : std_logic_vector (6 downto 0);
  signal n184_o : std_logic_vector (6 downto 0);
  signal n185_o : std_logic_vector (8 downto 0);
  signal n186_o : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n187 : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_n188 : std_logic_vector (6 downto 0);
  signal gen1_n7_stagex_n189 : std_logic_vector (6 downto 0);
  signal gen1_n7_stagex_n190 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_n191 : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_g : std_logic_vector (16 downto 0);
  signal gen1_n7_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n7_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n7_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n7_stagex_y_out : std_logic_vector (8 downto 0);
  signal n202_o : std_logic_vector (17 downto 0);
  signal n203_o : std_logic_vector (6 downto 0);
  signal n204_o : std_logic_vector (6 downto 0);
  signal n205_o : std_logic_vector (8 downto 0);
  signal n206_o : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_n207 : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_n208 : std_logic_vector (6 downto 0);
  signal gen1_n8_stagex_n209 : std_logic_vector (6 downto 0);
  signal gen1_n8_stagex_n210 : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_n211 : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_g : std_logic_vector (17 downto 0);
  signal gen1_n8_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n8_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n8_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n8_stagex_y_out : std_logic_vector (8 downto 0);
  signal n223_o : std_logic_vector (126 downto 0);
  signal n225_o : std_logic_vector (8 downto 0);
  constant n226_o : std_logic_vector (6 downto 0) := "ZZZZZZZ";
  signal n228_o : std_logic_vector (3 downto 0);
  signal n229_o : std_logic_vector (69 downto 0);
  signal n230_o : std_logic_vector (69 downto 0);
  signal n231_o : std_logic_vector (6 downto 0);
  signal n232_o : std_logic_vector (89 downto 0);
  signal n233_o : std_logic_vector (89 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n223_o;
  wrap_A_OUT <= n225_o;
  wrap_C_OUT <= n226_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n228_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n229_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n230_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n231_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n232_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n233_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (7 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_8_9 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (8);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (6);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (5 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_6 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (8);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (7);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (89 downto 81);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_9 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (89 downto 81);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_9 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (10 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (6 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (6 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (8 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (8 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_8_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (21 downto 11);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (13 downto 7);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (13 downto 7);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (17 downto 9);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (17 downto 9);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_8_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (33 downto 22);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (20 downto 14);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (20 downto 14);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (26 downto 18);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (26 downto 18);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_8_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (46 downto 34);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (27 downto 21);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (27 downto 21);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (35 downto 27);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (35 downto 27);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_8_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (60 downto 47);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (34 downto 28);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (34 downto 28);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (44 downto 36);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (44 downto 36);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_8_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n142_o <= wrap_W (75 downto 61);
  -- vhdl_source/cordic.vhdl:122:79
  n143_o <= as (41 downto 35);
  -- vhdl_source/cordic.vhdl:122:91
  n144_o <= cs (41 downto 35);
  -- vhdl_source/cordic.vhdl:123:79
  n145_o <= xs (53 downto 45);
  -- vhdl_source/cordic.vhdl:123:91
  n146_o <= ys (53 downto 45);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n5_stagex_n147 <= gen1_n5_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n5_stagex_n148 <= gen1_n5_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n5_stagex_n149 <= gen1_n5_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n5_stagex_n150 <= gen1_n5_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n5_stagex_n151 <= gen1_n5_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n5_stagex : entity work.cordic_stage_8_5 port map (
    w => n142_o,
    a => n143_o,
    c => n144_o,
    x => n145_o,
    y => n146_o,
    g => gen1_n5_stagex_g,
    a_out => gen1_n5_stagex_a_out,
    c_out => gen1_n5_stagex_c_out,
    x_out => gen1_n5_stagex_x_out,
    y_out => gen1_n5_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n162_o <= wrap_W (91 downto 76);
  -- vhdl_source/cordic.vhdl:122:79
  n163_o <= as (48 downto 42);
  -- vhdl_source/cordic.vhdl:122:91
  n164_o <= cs (48 downto 42);
  -- vhdl_source/cordic.vhdl:123:79
  n165_o <= xs (62 downto 54);
  -- vhdl_source/cordic.vhdl:123:91
  n166_o <= ys (62 downto 54);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n6_stagex_n167 <= gen1_n6_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n6_stagex_n168 <= gen1_n6_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n6_stagex_n169 <= gen1_n6_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n6_stagex_n170 <= gen1_n6_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n6_stagex_n171 <= gen1_n6_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n6_stagex : entity work.cordic_stage_8_6 port map (
    w => n162_o,
    a => n163_o,
    c => n164_o,
    x => n165_o,
    y => n166_o,
    g => gen1_n6_stagex_g,
    a_out => gen1_n6_stagex_a_out,
    c_out => gen1_n6_stagex_c_out,
    x_out => gen1_n6_stagex_x_out,
    y_out => gen1_n6_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n182_o <= wrap_W (108 downto 92);
  -- vhdl_source/cordic.vhdl:122:79
  n183_o <= as (55 downto 49);
  -- vhdl_source/cordic.vhdl:122:91
  n184_o <= cs (55 downto 49);
  -- vhdl_source/cordic.vhdl:123:79
  n185_o <= xs (71 downto 63);
  -- vhdl_source/cordic.vhdl:123:91
  n186_o <= ys (71 downto 63);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n7_stagex_n187 <= gen1_n7_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n7_stagex_n188 <= gen1_n7_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n7_stagex_n189 <= gen1_n7_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n7_stagex_n190 <= gen1_n7_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n7_stagex_n191 <= gen1_n7_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n7_stagex : entity work.cordic_stage_8_7 port map (
    w => n182_o,
    a => n183_o,
    c => n184_o,
    x => n185_o,
    y => n186_o,
    g => gen1_n7_stagex_g,
    a_out => gen1_n7_stagex_a_out,
    c_out => gen1_n7_stagex_c_out,
    x_out => gen1_n7_stagex_x_out,
    y_out => gen1_n7_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n202_o <= wrap_W (126 downto 109);
  -- vhdl_source/cordic.vhdl:122:79
  n203_o <= as (62 downto 56);
  -- vhdl_source/cordic.vhdl:122:91
  n204_o <= cs (62 downto 56);
  -- vhdl_source/cordic.vhdl:123:79
  n205_o <= xs (80 downto 72);
  -- vhdl_source/cordic.vhdl:123:91
  n206_o <= ys (80 downto 72);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n8_stagex_n207 <= gen1_n8_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n8_stagex_n208 <= gen1_n8_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n8_stagex_n209 <= gen1_n8_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n8_stagex_n210 <= gen1_n8_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n8_stagex_n211 <= gen1_n8_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n8_stagex : entity work.cordic_stage_8_8 port map (
    w => n202_o,
    a => n203_o,
    c => n204_o,
    x => n205_o,
    y => n206_o,
    g => gen1_n8_stagex_g,
    a_out => gen1_n8_stagex_a_out,
    c_out => gen1_n8_stagex_c_out,
    x_out => gen1_n8_stagex_x_out,
    y_out => gen1_n8_stagex_y_out);
  n223_o <= gen1_n8_stagex_n207 & gen1_n7_stagex_n187 & gen1_n6_stagex_n167 & gen1_n5_stagex_n147 & gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n225_o <= n31_o & cnotrx_n35 & "ZZZZZZZ";
  n228_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n229_o <= gen1_n8_stagex_n209 & gen1_n7_stagex_n189 & gen1_n6_stagex_n169 & gen1_n5_stagex_n149 & gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n230_o <= gen1_n8_stagex_n208 & gen1_n7_stagex_n188 & gen1_n6_stagex_n168 & gen1_n5_stagex_n148 & gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n231_o <= n18_o & cnotr1_n13;
  n232_o <= gen1_n8_stagex_n210 & gen1_n7_stagex_n190 & gen1_n6_stagex_n170 & gen1_n5_stagex_n150 & gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n233_o <= gen1_n8_stagex_n211 & gen1_n7_stagex_n191 & gen1_n6_stagex_n171 & gen1_n5_stagex_n151 & gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
