{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416231929092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416231929092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 17 14:45:28 2014 " "Processing started: Mon Nov 17 14:45:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416231929092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416231929092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory_control_ISSI -c memory_control_ISSI " "Command: quartus_map --read_settings_files=on --write_settings_files=off memory_control_ISSI -c memory_control_ISSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416231929092 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1416231929342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_control_issi.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memory_control_issi.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_control_ISSI " "Found entity 1: memory_control_ISSI" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416231929373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416231929373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_issi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_issi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_control-memory_arch " "Found design unit 1: mem_control-memory_arch" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416231929763 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416231929763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416231929763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anuncio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anuncio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anuncio-anuncio_arch " "Found design unit 1: anuncio-anuncio_arch" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416231929763 ""} { "Info" "ISGN_ENTITY_NAME" "1 anuncio " "Found entity 1: anuncio" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1416231929763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1416231929763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memory_control_ISSI " "Elaborating entity \"memory_control_ISSI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_O8 " "Pin \"D_O8\" is missing source" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 496 -232 -56 512 "D_O8" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_O9 " "Pin \"D_O9\" is missing source" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 512 -232 -56 528 "D_O9" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_O10 " "Pin \"D_O10\" is missing source" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 528 -232 -56 544 "D_O10" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_O11 " "Pin \"D_O11\" is missing source" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 544 -232 -56 560 "D_O11" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_O12 " "Pin \"D_O12\" is missing source" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 560 -232 -56 576 "D_O12" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_O13 " "Pin \"D_O13\" is missing source" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 576 -232 -56 592 "D_O13" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_O14 " "Pin \"D_O14\" is missing source" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 592 -232 -56 608 "D_O14" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "D_O15 " "Pin \"D_O15\" is missing source" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 608 -232 -56 624 "D_O15" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D8 " "Pin \"D8\" not connected" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 208 -232 -64 224 "D8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D9 " "Pin \"D9\" not connected" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 224 -232 -64 240 "D9" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D10 " "Pin \"D10\" not connected" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 240 -232 -64 256 "D10" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D11 " "Pin \"D11\" not connected" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 256 -232 -64 272 "D11" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D12 " "Pin \"D12\" not connected" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 272 -232 -64 288 "D12" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D13 " "Pin \"D13\" not connected" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 288 -232 -64 304 "D13" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D14 " "Pin \"D14\" not connected" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 304 -232 -64 320 "D14" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "D15 " "Pin \"D15\" not connected" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 320 -232 -64 336 "D15" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1416231929795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control mem_control:inst " "Elaborating entity \"mem_control\" for hierarchy \"mem_control:inst\"" {  } { { "memory_control_ISSI.bdf" "inst" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 88 984 1256 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416231929810 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_M_LED control_ISSI.vhd(25) " "VHDL Signal Declaration warning at control_ISSI.vhd(25): used implicit default value for signal \"D_M_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|mem_control:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_O_LED control_ISSI.vhd(27) " "VHDL Signal Declaration warning at control_ISSI.vhd(27): used implicit default value for signal \"D_O_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|mem_control:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADDR_LED control_ISSI.vhd(30) " "VHDL Signal Declaration warning at control_ISSI.vhd(30): used implicit default value for signal \"ADDR_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|mem_control:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anuncio anuncio:inst2 " "Elaborating entity \"anuncio\" for hierarchy \"anuncio:inst2\"" {  } { { "memory_control_ISSI.bdf" "inst2" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 96 304 552 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1416231929810 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "UpB_s anuncio.vhd(39) " "VHDL Signal Declaration warning at anuncio.vhd(39): used explicit default value for signal \"UpB_s\" because signal was never assigned a value" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LoB_s anuncio.vhd(40) " "VHDL Signal Declaration warning at anuncio.vhd(40): used explicit default value for signal \"LoB_s\" because signal was never assigned a value" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[0\] anuncio.vhd(111) " "Inferred latch for \"Data_oMEM\[0\]\" at anuncio.vhd(111)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[1\] anuncio.vhd(111) " "Inferred latch for \"Data_oMEM\[1\]\" at anuncio.vhd(111)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[2\] anuncio.vhd(111) " "Inferred latch for \"Data_oMEM\[2\]\" at anuncio.vhd(111)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[3\] anuncio.vhd(111) " "Inferred latch for \"Data_oMEM\[3\]\" at anuncio.vhd(111)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[4\] anuncio.vhd(111) " "Inferred latch for \"Data_oMEM\[4\]\" at anuncio.vhd(111)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[5\] anuncio.vhd(111) " "Inferred latch for \"Data_oMEM\[5\]\" at anuncio.vhd(111)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[6\] anuncio.vhd(111) " "Inferred latch for \"Data_oMEM\[6\]\" at anuncio.vhd(111)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oMEM\[7\] anuncio.vhd(111) " "Inferred latch for \"Data_oMEM\[7\]\" at anuncio.vhd(111)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oD\[0\] anuncio.vhd(108) " "Inferred latch for \"Data_oD\[0\]\" at anuncio.vhd(108)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oD\[1\] anuncio.vhd(108) " "Inferred latch for \"Data_oD\[1\]\" at anuncio.vhd(108)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oD\[2\] anuncio.vhd(108) " "Inferred latch for \"Data_oD\[2\]\" at anuncio.vhd(108)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oD\[3\] anuncio.vhd(108) " "Inferred latch for \"Data_oD\[3\]\" at anuncio.vhd(108)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oD\[4\] anuncio.vhd(108) " "Inferred latch for \"Data_oD\[4\]\" at anuncio.vhd(108)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oD\[5\] anuncio.vhd(108) " "Inferred latch for \"Data_oD\[5\]\" at anuncio.vhd(108)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oD\[6\] anuncio.vhd(108) " "Inferred latch for \"Data_oD\[6\]\" at anuncio.vhd(108)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_oD\[7\] anuncio.vhd(108) " "Inferred latch for \"Data_oD\[7\]\" at anuncio.vhd(108)" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1416231929810 "|memory_control_ISSI|anuncio:inst2"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[0\] anuncio:inst2\|Data_oD\[0\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[0\]\" to the node \"anuncio:inst2\|Data_oD\[0\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416231930185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[1\] anuncio:inst2\|Data_oD\[1\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[1\]\" to the node \"anuncio:inst2\|Data_oD\[1\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416231930185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[2\] anuncio:inst2\|Data_oD\[2\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[2\]\" to the node \"anuncio:inst2\|Data_oD\[2\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416231930185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[3\] anuncio:inst2\|Data_oD\[3\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[3\]\" to the node \"anuncio:inst2\|Data_oD\[3\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416231930185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[4\] anuncio:inst2\|Data_oD\[4\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[4\]\" to the node \"anuncio:inst2\|Data_oD\[4\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416231930185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[5\] anuncio:inst2\|Data_oD\[5\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[5\]\" to the node \"anuncio:inst2\|Data_oD\[5\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416231930185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[6\] anuncio:inst2\|Data_oD\[6\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[6\]\" to the node \"anuncio:inst2\|Data_oD\[6\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416231930185 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "mem_control:inst\|D_O\[7\] anuncio:inst2\|Data_oD\[7\] " "Converted the fan-out from the tri-state buffer \"mem_control:inst\|D_O\[7\]\" to the node \"anuncio:inst2\|Data_oD\[7\]\" into an OR gate" {  } { { "control_ISSI.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/control_ISSI.vhd" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oD\[0\] " "Latch anuncio:inst2\|Data_oD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oD\[1\] " "Latch anuncio:inst2\|Data_oD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oD\[2\] " "Latch anuncio:inst2\|Data_oD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oD\[3\] " "Latch anuncio:inst2\|Data_oD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oD\[4\] " "Latch anuncio:inst2\|Data_oD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oD\[5\] " "Latch anuncio:inst2\|Data_oD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oD\[6\] " "Latch anuncio:inst2\|Data_oD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oD\[7\] " "Latch anuncio:inst2\|Data_oD\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "anuncio:inst2\|Data_oMEM\[1\]_266 " "Latch anuncio:inst2\|Data_oMEM\[1\]_266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA anuncio:inst2\|estado\[0\] " "Ports D and ENA on the latch are fed by the same signal anuncio:inst2\|estado\[0\]" {  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1416231930185 ""}  } { { "anuncio.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/anuncio.vhd" 111 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1416231930185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "L_B_M VCC " "Pin \"L_B_M\" is stuck at VCC" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 256 1256 1432 272 "L_B_M" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|L_B_M"} { "Warning" "WMLS_MLS_STUCK_PIN" "U_B_M GND " "Pin \"U_B_M\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 272 1256 1432 288 "U_B_M" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|U_B_M"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_O8 GND " "Pin \"D_O8\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 496 -232 -56 512 "D_O8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_O8"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_O9 GND " "Pin \"D_O9\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 512 -232 -56 528 "D_O9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_O9"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_O10 GND " "Pin \"D_O10\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 528 -232 -56 544 "D_O10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_O10"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_O11 GND " "Pin \"D_O11\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 544 -232 -56 560 "D_O11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_O11"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_O12 GND " "Pin \"D_O12\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 560 -232 -56 576 "D_O12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_O12"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_O13 GND " "Pin \"D_O13\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 576 -232 -56 592 "D_O13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_O13"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_O14 GND " "Pin \"D_O14\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 592 -232 -56 608 "D_O14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_O14"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_O15 GND " "Pin \"D_O15\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 608 -232 -56 624 "D_O15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_O15"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_M_LED GND " "Pin \"D_M_LED\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 128 1448 1624 144 "D_M_LED" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_M_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_O_LED GND " "Pin \"D_O_LED\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 160 1448 1624 176 "D_O_LED" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|D_O_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADD_LED GND " "Pin \"ADD_LED\" is stuck at GND" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 192 1448 1624 208 "ADD_LED" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1416231930217 "|memory_control_ISSI|ADD_LED"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1416231930217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1416231930373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416231930373 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D8 " "No output dependent on input pin \"D8\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 208 -232 -64 224 "D8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416231930404 "|memory_control_ISSI|D8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D9 " "No output dependent on input pin \"D9\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 224 -232 -64 240 "D9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416231930404 "|memory_control_ISSI|D9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D10 " "No output dependent on input pin \"D10\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 240 -232 -64 256 "D10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416231930404 "|memory_control_ISSI|D10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D11 " "No output dependent on input pin \"D11\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 256 -232 -64 272 "D11" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416231930404 "|memory_control_ISSI|D11"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D12 " "No output dependent on input pin \"D12\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 272 -232 -64 288 "D12" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416231930404 "|memory_control_ISSI|D12"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D13 " "No output dependent on input pin \"D13\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 288 -232 -64 304 "D13" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416231930404 "|memory_control_ISSI|D13"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D14 " "No output dependent on input pin \"D14\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 304 -232 -64 320 "D14" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416231930404 "|memory_control_ISSI|D14"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D15 " "No output dependent on input pin \"D15\"" {  } { { "memory_control_ISSI.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL4/memoria_RAM/memory_control_ISSI.bdf" { { 320 -232 -64 336 "D15" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1416231930404 "|memory_control_ISSI|D15"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1416231930404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1416231930404 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1416231930404 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1416231930404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1416231930404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1416231930404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "494 " "Peak virtual memory: 494 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416231930420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 17 14:45:30 2014 " "Processing ended: Mon Nov 17 14:45:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416231930420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416231930420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416231930420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416231930420 ""}
