# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 12:30:00 on Nov 15,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): H:/D1/SystemVerilog-Programming-II/D1/fir.sv(18): (vopt-13174) Illegal assignment pattern. The number of elements (32) doesn't match with the type's width (16).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 12:30:16 on Nov 15,2021, Elapsed time: 0:00:16
# Errors: 2, Warnings: 5
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 12:31:58 on Nov 15,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): H:/D1/SystemVerilog-Programming-II/D1/fir.sv(18): (vopt-13174) Illegal assignment pattern. The number of elements (32) doesn't match with the type's width (16).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 12:32:02 on Nov 15,2021, Elapsed time: 0:00:04
# Errors: 2, Warnings: 1
vlog -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact H:/D1/SystemVerilog-Programming-II/D1/test_fir.sv
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 12:34:32 on Nov 15,2021
# vlog -reportprogress 300 -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact H:/D1/SystemVerilog-Programming-II/D1/test_fir.sv 
# -- Compiling module test_fir
# 
# Top level modules:
# 	test_fir
# End time: 12:34:32 on Nov 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact H:/D1/SystemVerilog-Programming-II/D1/fir.sv
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 12:34:37 on Nov 15,2021
# vlog -reportprogress 300 -work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact H:/D1/SystemVerilog-Programming-II/D1/fir.sv 
# -- Compiling module fir
# 
# Top level modules:
# 	fir
# End time: 12:34:37 on Nov 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 12:34:49 on Nov 15,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
# Causality operation skipped due to absence of debug database file
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
# Break key hit
quit -sim
# End time: 12:36:26 on Nov 15,2021, Elapsed time: 0:01:37
# Errors: 0, Warnings: 3
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 12:36:29 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 12:40:19 on Nov 15,2021, Elapsed time: 0:03:50
# Errors: 0, Warnings: 1
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 12:40:30 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
quit -sim
# End time: 12:46:12 on Nov 15,2021, Elapsed time: 0:05:42
# Errors: 0, Warnings: 2
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 12:46:20 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): H:/D1/SystemVerilog-Programming-II/D1/fir.sv(18): (vopt-13174) Illegal assignment pattern. The number of elements (32) doesn't match with the type's width (16).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 12:46:22 on Nov 15,2021, Elapsed time: 0:00:02
# Errors: 2, Warnings: 2
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 12:47:37 on Nov 15,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
# End time: 12:49:50 on Nov 15,2021, Elapsed time: 0:02:13
# Errors: 0, Warnings: 4
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 12:49:55 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 12:51:15 on Nov 15,2021, Elapsed time: 0:01:20
# Errors: 0, Warnings: 1
# Compile of fir.sv was successful.
# Compile of test_fir.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.test_fir
# vsim -voptargs="+acc" work.test_fir 
# Start time: 12:51:33 on Nov 15,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "fir(fast)".
# Loading sv_std.std
# Loading work.test_fir(fast)
# Loading work.fir(fast)
add wave -position end sim:/test_fir/*
run
run
run
run
run
run
run
run
run
run
run
run
run
