// Seed: 1669002441
module module_0 (
    input uwire id_0,
    output tri0 id_1
    , id_4,
    output supply1 id_2
);
endmodule
module module_0 #(
    parameter id_0 = 32'd92
) (
    input wire _id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    input uwire id_5
);
  assign id_2 = id_4;
  parameter id_7 = module_1;
  assign id_2 = id_4 - -1;
  logic [7:0] id_8;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2
  );
  assign id_8[id_0 : 1] = -1'd0;
endmodule
module module_2 (
    output supply0 id_0,
    input uwire id_1,
    output tri0 id_2,
    output uwire id_3
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3
  );
endmodule
