
*** Running vivado
    with args -log evm.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source evm.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source evm.tcl -notrace
Command: synth_design -top evm -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 431.430 ; gain = 97.621
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'evm' [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:72]
	Parameter a bound to: 3'b001 
	Parameter b bound to: 3'b01x 
	Parameter c bound to: 3'b1xx 
INFO: [Synth 8-6157] synthesizing module 'div_clk' [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:22]
INFO: [Synth 8-6155] done synthesizing module 'div_clk' (1#1) [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:22]
INFO: [Synth 8-6157] synthesizing module 'display_votes' [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:45]
WARNING: [Synth 8-567] referenced signal 'votes_a' should be on the sensitivity list [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:51]
WARNING: [Synth 8-567] referenced signal 'votes_b' should be on the sensitivity list [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:51]
WARNING: [Synth 8-567] referenced signal 'votes_c' should be on the sensitivity list [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:51]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_Seven_Segment' [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:33]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_Seven_Segment' (2#1) [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:33]
INFO: [Synth 8-6155] done synthesizing module 'display_votes' (3#1) [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:45]
WARNING: [Synth 8-6090] variable 'current_votes_a' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:123]
WARNING: [Synth 8-6090] variable 'temp_enable' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:124]
INFO: [Synth 8-6155] done synthesizing module 'evm' (4#1) [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:72]
WARNING: [Synth 8-3331] design evm has unconnected port vote_t[2]
WARNING: [Synth 8-3331] design evm has unconnected port vote_t[1]
WARNING: [Synth 8-3331] design evm has unconnected port vote_in[2]
WARNING: [Synth 8-3331] design evm has unconnected port vote_in[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 487.488 ; gain = 153.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 487.488 ; gain = 153.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 487.488 ; gain = 153.680
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/udha/RPI_Addon/RPI_Addon.xdc]
Finished Parsing XDC File [D:/udha/RPI_Addon/RPI_Addon.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/udha/RPI_Addon/RPI_Addon.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/evm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/evm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/udha/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [D:/udha/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/udha/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/evm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/evm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.840 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 837.840 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 837.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 837.840 ; gain = 504.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 837.840 ; gain = 504.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 837.840 ; gain = 504.031
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'current_votes_c_reg[3:0]' into 'current_votes_b_reg[3:0]' [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.srcs/sources_1/new/evm.v:55]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 837.840 ; gain = 504.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module evm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module display_votes 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design evm has unconnected port vote_t[2]
WARNING: [Synth 8-3331] design evm has unconnected port vote_t[1]
WARNING: [Synth 8-3331] design evm has unconnected port vote_in[2]
WARNING: [Synth 8-3331] design evm has unconnected port vote_in[1]
INFO: [Synth 8-3886] merging instance 'current_votes_b_reg[3]' (FDRE) to 'current_votes_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'current_votes_b_reg[0]' (FDRE) to 'current_votes_b_reg[2]'
INFO: [Synth 8-3886] merging instance 'current_votes_b_reg[2]' (FDRE) to 'current_votes_b_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\current_votes_b_reg[1] )
INFO: [Synth 8-3886] merging instance 'BCD_L_reg[0]' (FD) to 'BCD_L_reg[2]'
INFO: [Synth 8-3886] merging instance 'BCD_L_reg[1]' (FD) to 'BCD_L_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\BCD_L_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BCD_L_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 837.840 ; gain = 504.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 839.629 ; gain = 505.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 839.703 ; gain = 505.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 849.766 ; gain = 515.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 849.766 ; gain = 515.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 849.766 ; gain = 515.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 849.766 ; gain = 515.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 849.766 ; gain = 515.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 849.766 ; gain = 515.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 849.766 ; gain = 515.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT3   |     4|
|5     |LUT4   |    11|
|6     |LUT5   |     1|
|7     |LUT6   |     2|
|8     |FDRE   |    32|
|9     |LD     |     4|
|10    |IBUF   |    10|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |    89|
|2     |  D1     |div_clk              |    35|
|3     |  D2     |display_votes        |    16|
|4     |    BCD1 |BCD_to_Seven_Segment |     6|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 849.766 ; gain = 515.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 849.766 ; gain = 165.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 849.766 ; gain = 515.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 861.801 ; gain = 541.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.801 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DD_CHIPS/EVM_TESTER/EVM_TESTER.runs/synth_1/evm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file evm_utilization_synth.rpt -pb evm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 13:54:36 2023...
