{
  "name": "core::core_arch::aarch64::neon::generated::vqshlh_s16",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:18799:1: 18799:41",
  "mir": "fn core::core_arch::aarch64::neon::generated::vqshlh_s16(_1: i16, _2: i16) -> i16 {\n    let mut _0: i16;\n    let  _3: core_arch::arm_shared::neon::int16x4_t;\n    let mut _4: core_arch::arm_shared::neon::int16x4_t;\n    let mut _5: core_arch::arm_shared::neon::int16x4_t;\n    debug a => _1;\n    debug b => _2;\n    debug c => _3;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::arm_shared::neon::generated::vdup_n_s16(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core_arch::arm_shared::neon::generated::vdup_n_s16(_2) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = core_arch::arm_shared::neon::generated::vqshl_s16(move _4, move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = intrinsics::simd::simd_extract::<core_arch::arm_shared::neon::int16x4_t, i16>(_3, core_arch::aarch64::neon::generated::vqshlh_s16::{constant#0}) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        return;\n    }\n}\n"
}