// Seed: 1670310423
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    output supply1 id_8,
    input uwire id_9,
    input wor id_10
);
  wor id_12 = 1'b0;
  assign module_1.id_0 = 0;
  wire id_13;
endmodule
module module_1 (
    output tri0 id_0,
    output wand id_1,
    input  wire id_2,
    input  wor  id_3
);
  initial assert (1);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_2,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3
  );
endmodule
