// Seed: 3794097625
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  rnmos (-1, -1, id_1);
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri1 id_5#(
        .id_16(1),
        .id_17({-1, -1, 1})
    ),
    output tri1 id_6,
    output wand id_7,
    input uwire id_8,
    inout wand id_9,
    output tri1 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri id_13,
    input uwire id_14
    , id_18
);
  assign id_10 = 1;
  xor primCall (id_2, id_11, id_9, id_16, id_12, id_8, id_14, id_13, id_18, id_3);
  assign id_9 = -1;
  assign id_9 = id_17;
  module_0 modCall_1 (
      id_18,
      id_17
  );
endmodule
