--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml video_out.twx video_out.ncd -o video_out.twr video_out.pcf
-ucf zedboard_master_UCF_RevC_v3.ucf

Design file:              video_out.ncd
Physical constraint file: video_out.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock video_clk
-----------------+------------+------------+------------+------------+------------------+--------+
                 |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source           | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-----------------+------------+------------+------------+------------+------------------+--------+
mode_SW          |    1.086(R)|      FAST  |    1.354(R)|      SLOW  |video_clk_BUFGP   |   0.000|
rst              |    1.904(R)|      SLOW  |    0.344(R)|      SLOW  |video_clk_BUFGP   |   0.000|
video_data_I2C<0>|    7.046(R)|      SLOW  |    1.437(R)|      SLOW  |video_clk_BUFGP   |   0.000|
video_data_I2C<1>|    6.942(R)|      SLOW  |    1.311(R)|      SLOW  |video_clk_BUFGP   |   0.000|
video_data_I2C<2>|    6.692(R)|      SLOW  |    2.093(R)|      SLOW  |video_clk_BUFGP   |   0.000|
video_data_I2C<3>|    6.391(R)|      SLOW  |    1.663(R)|      SLOW  |video_clk_BUFGP   |   0.000|
video_data_I2C<4>|    6.132(R)|      SLOW  |    1.594(R)|      SLOW  |video_clk_BUFGP   |   0.000|
video_data_I2C<5>|    6.130(R)|      SLOW  |    2.293(R)|      SLOW  |video_clk_BUFGP   |   0.000|
video_data_I2C<6>|    5.725(R)|      SLOW  |    2.110(R)|      SLOW  |video_clk_BUFGP   |   0.000|
video_data_I2C<7>|    5.604(R)|      SLOW  |    1.639(R)|      SLOW  |video_clk_BUFGP   |   0.000|
video_sda        |    0.011(R)|      FAST  |    2.806(R)|      SLOW  |video_clk_BUFGP   |   0.000|
-----------------+------------+------------+------------+------------+------------------+--------+

Clock video_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
b_out<0>    |        13.304(R)|      SLOW  |         4.281(R)|      FAST  |video_clk_BUFGP   |   0.000|
b_out<1>    |        13.032(R)|      SLOW  |         4.120(R)|      FAST  |video_clk_BUFGP   |   0.000|
b_out<2>    |        13.121(R)|      SLOW  |         4.162(R)|      FAST  |video_clk_BUFGP   |   0.000|
b_out<3>    |        12.793(R)|      SLOW  |         3.996(R)|      FAST  |video_clk_BUFGP   |   0.000|
g_out<0>    |        13.307(R)|      SLOW  |         4.308(R)|      FAST  |video_clk_BUFGP   |   0.000|
g_out<1>    |        13.111(R)|      SLOW  |         4.212(R)|      FAST  |video_clk_BUFGP   |   0.000|
g_out<2>    |        12.532(R)|      SLOW  |         3.900(R)|      FAST  |video_clk_BUFGP   |   0.000|
g_out<3>    |        13.097(R)|      SLOW  |         4.181(R)|      FAST  |video_clk_BUFGP   |   0.000|
hsync       |        13.671(R)|      SLOW  |         4.471(R)|      FAST  |video_clk_BUFGP   |   0.000|
r_out<0>    |        13.070(R)|      SLOW  |         4.186(R)|      FAST  |video_clk_BUFGP   |   0.000|
r_out<1>    |        12.907(R)|      SLOW  |         4.110(R)|      FAST  |video_clk_BUFGP   |   0.000|
r_out<2>    |        12.580(R)|      SLOW  |         3.885(R)|      FAST  |video_clk_BUFGP   |   0.000|
r_out<3>    |        12.813(R)|      SLOW  |         3.993(R)|      FAST  |video_clk_BUFGP   |   0.000|
video_scl   |        11.852(R)|      SLOW  |         3.630(R)|      FAST  |video_clk_BUFGP   |   0.000|
video_sda   |        11.866(R)|      SLOW  |         3.541(R)|      FAST  |video_clk_BUFGP   |   0.000|
vsync       |        13.112(R)|      SLOW  |         4.108(R)|      FAST  |video_clk_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock video_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
video_clk      |    8.906|    2.561|    4.550|    2.381|
---------------+---------+---------+---------+---------+


Analysis completed Sat Dec 01 14:20:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 626 MB



