;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB 0, 0
	SUB 0, 0
	DJN -1, @-20
	SUB 1, <-32
	ADD <121, 0
	ADD 30, 9
	SUB @53, 10
	DAT #53, #10
	SUB @121, 103
	ADD 20, @12
	ADD 20, @12
	ADD @30, 59
	SPL <0, <422
	ADD @30, 59
	SLT 126, 0
	SUB 101, <-201
	ADD #93, 0
	SUB @57, 18
	DAT #0, <402
	ADD 20, @12
	SLT 721, -0
	SLT 20, @12
	SUB -207, <120
	SLT 20, 12
	ADD 30, 9
	ADD 3, 20
	SUB 30, 29
	SUB 30, 29
	ADD 3, 20
	CMP -207, <-120
	CMP -207, <-120
	ADD 30, 9
	ADD 30, 9
	MOV -4, <-20
	SUB #472, @200
	MOV -4, <-20
	ADD #270, <0
	ADD #260, <1
	MOV -4, <-20
	SLT 721, -0
	SUB 0, 0
	CMP -207, <-120
	CMP -207, <-120
	MOV -4, <-20
	CMP -207, <-120
