# Verilog-Tutorial 
![Languages](https://img.shields.io/github/languages/count/aungtunlinn1992/Verilog-Tutorial?style=social)
![GitHub top language](https://img.shields.io/github/languages/top/aungtunlinn1992/Verilog-Tutorial)

![Code Size](https://img.shields.io/github/languages/code-size/aungtunlinn1992/Verilog-Tutorial?style=social)
![Total lines of Code](https://img.shields.io/tokei/lines/github/aungtunlinn1992/Verilog-Tutorial)

![Commit Date](https://img.shields.io/github/last-commit/aungtunlinn1992/Verilog-Tutorial?style=plastic)
![Commit Activity](https://img.shields.io/github/commit-activity/w/aungtunlinn1992/Verilog-Tutorial?style=plastic)


my verilog tutorials
