PPA Report for SPI_PHY_DDR.v (Module: SPI_PHY_DDR)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 8
IO Count: 38
Cell Count: 60

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 140.25 MHz
Reg-to-Reg Critical Path Delay: 2.534 ns

POWER METRICS:
-------------
Total Power Consumption: 0.463 W
