/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.50
Hash     : c410c02
Date     : May  9 2024
Type     : Engineering
Log Time   : Thu May  9 10:17:25 2024 GMT
#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 4
# Timing Graph Levels: 6

#Path 1
Startpoint: $iopadmap$bin[7].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : out:$iopadmap$bcd[2].outpad[0] (.output at (10,6) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
$iopadmap$bin[7].inpad[0] (.input at (1,6))                              0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:59491 side: (RIGHT,) (1,6,0)0))                                  0.000     0.894
| (CHANY:107783 L1 length:1 (1,6,0)-> (1,6,0))                           0.061     0.955
| (CHANX:103976 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.016
| (CHANY:108327 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.077
| (CHANX:103304 L1 length:1 (3,4,0)-> (3,4,0))                           0.061     1.138
| (CHANY:108952 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.257
| (IPIN:53193 side: (RIGHT,) (3,5,0)0))                                  0.101     1.358
| (intra 'clb' routing)                                                  0.085     1.443
$abc$2856$new_new_n23__.in[2] (.names at (3,5))                         -0.000     1.443
| (primitive '.names' combinational delay)                               0.152     1.595
$abc$2856$new_new_n23__.out[0] (.names at (3,5))                         0.000     1.595
| (intra 'clb' routing)                                                  0.000     1.595
| (OPIN:53161 side: (RIGHT,) (3,5,0)0))                                  0.000     1.595
| (CHANY:108950 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.714
| (CHANX:104035 L1 length:1 (3,5,0)-> (3,5,0))                           0.061     1.774
| (IPIN:53174 side: (TOP,) (3,5,0)0))                                    0.101     1.875
| (intra 'clb' routing)                                                  0.085     1.960
$iopadmap$bcd[2].in[0] (.names at (3,5))                                 0.000     1.960
| (primitive '.names' combinational delay)                               0.218     2.178
$iopadmap$bcd[2].out[0] (.names at (3,5))                                0.000     2.178
| (intra 'clb' routing)                                                  0.000     2.178
| (OPIN:53156 side: (RIGHT,) (3,5,0)0))                                  0.000     2.178
| (CHANY:108924 L1 length:1 (3,5,0)-> (3,5,0))                           0.061     2.239
| (CHANX:104128 L4 length:4 (4,5,0)-> (7,5,0))                           0.119     2.358
| (CHANX:104192 L4 length:4 (5,5,0)-> (8,5,0))                           0.119     2.477
| (CHANX:104322 L4 length:4 (7,5,0)-> (10,5,0))                          0.119     2.596
| (CHANX:104390 L4 length:3 (8,5,0)-> (10,5,0))                          0.119     2.715
| (CHANY:113236 L1 length:1 (10,6,0)-> (10,6,0))                         0.061     2.776
| (IPIN:63416 side: (RIGHT,) (10,6,0)0))                                 0.101     2.877
| (intra 'io' routing)                                                   0.733     3.609
out:$iopadmap$bcd[2].outpad[0] (.output at (10,6))                       0.000     3.609
data arrival time                                                                  3.609

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                    0.000     2.500
data required time                                                                 2.500
----------------------------------------------------------------------------------------
data required time                                                                 2.500
data arrival time                                                                 -3.609
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -1.109


#Path 2
Startpoint: $iopadmap$bin[7].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : out:$iopadmap$bcd[4].outpad[0] (.output at (10,7) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
$iopadmap$bin[7].inpad[0] (.input at (1,6))                              0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:59491 side: (RIGHT,) (1,6,0)0))                                  0.000     0.894
| (CHANY:107783 L1 length:1 (1,6,0)-> (1,6,0))                           0.061     0.955
| (CHANX:103976 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.016
| (CHANY:108327 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.077
| (CHANX:103304 L1 length:1 (3,4,0)-> (3,4,0))                           0.061     1.138
| (CHANY:108952 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.257
| (IPIN:53193 side: (RIGHT,) (3,5,0)0))                                  0.101     1.358
| (intra 'clb' routing)                                                  0.085     1.443
$abc$2856$new_new_n23__.in[2] (.names at (3,5))                         -0.000     1.443
| (primitive '.names' combinational delay)                               0.152     1.595
$abc$2856$new_new_n23__.out[0] (.names at (3,5))                         0.000     1.595
| (intra 'clb' routing)                                                  0.000     1.595
| (OPIN:53161 side: (RIGHT,) (3,5,0)0))                                  0.000     1.595
| (CHANY:108950 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.714
| (CHANX:104035 L1 length:1 (3,5,0)-> (3,5,0))                           0.061     1.774
| (IPIN:53174 side: (TOP,) (3,5,0)0))                                    0.101     1.875
| (intra 'clb' routing)                                                  0.085     1.960
$iopadmap$bcd[4].in[1] (.names at (3,5))                                 0.000     1.960
| (primitive '.names' combinational delay)                               0.148     2.108
$iopadmap$bcd[4].out[0] (.names at (3,5))                                0.000     2.108
| (intra 'clb' routing)                                                  0.000     2.108
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                    0.000     2.108
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                           0.119     2.227
| (CHANX:104212 L1 length:1 (6,5,0)-> (6,5,0))                           0.061     2.288
| (CHANY:110860 L4 length:3 (6,6,0)-> (6,8,0))                           0.119     2.407
| (CHANY:110884 L1 length:1 (6,7,0)-> (6,7,0))                           0.061     2.468
| (CHANX:105784 L4 length:4 (7,7,0)-> (10,7,0))                          0.119     2.587
| (CHANY:113301 L1 length:1 (10,7,0)-> (10,7,0))                         0.061     2.648
| (IPIN:70082 side: (RIGHT,) (10,7,0)0))                                 0.101     2.748
| (intra 'io' routing)                                                   0.733     3.481
out:$iopadmap$bcd[4].outpad[0] (.output at (10,7))                       0.000     3.481
data arrival time                                                                  3.481

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                    0.000     2.500
data required time                                                                 2.500
----------------------------------------------------------------------------------------
data required time                                                                 2.500
data arrival time                                                                 -3.481
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.981


#Path 3
Startpoint: $iopadmap$bin[7].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : out:$iopadmap$bcd[1].outpad[0] (.output at (10,5) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
$iopadmap$bin[7].inpad[0] (.input at (1,6))                              0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:59491 side: (RIGHT,) (1,6,0)0))                                  0.000     0.894
| (CHANY:107783 L1 length:1 (1,6,0)-> (1,6,0))                           0.061     0.955
| (CHANX:103976 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.016
| (CHANY:108327 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.077
| (CHANX:103304 L1 length:1 (3,4,0)-> (3,4,0))                           0.061     1.138
| (CHANY:108952 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.257
| (IPIN:53193 side: (RIGHT,) (3,5,0)0))                                  0.101     1.358
| (intra 'clb' routing)                                                  0.085     1.443
$abc$2856$new_new_n23__.in[2] (.names at (3,5))                         -0.000     1.443
| (primitive '.names' combinational delay)                               0.152     1.595
$abc$2856$new_new_n23__.out[0] (.names at (3,5))                         0.000     1.595
| (intra 'clb' routing)                                                  0.000     1.595
| (OPIN:53161 side: (RIGHT,) (3,5,0)0))                                  0.000     1.595
| (CHANY:108950 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.714
| (CHANX:104035 L1 length:1 (3,5,0)-> (3,5,0))                           0.061     1.774
| (IPIN:53174 side: (TOP,) (3,5,0)0))                                    0.101     1.875
| (intra 'clb' routing)                                                  0.085     1.960
$iopadmap$bcd[1].in[2] (.names at (3,5))                                 0.000     1.960
| (primitive '.names' combinational delay)                               0.148     2.108
$iopadmap$bcd[1].out[0] (.names at (3,5))                                0.000     2.108
| (intra 'clb' routing)                                                  0.000     2.108
| (OPIN:53139 side: (TOP,) (3,5,0)0))                                    0.000     2.108
| (CHANX:104066 L4 length:4 (3,5,0)-> (6,5,0))                           0.119     2.227
| (CHANX:104266 L4 length:4 (6,5,0)-> (9,5,0))                           0.119     2.346
| (CHANX:104418 L1 length:1 (9,5,0)-> (9,5,0))                           0.061     2.407
| (CHANY:112577 L1 length:1 (9,5,0)-> (9,5,0))                           0.061     2.468
| (CHANX:103746 L1 length:1 (10,4,0)-> (10,4,0))                         0.061     2.529
| (CHANY:113214 L4 length:4 (10,5,0)-> (10,8,0))                         0.119     2.648
| (IPIN:56736 side: (RIGHT,) (10,5,0)0))                                 0.101     2.748
| (intra 'io' routing)                                                   0.733     3.481
out:$iopadmap$bcd[1].outpad[0] (.output at (10,5))                      -0.000     3.481
data arrival time                                                                  3.481

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                    0.000     2.500
data required time                                                                 2.500
----------------------------------------------------------------------------------------
data required time                                                                 2.500
data arrival time                                                                 -3.481
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.981


#Path 4
Startpoint: $iopadmap$bin[7].inpad[0] (.input at (1,6) clocked by clk)
Endpoint  : out:$iopadmap$bcd[3].outpad[0] (.output at (10,6) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
$iopadmap$bin[7].inpad[0] (.input at (1,6))                              0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:59491 side: (RIGHT,) (1,6,0)0))                                  0.000     0.894
| (CHANY:107783 L1 length:1 (1,6,0)-> (1,6,0))                           0.061     0.955
| (CHANX:103976 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.016
| (CHANY:108327 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.077
| (CHANX:103304 L1 length:1 (3,4,0)-> (3,4,0))                           0.061     1.138
| (CHANY:108952 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.257
| (IPIN:53193 side: (RIGHT,) (3,5,0)0))                                  0.101     1.358
| (intra 'clb' routing)                                                  0.085     1.443
$abc$2856$new_new_n23__.in[2] (.names at (3,5))                         -0.000     1.443
| (primitive '.names' combinational delay)                               0.152     1.595
$abc$2856$new_new_n23__.out[0] (.names at (3,5))                         0.000     1.595
| (intra 'clb' routing)                                                  0.000     1.595
| (OPIN:53161 side: (RIGHT,) (3,5,0)0))                                  0.000     1.595
| (CHANY:108950 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.714
| (CHANX:104035 L1 length:1 (3,5,0)-> (3,5,0))                           0.061     1.774
| (IPIN:53174 side: (TOP,) (3,5,0)0))                                    0.101     1.875
| (intra 'clb' routing)                                                  0.085     1.960
$iopadmap$bcd[3].in[0] (.names at (3,5))                                 0.000     1.960
| (primitive '.names' combinational delay)                               0.218     2.178
$iopadmap$bcd[3].out[0] (.names at (3,5))                                0.000     2.178
| (intra 'clb' routing)                                                  0.000     2.178
| (OPIN:53157 side: (RIGHT,) (3,5,0)0))                                  0.000     2.178
| (CHANY:108926 L1 length:1 (3,5,0)-> (3,5,0))                           0.061     2.239
| (CHANX:104126 L4 length:4 (4,5,0)-> (7,5,0))                           0.119     2.358
| (CHANX:104318 L4 length:4 (7,5,0)-> (10,5,0))                          0.119     2.477
| (CHANY:113266 L4 length:3 (10,6,0)-> (10,8,0))                         0.119     2.596
| (IPIN:63402 side: (RIGHT,) (10,6,0)0))                                 0.101     2.697
| (intra 'io' routing)                                                   0.733     3.430
out:$iopadmap$bcd[3].outpad[0] (.output at (10,6))                       0.000     3.430
data arrival time                                                                  3.430

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                    0.000     2.500
data required time                                                                 2.500
----------------------------------------------------------------------------------------
data required time                                                                 2.500
data arrival time                                                                 -3.430
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.930


#Path 5
Startpoint: $iopadmap$bin[3].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : out:$iopadmap$bcd[6].outpad[0] (.output at (10,8) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
$iopadmap$bin[3].inpad[0] (.input at (1,4))                              0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:44901 side: (RIGHT,) (1,4,0)0))                                  0.000     0.894
| (CHANY:107654 L1 length:1 (1,4,0)-> (1,4,0))                           0.061     0.955
| (CHANX:103254 L4 length:4 (2,4,0)-> (5,4,0))                           0.119     1.074
| (CHANX:103298 L1 length:1 (3,4,0)-> (3,4,0))                           0.061     1.135
| (CHANY:108958 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.254
| (IPIN:53205 side: (RIGHT,) (3,5,0)0))                                  0.101     1.355
| (intra 'clb' routing)                                                  0.085     1.440
$iopadmap$bcd[6].in[4] (.names at (3,5))                                 0.000     1.440
| (primitive '.names' combinational delay)                               0.173     1.612
$iopadmap$bcd[6].out[0] (.names at (3,5))                                0.000     1.612
| (intra 'clb' routing)                                                  0.000     1.612
| (OPIN:53143 side: (TOP,) (3,5,0)0))                                    0.000     1.612
| (CHANX:104074 L4 length:4 (3,5,0)-> (6,5,0))                           0.119     1.731
| (CHANX:104226 L1 length:1 (6,5,0)-> (6,5,0))                           0.061     1.792
| (CHANY:110846 L4 length:3 (6,6,0)-> (6,8,0))                           0.119     1.911
| (CHANX:106512 L4 length:4 (7,8,0)-> (10,8,0))                          0.119     2.030
| (CHANY:113329 L4 length:2 (10,8,0)-> (10,7,0))                         0.119     2.149
| (IPIN:98882 side: (RIGHT,) (10,8,0)0))                                 0.101     2.250
| (intra 'io' routing)                                                   0.733     2.982
out:$iopadmap$bcd[6].outpad[0] (.output at (10,8))                      -0.000     2.982
data arrival time                                                                  2.982

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                    0.000     2.500
data required time                                                                 2.500
----------------------------------------------------------------------------------------
data required time                                                                 2.500
data arrival time                                                                 -2.982
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.482


#Path 6
Startpoint: $iopadmap$bin[3].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : out:$iopadmap$bcd[7].outpad[0] (.output at (10,8) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
$iopadmap$bin[3].inpad[0] (.input at (1,4))                              0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:44901 side: (RIGHT,) (1,4,0)0))                                  0.000     0.894
| (CHANY:107654 L1 length:1 (1,4,0)-> (1,4,0))                           0.061     0.955
| (CHANX:103254 L4 length:4 (2,4,0)-> (5,4,0))                           0.119     1.074
| (CHANX:103298 L1 length:1 (3,4,0)-> (3,4,0))                           0.061     1.135
| (CHANY:108958 L4 length:4 (3,5,0)-> (3,8,0))                           0.119     1.254
| (IPIN:53205 side: (RIGHT,) (3,5,0)0))                                  0.101     1.355
| (intra 'clb' routing)                                                  0.085     1.440
$iopadmap$bcd[7].in[4] (.names at (3,5))                                 0.000     1.440
| (primitive '.names' combinational delay)                               0.173     1.612
$iopadmap$bcd[7].out[0] (.names at (3,5))                                0.000     1.612
| (intra 'clb' routing)                                                  0.000     1.612
| (OPIN:53146 side: (TOP,) (3,5,0)0))                                    0.000     1.612
| (CHANX:104032 L1 length:1 (3,5,0)-> (3,5,0))                           0.061     1.673
| (CHANY:109024 L4 length:3 (3,6,0)-> (3,8,0))                           0.119     1.792
| (CHANX:105602 L4 length:4 (4,7,0)-> (7,7,0))                           0.119     1.911
| (CHANX:105802 L4 length:4 (7,7,0)-> (10,7,0))                          0.119     2.030
| (CHANY:113410 L4 length:1 (10,8,0)-> (10,8,0))                         0.119     2.149
| (IPIN:98868 side: (RIGHT,) (10,8,0)0))                                 0.101     2.250
| (intra 'io' routing)                                                   0.733     2.982
out:$iopadmap$bcd[7].outpad[0] (.output at (10,8))                      -0.000     2.982
data arrival time                                                                  2.982

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                    0.000     2.500
data required time                                                                 2.500
----------------------------------------------------------------------------------------
data required time                                                                 2.500
data arrival time                                                                 -2.982
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.482


#Path 7
Startpoint: $iopadmap$bin[3].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : out:$iopadmap$bcd[8].outpad[0] (.output at (2,1) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
$iopadmap$bin[3].inpad[0] (.input at (1,4))                             0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:44901 side: (RIGHT,) (1,4,0)0))                                 0.000     0.894
| (CHANY:107654 L1 length:1 (1,4,0)-> (1,4,0))                          0.061     0.955
| (CHANX:103254 L4 length:4 (2,4,0)-> (5,4,0))                          0.119     1.074
| (CHANX:103298 L1 length:1 (3,4,0)-> (3,4,0))                          0.061     1.135
| (CHANY:108958 L4 length:4 (3,5,0)-> (3,8,0))                          0.119     1.254
| (IPIN:53205 side: (RIGHT,) (3,5,0)0))                                 0.101     1.355
| (intra 'clb' routing)                                                 0.085     1.440
$iopadmap$bcd[8].in[4] (.names at (3,5))                                0.000     1.440
| (primitive '.names' combinational delay)                              0.173     1.612
$iopadmap$bcd[8].out[0] (.names at (3,5))                               0.000     1.612
| (intra 'clb' routing)                                                 0.000     1.612
| (OPIN:53149 side: (TOP,) (3,5,0)0))                                   0.000     1.612
| (CHANX:104054 L4 length:4 (3,5,0)-> (6,5,0))                          0.119     1.731
| (CHANY:108931 L1 length:1 (3,5,0)-> (3,5,0))                          0.061     1.792
| (CHANX:103149 L4 length:3 (3,4,0)-> (1,4,0))                          0.119     1.911
| (CHANY:108031 L4 length:4 (2,4,0)-> (2,1,0))                          0.119     2.030
| (IPIN:4535 side: (RIGHT,) (2,1,0)0))                                  0.101     2.131
| (intra 'io' routing)                                                  0.733     2.864
out:$iopadmap$bcd[8].outpad[0] (.output at (2,1))                      -0.000     2.864
data arrival time                                                                 2.864

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                   0.000     2.500
data required time                                                                2.500
---------------------------------------------------------------------------------------
data required time                                                                2.500
data arrival time                                                                -2.864
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.364


#Path 8
Startpoint: $iopadmap$bin[2].inpad[0] (.input at (1,3) clocked by clk)
Endpoint  : out:$iopadmap$bcd[5].outpad[0] (.output at (10,7) clocked by clk)
Path Type : setup

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
$iopadmap$bin[2].inpad[0] (.input at (1,3))                              0.000     0.000
| (intra 'io' routing)                                                   0.894     0.894
| (OPIN:38224 side: (RIGHT,) (1,3,0)0))                                  0.000     0.894
| (CHANY:107600 L4 length:4 (1,3,0)-> (1,6,0))                           0.119     1.013
| (CHANX:103956 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.074
| (CHANY:108307 L1 length:1 (2,5,0)-> (2,5,0))                           0.061     1.135
| (IPIN:53043 side: (RIGHT,) (2,5,0)0))                                  0.101     1.236
| (intra 'clb' routing)                                                  0.085     1.321
$iopadmap$bcd[5].in[5] (.names at (2,5))                                 0.000     1.321
| (primitive '.names' combinational delay)                               0.152     1.473
$iopadmap$bcd[5].out[0] (.names at (2,5))                                0.000     1.473
| (intra 'clb' routing)                                                  0.000     1.473
| (OPIN:52992 side: (TOP,) (2,5,0)0))                                    0.000     1.473
| (CHANX:103994 L4 length:4 (2,5,0)-> (5,5,0))                           0.119     1.592
| (CHANX:104112 L4 length:4 (4,5,0)-> (7,5,0))                           0.119     1.711
| (CHANY:110804 L1 length:1 (6,6,0)-> (6,6,0))                           0.061     1.771
| (CHANX:105064 L4 length:4 (7,6,0)-> (10,6,0))                          0.119     1.890
| (CHANY:113354 L4 length:2 (10,7,0)-> (10,8,0))                         0.119     2.009
| (IPIN:70068 side: (RIGHT,) (10,7,0)0))                                 0.101     2.110
| (intra 'io' routing)                                                   0.733     2.843
out:$iopadmap$bcd[5].outpad[0] (.output at (10,7))                       0.000     2.843
data arrival time                                                                  2.843

clock clk (rise edge)                                                    2.500     2.500
clock source latency                                                     0.000     2.500
clock uncertainty                                                        0.000     2.500
output external delay                                                    0.000     2.500
data required time                                                                 2.500
----------------------------------------------------------------------------------------
data required time                                                                 2.500
data arrival time                                                                 -2.843
----------------------------------------------------------------------------------------
slack (VIOLATED)                                                                  -0.343


#Path 9
Startpoint: $iopadmap$bin[3].inpad[0] (.input at (1,4) clocked by clk)
Endpoint  : out:$iopadmap$bcd[9].outpad[0] (.output at (3,1) clocked by clk)
Path Type : setup

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
input external delay                                                    0.000     0.000
$iopadmap$bin[3].inpad[0] (.input at (1,4))                             0.000     0.000
| (intra 'io' routing)                                                  0.894     0.894
| (OPIN:44901 side: (RIGHT,) (1,4,0)0))                                 0.000     0.894
| (CHANY:107670 L4 length:4 (1,4,0)-> (1,7,0))                          0.119     1.013
| (CHANX:103972 L1 length:1 (2,5,0)-> (2,5,0))                          0.061     1.074
| (IPIN:53024 side: (TOP,) (2,5,0)0))                                   0.101     1.175
| (intra 'clb' routing)                                                 0.085     1.260
$iopadmap$bcd[9].in[2] (.names at (2,5))                                0.000     1.260
| (primitive '.names' combinational delay)                              0.218     1.478
$iopadmap$bcd[9].out[0] (.names at (2,5))                               0.000     1.478
| (intra 'clb' routing)                                                 0.000     1.478
| (OPIN:52988 side: (TOP,) (2,5,0)0))                                   0.000     1.478
| (CHANX:103899 L4 length:2 (2,5,0)-> (1,5,0))                          0.119     1.597
| (CHANY:107559 L4 length:4 (1,5,0)-> (1,2,0))                          0.119     1.716
| (CHANX:101750 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.777
| (CHANY:108117 L1 length:1 (2,2,0)-> (2,2,0))                          0.061     1.838
| (CHANX:101078 L1 length:1 (3,1,0)-> (3,1,0))                          0.061     1.899
| (CHANY:108565 L1 length:1 (3,1,0)-> (3,1,0))                          0.061     1.960
| (IPIN:7410 side: (RIGHT,) (3,1,0)0))                                  0.101     2.060
| (intra 'io' routing)                                                  0.733     2.793
out:$iopadmap$bcd[9].outpad[0] (.output at (3,1))                       0.000     2.793
data arrival time                                                                 2.793

clock clk (rise edge)                                                   2.500     2.500
clock source latency                                                    0.000     2.500
clock uncertainty                                                       0.000     2.500
output external delay                                                   0.000     2.500
data required time                                                                2.500
---------------------------------------------------------------------------------------
data required time                                                                2.500
data arrival time                                                                -2.793
---------------------------------------------------------------------------------------
slack (VIOLATED)                                                                 -0.293


#Path 10
Startpoint: $auto$rs_design_edit.cc:332:add_wire_btw_prims$2912.inpad[0] (.input at (1,2) clocked by clk)
Endpoint  : out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911.outpad[0] (.output at (1,6) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
$auto$rs_design_edit.cc:332:add_wire_btw_prims$2912.inpad[0] (.input at (1,2))                             0.000     0.000
| (intra 'io' routing)                                                                                     0.894     0.894
| (OPIN:30305 side: (RIGHT,) (1,2,0)0))                                                                    0.000     0.894
| (CHANY:107562 L4 length:4 (1,2,0)-> (1,5,0))                                                             0.119     1.013
| (CHANX:103954 L1 length:1 (2,5,0)-> (2,5,0))                                                             0.061     1.074
| (IPIN:53031 side: (TOP,) (2,5,0)0))                                                                      0.101     1.175
| (intra 'clb' routing)                                                                                    0.085     1.260
$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911.in[0] (.names at (2,5))                                0.000     1.260
| (primitive '.names' combinational delay)                                                                 0.197     1.457
$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911.out[0] (.names at (2,5))                               0.000     1.457
| (intra 'clb' routing)                                                                                    0.000     1.457
| (OPIN:53003 side: (RIGHT,) (2,5,0)0))                                                                    0.000     1.457
| (CHANY:108312 L1 length:1 (2,5,0)-> (2,5,0))                                                             0.061     1.518
| (CHANX:103963 L1 length:1 (2,5,0)-> (2,5,0))                                                             0.061     1.579
| (CHANY:107768 L1 length:1 (1,6,0)-> (1,6,0))                                                             0.061     1.640
| (IPIN:59616 side: (RIGHT,) (1,6,0)0))                                                                    0.101     1.741
| (intra 'io' routing)                                                                                     0.733     2.473
out:$auto$rs_design_edit.cc:332:add_wire_btw_prims$2911.outpad[0] (.output at (1,6))                      -0.000     2.473
data arrival time                                                                                                    2.473

clock clk (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                       0.000     2.500
clock uncertainty                                                                                          0.000     2.500
output external delay                                                                                      0.000     2.500
data required time                                                                                                   2.500
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   2.500
data arrival time                                                                                                   -2.473
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.027


#End of timing report
