TRACE::2020-11-13.10:43:22::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:22::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:22::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:24::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:24::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:24::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-13.10:43:26::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-11-13.10:43:26::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-11-13.10:43:26::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_adv7511",
	"systems":	[{
			"systemName":	"hdmi_adv7511",
			"systemDesc":	"hdmi_adv7511",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_adv7511"
		}]
}
TRACE::2020-11-13.10:43:26::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-11-13.10:43:26::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-13.10:43:26::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-13.10:43:26::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-13.10:43:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:26::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-11-13.10:43:26::SCWPlatform::Generating the sources  .
TRACE::2020-11-13.10:43:26::SCWBDomain::Generating boot domain sources.
TRACE::2020-11-13.10:43:26::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-11-13.10:43:26::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:26::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:26::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:26::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-13.10:43:26::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:26::SCWMssOS::mss does not exists at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:26::SCWMssOS::Creating sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:26::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:26::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:26::SCWMssOS::Writing mss at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:26::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-13.10:43:26::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-13.10:43:26::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-13.10:43:26::SCWBDomain::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-13.10:43:38::SCWPlatform::Generating sources Done.
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:38::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-11-13.10:43:38::SCWMssOS::Could not open the swdb for E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-11-13.10:43:38::SCWMssOS::Could not open the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-11-13.10:43:38::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-13.10:43:38::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-13.10:43:38::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:43:38::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:38::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:38::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:38::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:38::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:38::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:38::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:38::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:38::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:38::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:38::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_adv7511",
	"systems":	[{
			"systemName":	"hdmi_adv7511",
			"systemDesc":	"hdmi_adv7511",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_adv7511",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-13.10:43:38::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-13.10:43:38::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-13.10:43:38::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:38::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:38::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:39::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:39::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:39::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:39::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:39::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:39::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:39::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:39::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:39::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:39::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:39::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:39::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:39::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:39::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:39::SCWMssOS::mss does not exists at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:39::SCWMssOS::Creating sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:39::SCWMssOS::Adding the swdes entry, created swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:39::SCWMssOS::updating the scw layer changes to swdes at   E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:39::SCWMssOS::Writing mss at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:39::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-13.10:43:39::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-11-13.10:43:39::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-11-13.10:43:39::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-13.10:43:39::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-11-13.10:43:40::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:40::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:40::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:40::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:40::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-11-13.10:43:40::SCWMssOS::Could not open the swdb for E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-11-13.10:43:40::SCWMssOS::Could not open the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-11-13.10:43:40::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-13.10:43:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-13.10:43:40::SCWMssOS::Writing the mss file completed E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:40::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:40::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:40::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:40::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_adv7511",
	"systems":	[{
			"systemName":	"hdmi_adv7511",
			"systemDesc":	"hdmi_adv7511",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_adv7511",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-11-13.10:43:41::SCWPlatform::Started generating the artifacts platform hdmi_adv7511
TRACE::2020-11-13.10:43:41::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-13.10:43:41::SCWPlatform::Started generating the artifacts for system configuration hdmi_adv7511
LOG::2020-11-13.10:43:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-13.10:43:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-13.10:43:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-13.10:43:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-11-13.10:43:41::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-13.10:43:41::SCWSystem::Not a boot domain 
LOG::2020-11-13.10:43:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-13.10:43:41::SCWDomain::Generating domain artifcats
TRACE::2020-11-13.10:43:41::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-13.10:43:41::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/export/hdmi_adv7511/sw/hdmi_adv7511/qemu/
TRACE::2020-11-13.10:43:41::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/export/hdmi_adv7511/sw/hdmi_adv7511/standalone_domain/qemu/
TRACE::2020-11-13.10:43:41::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-13.10:43:41::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-13.10:43:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-13.10:43:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-11-13.10:43:41::SCWMssOS::skipping the bsp build ... 
TRACE::2020-11-13.10:43:41::SCWMssOS::Copying to export directory.
TRACE::2020-11-13.10:43:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-13.10:43:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-11-13.10:43:41::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-11-13.10:43:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-13.10:43:41::SCWSystem::Completed Processing the sysconfig hdmi_adv7511
LOG::2020-11-13.10:43:41::SCWPlatform::Completed generating the artifacts for system configuration hdmi_adv7511
TRACE::2020-11-13.10:43:41::SCWPlatform::Started preparing the platform 
TRACE::2020-11-13.10:43:41::SCWSystem::Writing the bif file for system config hdmi_adv7511
TRACE::2020-11-13.10:43:41::SCWSystem::dir created 
TRACE::2020-11-13.10:43:41::SCWSystem::Writing the bif 
TRACE::2020-11-13.10:43:41::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-13.10:43:41::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-13.10:43:41::SCWPlatform::Completed generating the platform
TRACE::2020-11-13.10:43:41::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:41::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:41::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:41::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_adv7511",
	"systems":	[{
			"systemName":	"hdmi_adv7511",
			"systemDesc":	"hdmi_adv7511",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_adv7511",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-13.10:43:41::SCWPlatform::updated the xpfm file.
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:41::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:41::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:41::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:41::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:41::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:41::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:41::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:41::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:41::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_adv7511",
	"systems":	[{
			"systemName":	"hdmi_adv7511",
			"systemDesc":	"hdmi_adv7511",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_adv7511",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:42::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:42::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:42::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_adv7511",
	"systems":	[{
			"systemName":	"hdmi_adv7511",
			"systemDesc":	"hdmi_adv7511",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_adv7511",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-13.10:43:42::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:42::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:42::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:42::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:42::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:42::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:42::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-11-13.10:43:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:42::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:42::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:42::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_adv7511",
	"systems":	[{
			"systemName":	"hdmi_adv7511",
			"systemDesc":	"hdmi_adv7511",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_adv7511",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-13.10:43:43::SCWPlatform::Clearing the existing platform
TRACE::2020-11-13.10:43:43::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-13.10:43:43::SCWBDomain::clearing the fsbl build
TRACE::2020-11-13.10:43:43::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:43::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:43::SCWSystem::Clearing the domains completed.
TRACE::2020-11-13.10:43:43::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-13.10:43:43::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:43::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:43::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:43::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:43::SCWPlatform::Removing the HwDB with name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:43::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:43::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:43::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:43::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:43::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-13.10:43:45::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-11-13.10:43:45::SCWReader::Active system found as  hdmi_adv7511
TRACE::2020-11-13.10:43:45::SCWReader::Handling sysconfig hdmi_adv7511
TRACE::2020-11-13.10:43:45::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-13.10:43:45::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-13.10:43:45::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-13.10:43:45::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:45::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:45::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:45::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:45::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:45::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:45::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-13.10:43:45::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:45::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:45::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:45::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:45::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-13.10:43:45::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:45::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:45::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:45::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-13.10:43:45::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:43:46::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:46::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:46::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:46::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:46::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:46::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:46::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-13.10:43:46::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:46::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-13.10:43:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:46::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:46::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:46::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWReader::No isolation master present  
TRACE::2020-11-13.10:43:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-13.10:43:46::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-13.10:43:46::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:46::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:46::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:46::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:46::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:46::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-13.10:43:46::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:43:46::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:43:46::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:43:46::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:43:46::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-13.10:43:46::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:43:46::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:43:46::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:43:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:43:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:43:46::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:43:46::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:43:46::SCWReader::No isolation master present  
TRACE::2020-11-13.10:44:06::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:06::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:44:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:44:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:06::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:06::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:06::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa
TRACE::2020-11-13.10:44:06::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:06::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:09::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa
TRACE::2020-11-13.10:44:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:09::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-13.10:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:09::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-11-13.10:44:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-11-13.10:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:09::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:09::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:09::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa
TRACE::2020-11-13.10:44:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/tempdsa/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:09::SCWPlatform::update - Opened existing hwdb design_1_wrapper_2
TRACE::2020-11-13.10:44:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:09::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:44:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:44:09::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:44:09::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2020-11-13.10:44:09::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:09::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:09::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:44:09::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:44:09::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:44:09::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-11-13.10:44:09::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:09::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:09::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:09::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-13.10:44:11::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2020-11-13.10:44:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-11-13.10:44:11::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-11-13.10:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-13.10:44:11::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-13.10:44:11::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:44:11::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:44:11::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:44:11::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:44:11::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-13.10:44:11::SCWMssOS::Writing the mss file completed E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:44:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-11-13.10:44:11::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-11-13.10:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:11::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:11::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2020-11-13.10:44:11::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2020-11-13.10:44:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:11::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:11::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:11::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_adv7511",
	"systems":	[{
			"systemName":	"hdmi_adv7511",
			"systemDesc":	"hdmi_adv7511",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_adv7511",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-11-13.10:44:12::SCWPlatform::Clearing the existing platform
TRACE::2020-11-13.10:44:12::SCWSystem::Clearing the existing sysconfig
TRACE::2020-11-13.10:44:12::SCWBDomain::clearing the fsbl build
TRACE::2020-11-13.10:44:12::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:12::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:12::SCWSystem::Clearing the domains completed.
TRACE::2020-11-13.10:44:12::SCWPlatform::Clearing the opened hw db.
TRACE::2020-11-13.10:44:12::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:12::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:12::SCWPlatform:: Platform location is E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:12::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:12::SCWPlatform::Removing the HwDB with name E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:12::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:12::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:12::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:12::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:12::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:12::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-11-13.10:44:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_4
TRACE::2020-11-13.10:44:14::SCWReader::Active system found as  hdmi_adv7511
TRACE::2020-11-13.10:44:14::SCWReader::Handling sysconfig hdmi_adv7511
TRACE::2020-11-13.10:44:14::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-13.10:44:14::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-13.10:44:14::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-13.10:44:14::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:14::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:14::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:14::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:14::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:14::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:14::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:14::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:15::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-13.10:44:15::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-13.10:44:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:44:15::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:15::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:15::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:15::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:15::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-13.10:44:15::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:44:15::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:44:15::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:44:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-13.10:44:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:15::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:15::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWReader::No isolation master present  
TRACE::2020-11-13.10:44:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-11-13.10:44:15::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2020-11-13.10:44:15::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:15::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:15::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-13.10:44:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:44:15::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:44:15::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:44:15::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:44:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-11-13.10:44:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:15::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:15::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:15::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:15::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:15::SCWReader::No isolation master present  
TRACE::2020-11-13.10:44:43::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:43::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:43::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:43::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:43::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:43::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:43::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:43::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:43::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:43::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::In reload Mss file.
TRACE::2020-11-13.10:44:44::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:44::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:44::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:44::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-11-13.10:44:44::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-11-13.10:44:44::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-11-13.10:44:44::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-13.10:44:44::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-13.10:44:44::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:44:44::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:44::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:44::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:44::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:44::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2020-11-13.10:44:44::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:44::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:44::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:44::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:44::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2020-11-13.10:44:44::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:44:44::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:44:44::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:44:44::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:44::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:44::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:44::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:44::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:44:44::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:44::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:48::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:48::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2020-11-13.10:44:48::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::In reload Mss file.
TRACE::2020-11-13.10:44:48::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:48::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:48::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

KEYINFO::2020-11-13.10:44:48::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-11-13.10:44:48::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-11-13.10:44:48::SCWMssOS::Cleared the swdb table entry
TRACE::2020-11-13.10:44:48::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-11-13.10:44:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:44:48::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:44:48::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:44:48::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:44:48::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:44:48::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:44:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:44:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:44:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:44:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:44:48::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-11-13.10:44:48::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:44:48::SCWMssOS::Removing the swdes entry for  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2020-11-13.10:47:30::SCWPlatform::Started generating the artifacts platform hdmi_adv7511
TRACE::2020-11-13.10:47:30::SCWPlatform::Sanity checking of platform is completed
LOG::2020-11-13.10:47:30::SCWPlatform::Started generating the artifacts for system configuration hdmi_adv7511
LOG::2020-11-13.10:47:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-11-13.10:47:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-11-13.10:47:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-13.10:47:30::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-11-13.10:47:30::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:47:30::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:47:30::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:47:30::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:47:30::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:47:30::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:47:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:47:30::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:47:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:47:30::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:47:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-11-13.10:47:30::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:47:30::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:47:30::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:47:30::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-11-13.10:47:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:47:30::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:47:30::SCWBDomain::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-11-13.10:47:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-13.10:47:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-11-13.10:47:30::SCWBDomain::System Command Ran  E:&  cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl & make 
TRACE::2020-11-13.10:47:30::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-11-13.10:47:30::SCWBDomain::make[1]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-13.10:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-13.10:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-13.10:47:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-13.10:47:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2020-11-13.10:47:30::SCWBDomain::xivdma_v6_7/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2020-11-13.10:47:30::SCWBDomain::ivdma_v6_7/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-13.10:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-13.10:47:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-13.10:47:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-11-13.10:47:30::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-11-13.10:47:30::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-13.10:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-13.10:47:30::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-13.10:47:30::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-11-13.10:47:30::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-11-13.10:47:30::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-13.10:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-13.10:47:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-13.10:47:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-11-13.10:47:30::SCWBDomain::drps_v1_1/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-11-13.10:47:30::SCWBDomain::rps_v1_1/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-13.10:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-11-13.10:47:30::SCWBDomain::evcfg_v3_6/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-11-13.10:47:30::SCWBDomain::vcfg_v3_6/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-13.10:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-13.10:47:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-13.10:47:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-11-13.10:47:30::SCWBDomain::maps_v2_6/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-11-13.10:47:30::SCWBDomain::aps_v2_6/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-13.10:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-13.10:47:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-13.10:47:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2020-11-13.10:47:30::SCWBDomain::macps_v3_11/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2020-11-13.10:47:30::SCWBDomain::acps_v3_11/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-13.10:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:30::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2020-11-13.10:47:30::SCWBDomain::piops_v3_7/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-11-13.10:47:30::SCWBDomain::iops_v3_7/src'

TRACE::2020-11-13.10:47:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-13.10:47:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2020-11-13.10:47:31::SCWBDomain::spips_v3_7/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-11-13.10:47:31::SCWBDomain::pips_v3_7/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:31::SCWBDomain::cugic_v4_2/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-11-13.10:47:31::SCWBDomain::ugic_v4_2/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-13.10:47:31::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-13.10:47:31::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:31::SCWBDomain::cutimer_v2_2/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-11-13.10:47:31::SCWBDomain::utimer_v2_2/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:31::SCWBDomain::cuwdt_v2_2/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-11-13.10:47:31::SCWBDomain::uwdt_v2_2/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-13.10:47:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-13.10:47:31::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:31::SCWBDomain::dps_v3_9/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-11-13.10:47:31::SCWBDomain::ps_v3_9/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-13.10:47:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-13.10:47:31::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:31::SCWBDomain::tandalone_v7_2/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:31::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-11-13.10:47:31::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-11-13.10:47:31::SCWBDomain::andalone_v7_2/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/t
TRACE::2020-11-13.10:47:31::SCWBDomain::tcps_v3_11/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tt
TRACE::2020-11-13.10:47:31::SCWBDomain::cps_v3_11/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-11-13.10:47:31::SCWBDomain::artps_v3_9/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-11-13.10:47:31::SCWBDomain::rtps_v3_9/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-13.10:47:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-13.10:47:31::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-11-13.10:47:31::SCWBDomain::sbps_v2_5/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-11-13.10:47:31::SCWBDomain::bps_v2_5/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-11-13.10:47:31::SCWBDomain::adcps_v2_4/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-11-13.10:47:31::SCWBDomain::dcps_v2_4/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-11-13.10:47:31::SCWBDomain::ilffs_v4_3/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-11-13.10:47:31::SCWBDomain::lffs_v4_3/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:31::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-11-13.10:47:31::SCWBDomain::ilrsa_v1_6/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-11-13.10:47:31::SCWBDomain::lrsa_v1_6/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-13.10:47:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-13.10:47:31::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-13.10:47:31::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:31::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/a
TRACE::2020-11-13.10:47:31::SCWBDomain::xivdma_v6_7/src'

TRACE::2020-11-13.10:47:31::SCWBDomain::"Compiling axivdma"

TRACE::2020-11-13.10:47:32::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ax
TRACE::2020-11-13.10:47:32::SCWBDomain::ivdma_v6_7/src'

TRACE::2020-11-13.10:47:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-13.10:47:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-13.10:47:32::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-13.10:47:32::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:32::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-11-13.10:47:32::SCWBDomain::oresightps_dcc_v1_7/src'

TRACE::2020-11-13.10:47:32::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-11-13.10:47:32::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/co
TRACE::2020-11-13.10:47:32::SCWBDomain::resightps_dcc_v1_7/src'

TRACE::2020-11-13.10:47:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-13.10:47:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-13.10:47:32::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-13.10:47:32::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:32::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/c
TRACE::2020-11-13.10:47:32::SCWBDomain::pu_cortexa9_v2_9/src'

TRACE::2020-11-13.10:47:32::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-11-13.10:47:32::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cp
TRACE::2020-11-13.10:47:32::SCWBDomain::u_cortexa9_v2_9/src'

TRACE::2020-11-13.10:47:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-13.10:47:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-13.10:47:32::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-13.10:47:32::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:32::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-11-13.10:47:32::SCWBDomain::drps_v1_1/src'

TRACE::2020-11-13.10:47:32::SCWBDomain::"Compiling ddrps"

TRACE::2020-11-13.10:47:32::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dd
TRACE::2020-11-13.10:47:32::SCWBDomain::rps_v1_1/src'

TRACE::2020-11-13.10:47:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-13.10:47:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:33::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-11-13.10:47:33::SCWBDomain::evcfg_v3_6/src'

TRACE::2020-11-13.10:47:33::SCWBDomain::"Compiling devcfg"

TRACE::2020-11-13.10:47:33::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/de
TRACE::2020-11-13.10:47:33::SCWBDomain::vcfg_v3_6/src'

TRACE::2020-11-13.10:47:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-13.10:47:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-13.10:47:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-13.10:47:33::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:33::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/d
TRACE::2020-11-13.10:47:33::SCWBDomain::maps_v2_6/src'

TRACE::2020-11-13.10:47:33::SCWBDomain::"Compiling dmaps"

TRACE::2020-11-13.10:47:34::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dm
TRACE::2020-11-13.10:47:34::SCWBDomain::aps_v2_6/src'

TRACE::2020-11-13.10:47:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-13.10:47:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-13.10:47:34::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-13.10:47:34::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:34::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/e
TRACE::2020-11-13.10:47:34::SCWBDomain::macps_v3_11/src'

TRACE::2020-11-13.10:47:34::SCWBDomain::"Compiling emacps"

TRACE::2020-11-13.10:47:35::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/em
TRACE::2020-11-13.10:47:35::SCWBDomain::acps_v3_11/src'

TRACE::2020-11-13.10:47:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-13.10:47:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:35::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:35::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/g
TRACE::2020-11-13.10:47:35::SCWBDomain::piops_v3_7/src'

TRACE::2020-11-13.10:47:35::SCWBDomain::"Compiling gpiops"

TRACE::2020-11-13.10:47:36::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gp
TRACE::2020-11-13.10:47:36::SCWBDomain::iops_v3_7/src'

TRACE::2020-11-13.10:47:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-13.10:47:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:36::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/q
TRACE::2020-11-13.10:47:36::SCWBDomain::spips_v3_7/src'

TRACE::2020-11-13.10:47:36::SCWBDomain::"Compiling qspips"

TRACE::2020-11-13.10:47:36::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qs
TRACE::2020-11-13.10:47:36::SCWBDomain::pips_v3_7/src'

TRACE::2020-11-13.10:47:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-13.10:47:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:36::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:36::SCWBDomain::cugic_v4_2/src'

TRACE::2020-11-13.10:47:36::SCWBDomain::"Compiling scugic"

TRACE::2020-11-13.10:47:37::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-11-13.10:47:37::SCWBDomain::ugic_v4_2/src'

TRACE::2020-11-13.10:47:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-13.10:47:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-13.10:47:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-13.10:47:37::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:37::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:37::SCWBDomain::cutimer_v2_2/src'

TRACE::2020-11-13.10:47:37::SCWBDomain::"Compiling scutimer"

TRACE::2020-11-13.10:47:37::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-11-13.10:47:37::SCWBDomain::utimer_v2_2/src'

TRACE::2020-11-13.10:47:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-13.10:47:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:37::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:37::SCWBDomain::cuwdt_v2_2/src'

TRACE::2020-11-13.10:47:37::SCWBDomain::"Compiling scuwdt"

TRACE::2020-11-13.10:47:38::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sc
TRACE::2020-11-13.10:47:38::SCWBDomain::uwdt_v2_2/src'

TRACE::2020-11-13.10:47:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-13.10:47:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-13.10:47:38::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-13.10:47:38::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-11-13.10:47:38::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:38::SCWBDomain::dps_v3_9/src'

TRACE::2020-11-13.10:47:38::SCWBDomain::"Compiling sdps"

TRACE::2020-11-13.10:47:39::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sd
TRACE::2020-11-13.10:47:39::SCWBDomain::ps_v3_9/src'

TRACE::2020-11-13.10:47:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-13.10:47:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-13.10:47:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-13.10:47:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:39::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:39::SCWBDomain::tandalone_v7_2/src'

TRACE::2020-11-13.10:47:39::SCWBDomain::"Compiling standalone"

TRACE::2020-11-13.10:47:42::SCWBDomain::make[3]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/s
TRACE::2020-11-13.10:47:42::SCWBDomain::tandalone_v7_2/src/profile'

TRACE::2020-11-13.10:47:42::SCWBDomain::make[3]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-11-13.10:47:42::SCWBDomain::andalone_v7_2/src/profile'

TRACE::2020-11-13.10:47:42::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/st
TRACE::2020-11-13.10:47:42::SCWBDomain::andalone_v7_2/src'

TRACE::2020-11-13.10:47:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-13.10:47:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:42::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/t
TRACE::2020-11-13.10:47:42::SCWBDomain::tcps_v3_11/src'

TRACE::2020-11-13.10:47:42::SCWBDomain::"Compiling ttcps"

TRACE::2020-11-13.10:47:43::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/tt
TRACE::2020-11-13.10:47:43::SCWBDomain::cps_v3_11/src'

TRACE::2020-11-13.10:47:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-13.10:47:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:43::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-11-13.10:47:43::SCWBDomain::artps_v3_9/src'

TRACE::2020-11-13.10:47:43::SCWBDomain::"Compiling uartps"

TRACE::2020-11-13.10:47:44::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ua
TRACE::2020-11-13.10:47:44::SCWBDomain::rtps_v3_9/src'

TRACE::2020-11-13.10:47:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-13.10:47:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-13.10:47:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-13.10:47:44::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:44::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/u
TRACE::2020-11-13.10:47:44::SCWBDomain::sbps_v2_5/src'

TRACE::2020-11-13.10:47:44::SCWBDomain::"Compiling usbps"

TRACE::2020-11-13.10:47:45::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/us
TRACE::2020-11-13.10:47:45::SCWBDomain::bps_v2_5/src'

TRACE::2020-11-13.10:47:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-13.10:47:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:45::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-11-13.10:47:45::SCWBDomain::adcps_v2_4/src'

TRACE::2020-11-13.10:47:45::SCWBDomain::"Compiling xadcps"

TRACE::2020-11-13.10:47:45::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xa
TRACE::2020-11-13.10:47:45::SCWBDomain::dcps_v2_4/src'

TRACE::2020-11-13.10:47:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2020-11-13.10:47:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:45::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-11-13.10:47:45::SCWBDomain::ilffs_v4_3/src'

TRACE::2020-11-13.10:47:45::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-11-13.10:47:46::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-11-13.10:47:46::SCWBDomain::lffs_v4_3/src'

TRACE::2020-11-13.10:47:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2020-11-13.10:47:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:46::SCWBDomain::make[2]: Entering directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/x
TRACE::2020-11-13.10:47:46::SCWBDomain::ilrsa_v1_6/src'

TRACE::2020-11-13.10:47:46::SCWBDomain::make[2]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xi
TRACE::2020-11-13.10:47:46::SCWBDomain::lrsa_v1_6/src'

TRACE::2020-11-13.10:47:46::SCWBDomain::'Finished building libraries'

TRACE::2020-11-13.10:47:46::SCWBDomain::make[1]: Leaving directory 'E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-11-13.10:47:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2020-11-13.10:47:46::SCWBDomain::exa9_0/include -I.

TRACE::2020-11-13.10:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-13.10:47:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-13.10:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-13.10:47:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-13.10:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2020-11-13.10:47:47::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-13.10:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-13.10:47:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-13.10:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2020-11-13.10:47:47::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-13.10:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-13.10:47:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-13.10:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2020-11-13.10:47:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2020-11-13.10:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-13.10:47:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-13.10:47:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2020-11-13.10:47:47::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-13.10:47:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2020-11-13.10:47:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2020-11-13.10:47:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2020-11-13.10:47:48::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-11-13.10:47:48::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-11-13.10:47:48::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-11-13.10:47:48::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-11-13.10:47:48::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2020-11-13.10:47:48::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-11-13.10:47:48::SCWSystem::Checking the domain standalone_domain
LOG::2020-11-13.10:47:48::SCWSystem::Not a boot domain 
LOG::2020-11-13.10:47:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-11-13.10:47:48::SCWDomain::Generating domain artifcats
TRACE::2020-11-13.10:47:48::SCWMssOS::Generating standalone artifcats
TRACE::2020-11-13.10:47:48::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/export/hdmi_adv7511/sw/hdmi_adv7511/qemu/
TRACE::2020-11-13.10:47:48::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/export/hdmi_adv7511/sw/hdmi_adv7511/standalone_domain/qemu/
TRACE::2020-11-13.10:47:48::SCWMssOS:: Copying the user libraries. 
TRACE::2020-11-13.10:47:48::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:47:48::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:47:48::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:47:48::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:47:48::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:47:48::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:47:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:47:48::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:47:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:47:48::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:47:48::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:47:48::SCWMssOS::No sw design opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:47:48::SCWMssOS::mss exists loading the mss file  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:47:48::SCWMssOS::Opened the sw design from mss  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:47:48::SCWMssOS::Adding the swdes entry E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-11-13.10:47:48::SCWMssOS::updating the scw layer about changes
TRACE::2020-11-13.10:47:48::SCWMssOS::Opened the sw design.  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:47:48::SCWMssOS::Completed writing the mss file at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-11-13.10:47:48::SCWMssOS::Mss edits present, copying mssfile into export location E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:47:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-11-13.10:47:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-11-13.10:47:48::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-11-13.10:47:48::SCWMssOS::doing bsp build ... 
TRACE::2020-11-13.10:47:48::SCWMssOS::System Command Ran  E: & cd  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-13.10:47:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-13.10:47:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-11-13.10:47:48::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-11-13.10:47:48::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-13.10:47:48::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-13.10:47:48::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-13.10:47:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-13.10:47:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-13.10:47:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-13.10:47:48::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-13.10:47:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-13.10:47:48::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:48::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-13.10:47:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-13.10:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-11-13.10:47:49::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-11-13.10:47:49::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-13.10:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-13.10:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-13.10:47:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-13.10:47:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-13.10:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-11-13.10:47:49::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-11-13.10:47:49::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-13.10:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-13.10:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-13.10:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-13.10:47:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-13.10:47:49::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-13.10:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-11-13.10:47:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-11-13.10:47:49::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_7/src"

TRACE::2020-11-13.10:47:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-13.10:47:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-13.10:47:49::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:49::SCWMssOS::"Compiling axivdma"

TRACE::2020-11-13.10:47:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2020-11-13.10:47:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-11-13.10:47:50::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-11-13.10:47:50::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:50::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-11-13.10:47:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2020-11-13.10:47:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-11-13.10:47:50::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-11-13.10:47:50::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:50::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-11-13.10:47:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2020-11-13.10:47:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-13.10:47:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-13.10:47:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:50::SCWMssOS::"Compiling ddrps"

TRACE::2020-11-13.10:47:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2020-11-13.10:47:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:50::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:50::SCWMssOS::"Compiling devcfg"

TRACE::2020-11-13.10:47:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2020-11-13.10:47:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-13.10:47:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-13.10:47:51::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:51::SCWMssOS::"Compiling dmaps"

TRACE::2020-11-13.10:47:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2020-11-13.10:47:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-11-13.10:47:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-11-13.10:47:52::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:52::SCWMssOS::"Compiling emacps"

TRACE::2020-11-13.10:47:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2020-11-13.10:47:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:52::SCWMssOS::"Compiling gpiops"

TRACE::2020-11-13.10:47:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2020-11-13.10:47:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:53::SCWMssOS::"Compiling qspips"

TRACE::2020-11-13.10:47:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2020-11-13.10:47:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:54::SCWMssOS::"Compiling scugic"

TRACE::2020-11-13.10:47:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2020-11-13.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-11-13.10:47:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-11-13.10:47:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:55::SCWMssOS::"Compiling scutimer"

TRACE::2020-11-13.10:47:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2020-11-13.10:47:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:47:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:47:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-13.10:47:55::SCWMssOS::"Compiling scuwdt"

TRACE::2020-11-13.10:47:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2020-11-13.10:47:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-11-13.10:47:56::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-11-13.10:47:56::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-11-13.10:47:56::SCWMssOS::"Compiling sdps"

TRACE::2020-11-13.10:47:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2020-11-13.10:47:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-11-13.10:47:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-11-13.10:47:57::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-11-13.10:47:57::SCWMssOS::"Compiling standalone"

TRACE::2020-11-13.10:48:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ttcps_v3_11/src"

TRACE::2020-11-13.10:48:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:48:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:48:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-13.10:48:00::SCWMssOS::"Compiling ttcps"

TRACE::2020-11-13.10:48:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2020-11-13.10:48:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:48:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:48:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-13.10:48:00::SCWMssOS::"Compiling uartps"

TRACE::2020-11-13.10:48:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2020-11-13.10:48:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-11-13.10:48:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-11-13.10:48:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-11-13.10:48:01::SCWMssOS::"Compiling usbps"

TRACE::2020-11-13.10:48:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2020-11-13.10:48:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-11-13.10:48:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-11-13.10:48:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-11-13.10:48:02::SCWMssOS::"Compiling xadcps"

TRACE::2020-11-13.10:48:03::SCWMssOS::'Finished building libraries'

TRACE::2020-11-13.10:48:03::SCWMssOS::Copying to export directory.
TRACE::2020-11-13.10:48:03::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-11-13.10:48:03::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-11-13.10:48:03::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-11-13.10:48:03::SCWSystem::Completed Processing the sysconfig hdmi_adv7511
LOG::2020-11-13.10:48:03::SCWPlatform::Completed generating the artifacts for system configuration hdmi_adv7511
TRACE::2020-11-13.10:48:03::SCWPlatform::Started preparing the platform 
TRACE::2020-11-13.10:48:03::SCWSystem::Writing the bif file for system config hdmi_adv7511
TRACE::2020-11-13.10:48:03::SCWSystem::dir created 
TRACE::2020-11-13.10:48:03::SCWSystem::Writing the bif 
TRACE::2020-11-13.10:48:03::SCWPlatform::Started writing the spfm file 
TRACE::2020-11-13.10:48:03::SCWPlatform::Started writing the xpfm file 
TRACE::2020-11-13.10:48:03::SCWPlatform::Completed generating the platform
TRACE::2020-11-13.10:48:03::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:48:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:48:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:48:03::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:48:03::SCWMssOS::Saving the mss changes E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:48:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-11-13.10:48:03::SCWMssOS::Completed writemss as part of save.
TRACE::2020-11-13.10:48:03::SCWMssOS::Commit changes completed.
TRACE::2020-11-13.10:48:03::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:48:03::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:48:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:48:03::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:48:03::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:48:03::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:48:03::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-11-13.10:48:03::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:48:03::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:48:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:48:03::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:48:03::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:48:03::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:48:03::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:48:03::SCWWriter::formatted JSON is {
	"platformName":	"hdmi_adv7511",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"hdmi_adv7511",
	"platHandOff":	"E:/FPGA_DEMO/zedboard/hdmi_vdma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"hdmi_adv7511",
	"systems":	[{
			"systemName":	"hdmi_adv7511",
			"systemDesc":	"hdmi_adv7511",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"hdmi_adv7511",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"c47459f18bb4fccb5e237f67fa67a009",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ef3096313fb2a3e73009ba751062ee26",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-11-13.10:48:03::SCWPlatform::updated the xpfm file.
TRACE::2020-11-13.10:48:03::SCWPlatform::Trying to open the hw design at E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform::DSA given E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform::DSA absoulate path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform::DSA directory E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw
TRACE::2020-11-13.10:48:03::SCWPlatform:: Platform Path E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/hw/design_1_wrapper.xsa
TRACE::2020-11-13.10:48:03::SCWPlatform:: Unique name xilinx:zed::0.0
TRACE::2020-11-13.10:48:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_4
TRACE::2020-11-13.10:48:03::SCWPlatform::Opened existing hwdb design_1_wrapper_4
TRACE::2020-11-13.10:48:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-11-13.10:48:03::SCWMssOS::Checking the sw design at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-11-13.10:48:03::SCWMssOS::DEBUG:  swdes dump  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-11-13.10:48:03::SCWMssOS::Sw design exists and opened at  E:/FPGA_DEMO/zedboard/hdmi_vdma/vitis/hdmi_adv7511/ps7_cortexa9_0/standalone_domain/bsp/system.mss
