{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521737605683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521737605688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 12:53:25 2018 " "Processing started: Thu Mar 22 12:53:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521737605688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737605688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj -c proj " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj -c proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737605689 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1521737605894 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj.v(348) " "Verilog HDL information at proj.v(348): always construct contains both blocking and non-blocking assignments" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 348 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521737614065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "proj.v(568) " "Verilog HDL information at proj.v(568): always construct contains both blocking and non-blocking assignments" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1521737614066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj.v 6 6 " "Found 6 design units, including 6 entities, in source file proj.v" { { "Info" "ISGN_ENTITY_NAME" "1 proj " "Found entity 1: proj" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737614068 ""} { "Info" "ISGN_ENTITY_NAME" "2 scoreCounter " "Found entity 2: scoreCounter" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737614068 ""} { "Info" "ISGN_ENTITY_NAME" "3 control " "Found entity 3: control" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737614068 ""} { "Info" "ISGN_ENTITY_NAME" "4 datapath " "Found entity 4: datapath" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737614068 ""} { "Info" "ISGN_ENTITY_NAME" "5 RateDividerForCar " "Found entity 5: RateDividerForCar" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737614068 ""} { "Info" "ISGN_ENTITY_NAME" "6 hex_display " "Found entity 6: hex_display" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 785 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521737614068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj " "Elaborating entity \"proj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521737614134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 proj.v(75) " "Verilog HDL assignment warning at proj.v(75): truncated value with size 2 to match size of target (1)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521737614138 "|proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 proj.v(76) " "Verilog HDL assignment warning at proj.v(76): truncated value with size 2 to match size of target (1)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521737614138 "|proj"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 proj.v(77) " "Verilog HDL assignment warning at proj.v(77): truncated value with size 2 to match size of target (1)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521737614138 "|proj"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath:d0\"" {  } { { "proj.v" "d0" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737614141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:c0 " "Elaborating entity \"control\" for hierarchy \"control:c0\"" {  } { { "proj.v" "c0" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737614143 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 proj.v(565) " "Verilog HDL assignment warning at proj.v(565): truncated value with size 32 to match size of target (1)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next proj.v(568) " "Verilog HDL Always Construct warning at proj.v(568): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "proj.v(606) " "Verilog HDL Case Statement warning at proj.v(606): incomplete case statement has no default case item" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 606 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proj.v(606) " "Verilog HDL Case Statement information at proj.v(606): all case item expressions in this case statement are onehot" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 606 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.cleanUp proj.v(568) " "Inferred latch for \"next.cleanUp\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.after_drawing proj.v(568) " "Inferred latch for \"next.after_drawing\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.temp_selecting_state proj.v(568) " "Inferred latch for \"next.temp_selecting_state\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.print_up proj.v(568) " "Inferred latch for \"next.print_up\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.print_down proj.v(568) " "Inferred latch for \"next.print_down\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.print_left proj.v(568) " "Inferred latch for \"next.print_left\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.print_right proj.v(568) " "Inferred latch for \"next.print_right\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.clear_all proj.v(568) " "Inferred latch for \"next.clear_all\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.S_LOAD_Y proj.v(568) " "Inferred latch for \"next.S_LOAD_Y\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.S_WAIT_Y proj.v(568) " "Inferred latch for \"next.S_WAIT_Y\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.S_LOAD_X proj.v(568) " "Inferred latch for \"next.S_LOAD_X\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.S_CLEAR proj.v(568) " "Inferred latch for \"next.S_CLEAR\" at proj.v(568)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 568 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 "|proj|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RateDividerForCar control:c0\|RateDividerForCar:player_counter1 " "Elaborating entity \"RateDividerForCar\" for hierarchy \"control:c0\|RateDividerForCar:player_counter1\"" {  } { { "proj.v" "player_counter1" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737614145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreCounter scoreCounter:player_and_car0 " "Elaborating entity \"scoreCounter\" for hierarchy \"scoreCounter:player_and_car0\"" {  } { { "proj.v" "player_and_car0" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737614156 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "score proj.v(496) " "Verilog HDL Always Construct warning at proj.v(496): inferring latch(es) for variable \"score\", which holds its previous value in one or more paths through the always construct" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 496 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[0\] proj.v(501) " "Inferred latch for \"score\[0\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[1\] proj.v(501) " "Inferred latch for \"score\[1\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[2\] proj.v(501) " "Inferred latch for \"score\[2\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[3\] proj.v(501) " "Inferred latch for \"score\[3\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[4\] proj.v(501) " "Inferred latch for \"score\[4\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[5\] proj.v(501) " "Inferred latch for \"score\[5\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[6\] proj.v(501) " "Inferred latch for \"score\[6\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[7\] proj.v(501) " "Inferred latch for \"score\[7\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[8\] proj.v(501) " "Inferred latch for \"score\[8\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score\[9\] proj.v(501) " "Inferred latch for \"score\[9\]\" at proj.v(501)" {  } { { "proj.v" "" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 501 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 "|proj|scoreCounter:player_and_car0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:first_digit " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:first_digit\"" {  } { { "proj.v" "first_digit" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521737614158 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "VGA vga_adapter " "Node instance \"VGA\" instantiates undefined entity \"vga_adapter\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "proj.v" "VGA" { Text "/courses/courses/cscb58w18/sunyuan8/schematic/proj.v" 65 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Make sure that the required user library paths are specified correctly. If the project contains EDIF Input Files (.edf), make sure that you specified the EDA synthesis tool settings correctly. Otherwise, define the specified entity or change the calling entity. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1521737614159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/courses/courses/cscb58w18/sunyuan8/schematic/output_files/proj.map.smsg " "Generated suppressed messages file /courses/courses/cscb58w18/sunyuan8/schematic/output_files/proj.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614205 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1175 " "Peak virtual memory: 1175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521737614293 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 22 12:53:34 2018 " "Processing ended: Thu Mar 22 12:53:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521737614293 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521737614293 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521737614293 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614293 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521737614450 ""}
