
[Device]
Family = lc4k;
PartNumber = LC4064ZC-75T100C;
Package = 100TQFP;
PartType = LC4064ZC;
Speed = -7.5;
Operating_condition = COM;
Status = Production;
EN_PinGLB = yes;
EN_PinMacrocell = yes;

[Revision]
Parent = lc4k64c.lci;
DATE = 01/21/2008;
TIME = 21:06:55;
Source_Format = Pure_VHDL;
Synthesis = Synplify;

[Ignore Assignments]

[Clear Assignments]

[Backannotate Assignments]

[Global Constraints]

[Location Assignments]
layer = OFF;
i_in_0_ = Pin, 3, -, A, 8;
i_in_1_ = Pin, 4, -, A, 9;
i_in_2_ = Pin, 5, -, A, 10;
i_in_3_ = Pin, 6, -, A, 11;
i_in_4_ = Pin, 8, -, A, 12;
i_in_5_ = Pin, 9, -, A, 13;
i_in_6_ = Pin, 10, -, A, 14;
i_in_7_ = Pin, 11, -, A, 15;
i_in_8_ = Pin, 12, 0, -, -;
i_in_9_ = Pin, 14, -, B, 15;
i_in_10_ = Pin, 15, -, B, 14;
i_in_11_ = Pin, 16, -, B, 13;
i_in_12_ = Pin, 17, -, B, 12;
i_in_13_ = Pin, 19, -, B, 11;
i_in_14_ = Pin, 20, -, B, 10;
i_in_15_ = Pin, 21, -, B, 9;
i_in_16_ = Pin, 22, -, B, 8;
i_in_17_ = Pin, 28, -, B, 7;
i_in_18_ = Pin, 29, -, B, 6;
i_in_19_ = Pin, 30, -, B, 5;
i_in_20_ = Pin, 31, -, B, 4;
i_in_21_ = Pin, 34, -, B, 3;
i_in_22_ = Pin, 35, -, B, 2;
i_in_23_ = Pin, 36, -, B, 1;
i_in_24_ = Pin, 37, -, B, 0;
i_in_25_ = Pin, 91, -, A, 0;
i_in_26_ = Pin, 92, -, A, 1;
i_in_27_ = Pin, 93, -, A, 2;
i_in_28_ = Pin, 94, -, A, 3;
i_in_29_ = Pin, 97, -, A, 4;
i_in_30_ = Pin, 98, -, A, 5;
i_in_31_ = Pin, 99, -, A, 6;
o_out = Pin, 100, -, A, 7;

[Group Assignments]
layer = OFF;

[Resource Reservations]
layer = OFF;

[Fitter Report Format]

[Power]

[Source Constraint Option]

[Fast Bypass]

[OSM Bypass]

[Input Registers]

[Netlist/Delay Format]

[IO Types]
layer = OFF;
i_in_0_ = LVTTL, PIN, 0, -;
i_in_1_ = LVTTL, PIN, 0, -;
i_in_2_ = LVTTL, PIN, 0, -;
i_in_3_ = LVTTL, PIN, 0, -;
i_in_4_ = LVTTL, PIN, 0, -;
i_in_5_ = LVTTL, PIN, 0, -;
i_in_6_ = LVTTL, PIN, 0, -;
i_in_7_ = LVTTL, PIN, 0, -;
i_in_8_ = LVTTL, PIN, 0, -;
i_in_9_ = LVTTL, PIN, 0, -;
i_in_10_ = LVTTL, PIN, 0, -;
i_in_11_ = LVTTL, PIN, 0, -;
i_in_12_ = LVTTL, PIN, 0, -;
i_in_13_ = LVTTL, PIN, 0, -;
i_in_14_ = LVTTL, PIN, 0, -;
i_in_15_ = LVTTL, PIN, 0, -;
i_in_16_ = LVTTL, PIN, 0, -;
i_in_17_ = LVTTL, PIN, 0, -;
i_in_18_ = LVTTL, PIN, 0, -;
i_in_19_ = LVTTL, PIN, 0, -;
i_in_20_ = LVTTL, PIN, 0, -;
i_in_21_ = LVTTL, PIN, 0, -;
i_in_22_ = LVTTL, PIN, 0, -;
i_in_23_ = LVTTL, PIN, 0, -;
i_in_24_ = LVTTL, PIN, 0, -;
i_in_25_ = LVTTL, PIN, 0, -;
i_in_26_ = LVTTL, PIN, 0, -;
i_in_27_ = LVTTL, PIN, 0, -;
i_in_28_ = LVTTL, PIN, 0, -;
i_in_29_ = LVTTL, PIN, 0, -;
i_in_30_ = LVTTL, PIN, 0, -;
i_in_31_ = LVTTL, PIN, 0, -;
o_out = LVTTL, PIN, 0, -;

[Pullup]

[Slewrate]

[Region]

[Timing Constraints]
layer = OFF;

[HSI Attributes]

[Input Delay]

[opt global constraints list]

[Explorer User Settings]

[LOCATION ASSIGNMENTS LIST]

[RESOURCE RESERVATIONS LIST]

[Pin attributes list]

[individual constraints list]

[Attributes list setting]

[Timing Analyzer]

[ORP Bypass]

[PLL Assignments]

[Register Powerup]

[global constraints list]

[Global Constraints Process Update]

[Explorer Results]

[VHDL synplify constraints]

[VHDL spectrum constraints]

[verilog synplify constraints]

[verilog spectrum constraints]

[VHDL synplify constraints list]

[VHDL spectrum constraints list]

[verilog synplify constraints list]

[verilog spectrum constraints list]

[Constraint Version]
version = 1.0;

[ORP ASSIGNMENTS]
layer = OFF;

[Node attribute]
layer = OFF;

[SYMBOL/MODULE attribute]
layer = OFF;

[Nodal Constraints]
layer = OFF;
