#-----------------------------------------------------------
# Vivado v2012.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:49:25 MDT 2012
# Start of session at: Wed Sep 12 15:58:08 2012
# Process ID: 10541
# Log file: /home/cms/projects/blue7/vivado.log
# Journal file: /home/cms/projects/blue7/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]

start_gui
open_project /home/cms/projects/blue7/blue7test/blue7test.xpr
Scanning sources...
Finished scanning sources
Parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/verilog.xml].
Finished parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/verilog.xml].
Parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/vhdl.xml].
Finished parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/vhdl.xml].
Parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/xdc.xml].
Finished parsing template File [/opt/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/templates/vivado/xdc.xml].
update_compile_order -fileset sources_1
WARNING: [Designutils 20-342] File / dir doesn't exist, skipping: /home/cms/projects/blue7/blue7test/kc705.xdc
close [ open /home/cms/projects/blue7/blue7test/kc705.xdc w ]
import_files -fileset constrs_1 /home/cms/projects/blue7/blue7test/kc705.xdc
add_files -fileset constrs_1 -norecurse /home/cms/projects/LED705/vivadov1/vivadov1.srcs/constrs_1/new/kc705.xdc
import_files -fileset constrs_1 /home/cms/projects/LED705/vivadov1/vivadov1.srcs/constrs_1/new/kc705.xdc
remove_files -fileset constrs_1 /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/blue7test/kc705.xdc
set_property target_constrs_file /home/cms/projects/blue7/blue7test/blue7test.srcs/constrs_1/imports/new/kc705.xdc [current_fileset -constrset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
[Wed Sep 12 16:59:22 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7test/blue7test.runs/synth_1/runme.log
set_property top fpgaTop [current_fileset]
set_property top_file /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/rtl/fpgaTop_kc705.v [current_fileset]
update_compile_order -fileset sources_1
remove_files /home/cms/projects/blue7/blue7test/blue7test.srcs/sources_1/imports/blue7/bdw/mkQABSMF.v
reset_run synth_1
launch_runs synth_1
[Wed Sep 12 17:02:30 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7test/blue7test.runs/synth_1/runme.log
import_files /opt/Bluespec/Bluespec-2012.01.A/lib/Verilog
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Wed Sep 12 17:05:55 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7test/blue7test.runs/synth_1/runme.log
import_files -norecurse /home/shep/projects/ocpi/rtl/mkCRC32.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
[Wed Sep 12 17:08:36 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7test/blue7test.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
[Wed Sep 12 17:16:01 2012] Launched synth_1...
Run output will be captured here: /home/cms/projects/blue7/blue7test/blue7test.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado...
