{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 18 00:13:58 2016 " "Info: Processing started: Mon Apr 18 00:13:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FirstASM -c FirstASM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FirstASM -c FirstASM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firstasm.vhd 10 5 " "Info: Found 10 design units, including 5 entities, in source file firstasm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FirstASM-STRUCTURE " "Info: Found design unit 1: FirstASM-STRUCTURE" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 COUNT-BEHAVIOR " "Info: Found design unit 2: COUNT-BEHAVIOR" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 101 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADDSUB-BEHAVIOR " "Info: Found design unit 3: ADDSUB-BEHAVIOR" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 130 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 MUL-BEHAVIOR " "Info: Found design unit 4: MUL-BEHAVIOR" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 154 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 COMPAR-BEHAVIOR " "Info: Found design unit 5: COMPAR-BEHAVIOR" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 186 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FirstASM " "Info: Found entity 1: FirstASM" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 COUNT " "Info: Found entity 2: COUNT" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 96 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ADDSUB " "Info: Found entity 3: ADDSUB" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 124 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 MUL " "Info: Found entity 4: MUL" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 148 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 COMPAR " "Info: Found entity 5: COMPAR" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 181 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name21 " "Warning: Pin \"pin_name21\" not connected" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 808 -8 160 824 "pin_name21" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirstASM FirstASM:inst " "Info: Elaborating entity \"FirstASM\" for hierarchy \"FirstASM:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 104 200 352 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPAR COMPAR:inst4 " "Info: Elaborating entity \"COMPAR\" for hierarchy \"COMPAR:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 232 -32 112 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT COUNT:inst2 " "Info: Elaborating entity \"COUNT\" for hierarchy \"COUNT:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 8 544 696 104 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL MUL:inst3 " "Info: Elaborating entity \"MUL\" for hierarchy \"MUL:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 288 560 720 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TMPOUT FirstASM.vhd(160) " "Warning (10492): VHDL Process Statement warning at FirstASM.vhd(160): signal \"TMPOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FirstASM.vhd" "" { Text "C:/Users/Tyler/Desktop/FirstASM/FirstASM.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB ADDSUB:inst1 " "Info: Elaborating entity \"ADDSUB\" for hierarchy \"ADDSUB:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 352 208 408 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FirstASM:inst\|y.S2 " "Info: Register \"FirstASM:inst\|y.S2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name21 " "Warning (15610): No output dependent on input pin \"pin_name21\"" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Desktop/FirstASM/Block1.bdf" { { 808 -8 160 824 "pin_name21" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Info: Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Info: Implemented 37 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "262 " "Info: Peak virtual memory: 262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 18 00:13:58 2016 " "Info: Processing ended: Mon Apr 18 00:13:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
