
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o collisions_and_rotations_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui collisions_and_rotations_impl_1.udb 
// Netlist created on Mon Dec  4 23:48:21 2023
// Netlist written on Mon Dec  4 23:48:25 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module master ( ctrlr_latch, ctrlr_data, osc, rotate_out, vsync, hsync, rgb, 
                ctrlr_clk );
  input  ctrlr_data, osc;
  output ctrlr_latch, rotate_out, vsync, hsync;
  output [5:0] rgb;
  output ctrlr_clk;
  wire   \vga_sync_portmap.rgb_col_9__N_31[0] , \vga_sync_portmap.n10668 , 
         \vga_sync_portmap.rgb_col[0] , VCC_net, 
         \vga_sync_portmap.rgb_col_0__N_50 , clk, \vga_sync_portmap.n8495 , 
         \vga_sync_portmap.rgb_col_9__N_31[9] , \vga_sync_portmap.n10683 , 
         \vga_sync_portmap.n8503 , \vga_sync_portmap.rgb_col[9] , 
         \vga_sync_portmap.rgb_row_9__N_1[9] , \vga_sync_portmap.n10728 , 
         \vga_sync_portmap.n8534 , \vga_sync_portmap.rgb_row[9] , 
         \vga_sync_portmap.rgb_row_0__N_30 , 
         \vga_sync_portmap.rgb_row_9__N_1[8] , 
         \vga_sync_portmap.rgb_row_9__N_1[7] , \vga_sync_portmap.n10725 , 
         \rgb_row[8] , \vga_sync_portmap.n8532 , \rgb_row[7] , 
         \vga_sync_portmap.rgb_col_9__N_31[8] , 
         \vga_sync_portmap.rgb_col_9__N_31[7] , \vga_sync_portmap.n10680 , 
         \vga_sync_portmap.rgb_col[8] , \vga_sync_portmap.n8501 , \rgb_col[7] , 
         \vga_sync_portmap.rgb_col_9__N_31[6] , 
         \vga_sync_portmap.rgb_col_9__N_31[5] , \vga_sync_portmap.n10677 , 
         \rgb_col[6] , \vga_sync_portmap.n8499 , \rgb_col[5] , 
         \vga_sync_portmap.rgb_row_9__N_1[6] , 
         \vga_sync_portmap.rgb_row_9__N_1[5] , \vga_sync_portmap.n10722 , 
         \rgb_row[6] , \vga_sync_portmap.n8530 , \rgb_row[5] , 
         \vga_sync_portmap.rgb_row_9__N_1[4] , 
         \vga_sync_portmap.rgb_row_9__N_1[3] , \vga_sync_portmap.n10716 , 
         \rgb_row[4] , \vga_sync_portmap.n8528 , \vga_sync_portmap.rgb_row[3] , 
         \vga_sync_portmap.rgb_row_9__N_1[2] , 
         \vga_sync_portmap.rgb_row_9__N_1[1] , \vga_sync_portmap.n10623 , 
         \vga_sync_portmap.rgb_row[2] , \vga_sync_portmap.n8526 , 
         \vga_sync_portmap.rgb_row[1] , \vga_sync_portmap.rgb_row_9__N_1[0] , 
         \vga_sync_portmap.n10620 , \vga_sync_portmap.rgb_row[0] , 
         \vga_sync_portmap.rgb_col_9__N_31[4] , 
         \vga_sync_portmap.rgb_col_9__N_31[3] , \vga_sync_portmap.n10674 , 
         \rgb_col[4] , \vga_sync_portmap.n8497 , \vga_sync_portmap.rgb_col[3] , 
         \vga_sync_portmap.rgb_col_9__N_31[2] , 
         \vga_sync_portmap.rgb_col_9__N_31[1] , \vga_sync_portmap.n10671 , 
         \vga_sync_portmap.rgb_col[2] , \vga_sync_portmap.rgb_col[1] , 
         \clock_manager_portmap.NEScount_7__N_67[0] , 
         \clock_manager_portmap.n10638 , 
         \clock_manager_portmap.clk_counter[0] , 
         \clock_manager_portmap.clk_counter_0__N_302 , 
         \clock_manager_portmap.n8506 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[8] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[7] , 
         \clock_manager_portmap.n10698 , \game_clock_ctr[8] , 
         \clock_manager_portmap.n8484 , \game_clock_ctr[7] , 
         \clock_manager_portmap.n8486 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[6] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[5] , 
         \clock_manager_portmap.n10695 , \game_clock_ctr[6] , 
         \clock_manager_portmap.n8482 , \game_clock_ctr[5] , 
         \clock_manager_portmap.NEScount_7__N_67[18] , 
         \clock_manager_portmap.NEScount_7__N_67[17] , 
         \clock_manager_portmap.n10665 , \clk_counter[18] , 
         \clock_manager_portmap.n8522 , 
         \clock_manager_portmap.clk_counter[17] , 
         \clock_manager_portmap.NEScount_7__N_67[16] , 
         \clock_manager_portmap.NEScount_7__N_67[15] , 
         \clock_manager_portmap.n10662 , 
         \clock_manager_portmap.clk_counter[16] , 
         \clock_manager_portmap.n8520 , \NEScount[7] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[4] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[3] , 
         \clock_manager_portmap.n10692 , \game_clock_ctr[4] , 
         \clock_manager_portmap.n8480 , \game_clock_ctr[3] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[12] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[11] , 
         \clock_manager_portmap.n10704 , \game_clock_ctr[12] , 
         \clock_manager_portmap.n8488 , \game_clock_ctr[11] , 
         \clock_manager_portmap.n8490 , 
         \clock_manager_portmap.NEScount_7__N_67[14] , 
         \clock_manager_portmap.NEScount_7__N_67[13] , 
         \clock_manager_portmap.n10659 , \NEScount[6] , 
         \clock_manager_portmap.n8518 , \NEScount[5] , 
         \clock_manager_portmap.NEScount_7__N_67[12] , 
         \clock_manager_portmap.NEScount_7__N_67[11] , 
         \clock_manager_portmap.n10656 , \NEScount[4] , 
         \clock_manager_portmap.n8516 , \NEScount[3] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[2] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[1] , 
         \clock_manager_portmap.n10689 , \game_clock_ctr[2] , 
         \clock_manager_portmap.n8478 , \game_clock_ctr[1] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[15] , 
         \clock_manager_portmap.n10710 , \clock_manager_portmap.n8492 , 
         \game_clock_ctr[15] , \clock_manager_portmap.NEScount_7__N_67[10] , 
         \clock_manager_portmap.NEScount_7__N_67[9] , 
         \clock_manager_portmap.n10653 , \NEScount[2] , 
         \clock_manager_portmap.n8514 , \clock_manager_portmap.NEScount[1]_2 , 
         \clock_manager_portmap.NEScount_7__N_67[8] , 
         \clock_manager_portmap.NEScount_7__N_67[7] , 
         \clock_manager_portmap.n10650 , \clock_manager_portmap.NEScount[0]_2 , 
         \clock_manager_portmap.n8512 , NESclk, 
         \clock_manager_portmap.game_clock_ctr_15__N_51[10] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[9] , 
         \clock_manager_portmap.n10701 , \game_clock_ctr[10] , 
         \game_clock_ctr[9] , \clock_manager_portmap.NEScount_7__N_67[6] , 
         \clock_manager_portmap.NEScount_7__N_67[5] , 
         \clock_manager_portmap.n10647 , \clk_counter[6] , 
         \clock_manager_portmap.n8510 , \clock_manager_portmap.clk_counter[5] , 
         \clock_manager_portmap.NEScount_7__N_67[4] , 
         \clock_manager_portmap.NEScount_7__N_67[3] , 
         \clock_manager_portmap.n10644 , \clk_counter[4] , 
         \clock_manager_portmap.n8508 , \clk_counter[3] , 
         \clock_manager_portmap.NEScount_7__N_67[2] , 
         \clock_manager_portmap.NEScount_7__N_67[1] , 
         \clock_manager_portmap.n10641 , \clk_counter[2] , \clk_counter[1] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[0] , 
         \clock_manager_portmap.n10686 , \game_clock_ctr[0] , 
         \clock_manager_portmap.game_clock_N_280 , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[14] , 
         \clock_manager_portmap.game_clock_ctr_15__N_51[13] , 
         \clock_manager_portmap.n10707 , \game_clock_ctr[14] , 
         \game_clock_ctr[13] , 
         \nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[3] , 
         \nes_controller_portmap.shift_reg[4] , ctrlr_clk_c, 
         \nes_controller_portmap.shift_reg[5] , 
         \nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT , 
         \nes_controller_portmap.shift_reg[1] , 
         \nes_controller_portmap.shift_reg[2] , 
         \nes_controller_portmap.shift_reg_0__N_212 , 
         \nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT , 
         ctrlr_data_c, \nes_controller_portmap.shift_reg[0] , 
         \game_logic_portmap.right_delay_2__N_200[0] , 
         \game_logic_portmap.right_delay_1__N_201 , 
         \game_logic_portmap.n6_adj_318 , \game_logic_portmap.n6401 , 
         \game_logic_portmap.right_delay[0] , 
         \game_logic_portmap.right_delay[2] , 
         \game_logic_portmap.right_delay[1] , game_clock, 
         \game_logic_portmap.down_delay_2__N_206[0] , 
         \game_logic_portmap.down_delay_1__N_207 , \game_logic_portmap.n5_c , 
         \game_logic_portmap.down_delay[0] , 
         \game_logic_portmap.down_delay[1] , 
         \game_logic_portmap.piece_loc_1__3__N_83[2] , 
         \game_logic_portmap.piece_loc_1__3__N_83[3] , \piece_loc[1][2] , 
         \piece_loc[1][0] , \piece_loc[1][1] , \piece_loc[1][3] , 
         \game_logic_portmap.piece_loc_1__2__N_87 , 
         \game_logic_portmap.piece_loc_0__0__N_103 , 
         \game_logic_portmap.right_delay_2__N_200[2] , 
         \game_logic_portmap.left_delay_2__N_203[2] , 
         \game_logic_portmap.left_delay[0] , 
         \game_logic_portmap.left_delay[1] , 
         \game_logic_portmap.left_delay[2] , 
         \game_logic_portmap.left_delay_2__N_203[0] , 
         \game_logic_portmap.left_delay_1__N_204 , \game_logic_portmap.n6_c , 
         \game_logic_portmap.sel_delay_2__N_197[0] , 
         \game_logic_portmap.sel_delay_1__N_198 , 
         \game_logic_portmap.n6_adj_321 , \game_logic_portmap.sel_delay[0] , 
         \game_logic_portmap.sel_delay[2] , \game_logic_portmap.sel_delay[1] , 
         \game_logic_portmap.rotate_delay_2__N_194[0] , 
         \game_logic_portmap.rotate_delay_1__N_195 , 
         \game_logic_portmap.n5_adj_322 , \game_logic_portmap.rotate_delay[0] , 
         \game_logic_portmap.rotate_delay[1] , 
         \game_logic_portmap.piece_loc_0__0__N_101 , 
         \game_logic_portmap.piece_loc_0__1__N_98 , \game_logic_portmap.n1140 , 
         \game_logic_portmap.n4849 , \piece_loc[0][0] , \piece_loc[0][1] , 
         \game_logic_portmap.piece_loc_0__0__N_102 , 
         \game_logic_portmap.piece_shape_15__N_104[1]$n4 , 
         \game_logic_portmap.piece_shape_15__N_104[0]$n0 , 
         \game_logic_portmap.n1500 , \game_logic_portmap.piece_rotation[1] , 
         \game_logic_portmap.piece_rotation[0] , 
         \game_logic_portmap.piece_loc_0__2__N_95 , 
         \game_logic_portmap.piece_loc_0__3__N_92 , \game_logic_portmap.n4 , 
         \piece_loc[0][2] , \piece_loc[0][3] , 
         \game_logic_portmap.piece_shape_15__N_106[0]$n3 , 
         \game_logic_portmap.piece_shape_15__N_106[1]$n2 , 
         \game_logic_portmap.n1867[0] , \game_logic_portmap.piece_code[0] , 
         \game_logic_portmap.piece_code[1] , 
         \clock_manager_portmap.game_clock_N_280$n5 , 
         \clock_manager_portmap.n10 , \clock_manager_portmap.n9664 , 
         \game_logic_portmap.collision_check_portmap.n3889 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] , 
         \game_logic_portmap.collision_check_portmap.n3832 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 
         , \game_logic_portmap.collision_check_portmap.n4869 , 
         \game_logic_portmap.collision_check_portmap.n3155 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] , 
         \game_logic_portmap.collision_check_portmap.n4707 , n3686, n6690, 
         \renderer_portmap.n10260 , \renderer_portmap.n9904 , 
         \board_index_x_real[3] , n9903, \renderer_portmap.n10263 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] , 
         \game_logic_portmap.collision_check_portmap.n6985 , 
         \game_logic_portmap.collision_check_portmap.n6953 , 
         \game_logic_portmap.collision_check_portmap.n50 , 
         \game_logic_portmap.collision_check_portmap.n4657 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] , 
         \game_logic_portmap.collision_check_portmap.n7033 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] , 
         \game_logic_portmap.collision_check_portmap.n589[3] , 
         \game_logic_portmap.collision_check_portmap.piece_right_col_0__N_245 , 
         \game_logic_portmap.collision_check_portmap.piece_right_col_0__N_243 , 
         \piece_shape[13] , \piece_shape[9] , \piece_shape[1] , 
         \piece_shape[5] , 
         \game_logic_portmap.collision_check_portmap.n23_adj_317 , 
         \game_logic_portmap.collision_check_portmap.hit_left_N_310 , 
         \game_logic_portmap.collision_check_portmap.n9654 , 
         \game_logic_portmap.hit_left , \renderer_portmap.n1[2] , 
         \renderer_portmap.n1[1] , \renderer_portmap.n9822 , 
         \renderer_portmap.n9823 , \renderer_portmap.n10254 , 
         \renderer_portmap.n9819 , \renderer_portmap.n9820 , 
         \renderer_portmap.n8906 , n10257, \renderer_portmap.n9816 , 
         \renderer_portmap.n10248 , \renderer_portmap.n9817 , 
         \renderer_portmap.n9829 , \renderer_portmap.n9828 , n10251, 
         \renderer_portmap.n10377 , \board_index_x_real[2] , n9899, 
         \game_logic_portmap.n1150 , right_button, move_down_auto, down_button, 
         \nes_controller_portmap.sel_N_279 , \game_logic_portmap.n4876 , 
         move_down_auto_N_303, n6_adj_331, n5, n11, left_button, 
         \game_logic_portmap.collision_check_portmap.n7087 , 
         \game_logic_portmap.collision_check_portmap.n10395 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_314 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_223 
         , \game_logic_portmap.n1147 , \game_logic_portmap.hit_piece , 
         \game_logic_portmap.n4848 , rotate_out_c, 
         \game_logic_portmap.n6_adj_323 , \game_logic_portmap.n9668 , sel, 
         \game_logic_portmap.n1044 , \game_logic_portmap.n56 , 
         \game_logic_portmap.hit_bottom , 
         \game_logic_portmap.special_background_1__N_184 , 
         \game_logic_portmap.future_piece_loc_0__0__N_225 , 
         \special_background[1] , 
         \game_logic_portmap.collision_check_portmap.n5 , 
         \game_logic_portmap.collision_check_portmap.n9636 , 
         \game_logic_portmap.collision_check_portmap.n4 , 
         \game_logic_portmap.special_background_0__N_187 , 
         \game_logic_portmap.special_background_0__N_186 , 
         \special_background[0] , 
         \game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_239 , 
         \game_logic_portmap.piece_bottom_row_0__N_216 , 
         \game_logic_portmap.collision_check_portmap.n4842 , 
         \game_logic_portmap.collision_check_portmap.n5187 , 
         \game_logic_portmap.collision_check_portmap.n5028 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 , 
         \game_logic_portmap.collision_check_portmap.n8884 , 
         \game_logic_portmap.collision_check_portmap.n5188 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_224 
         , \game_logic_portmap.collision_check_portmap.n9456 , 
         \game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] 
         , \game_logic_portmap.collision_check_portmap.n4_adj_311 , 
         \game_logic_portmap.collision_check_portmap.n6 , 
         \game_logic_portmap.collision_check_portmap.n2284 , 
         \game_logic_portmap.collision_check_portmap.n10388 , 
         \game_logic_portmap.collision_check_portmap.n9870 , 
         \game_logic_portmap.collision_check_portmap.n5249 , 
         \game_logic_portmap.collision_check_portmap.n5106 , 
         \game_logic_portmap.collision_check_portmap.n9833 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1_3__N_227 , 
         \game_logic_portmap.collision_check_portmap.n5181 , 
         \game_logic_portmap.collision_check_portmap.n5264 , 
         \game_logic_portmap.n230 , 
         \game_logic_portmap.collision_check_portmap.n9897 , 
         \game_logic_portmap.collision_check_portmap.n5179 , 
         \game_logic_portmap.collision_check_portmap.n5266 , 
         \game_logic_portmap.collision_check_portmap.n5134 , 
         \game_logic_portmap.piece_bottom_row_0__N_217 , 
         \game_logic_portmap.piece_bottom_row_0__N_215 , 
         \game_logic_portmap.collision_check_portmap.n9885 , 
         \game_logic_portmap.collision_check_portmap.n9882 , 
         \game_logic_portmap.collision_check_portmap.n5194 , 
         \game_logic_portmap.collision_check_portmap.n3218 , 
         \game_logic_portmap.collision_check_portmap.n5195 , 
         \game_logic_portmap.collision_check_portmap.n9876 , 
         \game_logic_portmap.collision_check_portmap.n4886 , 
         \game_logic_portmap.collision_check_portmap.n5173 , 
         \game_logic_portmap.collision_check_portmap.n5174 , 
         \game_logic_portmap.collision_check_portmap.n5_adj_316 , 
         \game_logic_portmap.collision_check_portmap.n10422 , 
         \game_logic_portmap.collision_check_portmap.n5171 , 
         \game_logic_portmap.collision_check_portmap.n5081 , 
         \game_logic_portmap.collision_check_portmap.n10391 , 
         \vga_sync_portmap.n8 , \vga_sync_portmap.n9501 , 
         \vga_sync_portmap.n85 , \vga_sync_portmap.n65 , 
         \vga_sync_portmap.n8_adj_328 , \vga_sync_portmap.n9672 , n81, 
         rgb_c_1_N_264, rgb_c_5_N_249, \vga_sync_portmap.rgb_c_1_N_263 , 
         rgb_c_1_N_265, first_time, rgb_c_5, n160, 
         \vga_sync_portmap.rgb_c_4_N_250 , rgb_c_4_N_253, rgb_c_4_N_252, 
         rgb_c_4, \renderer_portmap.n16 , n1770, \board_index_x_real[4] , 
         n6_adj_330, n11_adj_329, rgb_c_3_N_254, rgb_c_3, rgb_c_2_N_258, 
         rgb_c_2, rgb_c_1_N_262, rgb_c_1, n7053, n7099, 
         \vga_sync_portmap.rgb_c_0_N_266 , \vga_sync_portmap.hsync_c_N_269 , 
         hsync_c, \renderer_portmap.n7093 , n6, \renderer_portmap.n11_adj_325 , 
         \renderer_portmap.n14 , \vga_sync_portmap.n88 , n24, 
         \vga_sync_portmap.n9692 , \vga_sync_portmap.n5 , 
         \vga_sync_portmap.vsync_c_N_271 , n8910, n9449, 
         \renderer_portmap.n10 , \renderer_portmap.n6_adj_327 , 
         \renderer_portmap.n2483 , n1835, \vga_sync_portmap.n7061 , 
         \vga_sync_portmap.rgb_c_0_N_268 , \vga_sync_portmap.rgb_c_0_N_267 , 
         \vga_sync_portmap.vsync_c_N_270 , vsync_c, n12, n7029, 
         \renderer_portmap.n4_adj_324 , \renderer_portmap.n6_adj_326 , 
         \renderer_portmap.n1970[2] , n7113, n4908, 
         \nes_controller_portmap.n12 , n4778, 
         \nes_controller_portmap.ctrlr_clk_c_N_274 , n15, 
         \game_logic_portmap.n10 , \game_logic_portmap.n1208 , n4902, n6908, 
         \game_logic_portmap.n9844 , \game_logic_portmap.n4857 , 
         \game_logic_portmap.down_delay[2] , \game_logic_portmap.n9845 , 
         \game_logic_portmap.n6393 , \game_logic_portmap.n6399 , 
         \game_logic_portmap.n4781 , \game_logic_portmap.n16 , 
         \game_logic_portmap.n17 , \game_logic_portmap.down_delay_2__N_206[2] , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_305 , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_307 , 
         \game_logic_portmap.collision_check_portmap.hit_piece_N_306 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2[0] , 
         \game_logic_portmap.collision_check_portmap.n20 , 
         \game_logic_portmap.rotate_delay[2] , 
         \game_logic_portmap.piece_shape_15__N_104[1] , \piece_shape[8] , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_230 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_231 , 
         \piece_shape[12] , \piece_shape[0] , \piece_shape[4] , 
         \game_logic_portmap.collision_check_portmap.piece_right_col_0__N_244 , 
         \game_logic_portmap.collision_check_portmap.piece_right_col[0] , 
         \game_logic_portmap.collision_check_portmap.piece_right_col[1] , 
         \game_logic_portmap.collision_check_portmap.hit_bottom_N_308 , 
         \game_logic_portmap.collision_check_portmap.hit_bottom_N_309 , 
         \game_logic_portmap.piece_bottom_row[1] , 
         \game_logic_portmap.piece_bottom_row[0] , 
         \game_logic_portmap.collision_check_portmap.n4697 , 
         \game_logic_portmap.collision_check_portmap.n9676 , \piece_shape[2] , 
         \piece_shape[3] , \game_logic_portmap.collision_check_portmap.n9862 , 
         \game_logic_portmap.collision_check_portmap.n4884 , 
         \game_logic_portmap.collision_check_portmap.n3927 , 
         \game_logic_portmap.collision_check_portmap.n9855 , 
         \game_logic_portmap.collision_check_portmap.n5215 , 
         \game_logic_portmap.collision_check_portmap.n4836 , 
         \game_logic_portmap.collision_check_portmap.n9852 , 
         \game_logic_portmap.collision_check_portmap.n5055 , 
         \game_logic_portmap.collision_check_portmap.n9849 , 
         \game_logic_portmap.collision_check_portmap.n5216 , \piece_shape[11] , 
         \piece_shape[10] , \game_logic_portmap.piece_loc_1__0__N_90[0] , 
         \game_logic_portmap.collision_check_portmap.n589[2] , 
         \game_logic_portmap.collision_check_portmap.n5025 , 
         \game_logic_portmap.collision_check_portmap.n4845 , 
         \game_logic_portmap.collision_check_portmap.n5271 , 
         \game_logic_portmap.collision_check_portmap.n4524 , 
         \game_logic_portmap.collision_check_portmap.n9891 , 
         \game_logic_portmap.collision_check_portmap.n56 , 
         \game_logic_portmap.collision_check_portmap.n5272 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_315 , 
         \game_logic_portmap.collision_check_portmap.n9866 , 
         \game_logic_portmap.collision_check_portmap.n5242 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1_3__N_228 , 
         \piece_shape[15] , 
         \game_logic_portmap.collision_check_portmap.overlap_row_1[3] , 
         \game_logic_portmap.collision_check_portmap.n9872 , 
         \game_logic_portmap.collision_check_portmap.n5238 , 
         \game_logic_portmap.collision_check_portmap.n10404 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_3_3__N_233 , 
         \game_logic_portmap.collision_check_portmap.n9441 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_312 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_3_3__N_234 , 
         \piece_shape[7] , 
         \game_logic_portmap.collision_check_portmap.overlap_row_3[3] , 
         \game_logic_portmap.collision_check_portmap.n6979 , 
         \game_logic_portmap.collision_check_portmap.n5033 , 
         \game_logic_portmap.collision_check_portmap.n9880 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_236 , 
         \game_logic_portmap.collision_check_portmap.n10410 , 
         \game_logic_portmap.collision_check_portmap.n9632 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_237 , 
         \game_logic_portmap.collision_check_portmap.n5036 , 
         \game_logic_portmap.collision_check_portmap.n5186 , 
         \game_logic_portmap.collision_check_portmap.n4_adj_313 , 
         \game_logic_portmap.collision_check_portmap.n5273 , 
         \game_logic_portmap.collision_check_portmap.n5274 , 
         \game_logic_portmap.collision_check_portmap.n18 , 
         \game_logic_portmap.collision_check_portmap.n10382 , 
         \game_logic_portmap.collision_check_portmap.n5101 , 
         \game_logic_portmap.collision_check_portmap.n6981 , 
         \game_logic_portmap.collision_check_portmap.n9831 , 
         \game_logic_portmap.collision_check_portmap.n5252 , 
         \game_logic_portmap.collision_check_portmap.n5258 , 
         \game_logic_portmap.collision_check_portmap.n9489 , 
         \game_logic_portmap.collision_check_portmap.n5066 , 
         \game_logic_portmap.collision_check_portmap.n5260 , 
         \game_logic_portmap.collision_check_portmap.n5244 , 
         \game_logic_portmap.collision_check_portmap.n9835 , 
         \game_logic_portmap.collision_check_portmap.n9898 , 
         \game_logic_portmap.collision_check_portmap.n5135 , 
         \game_logic_portmap.collision_check_portmap.n5262 , 
         \game_logic_portmap.collision_check_portmap.n5177 , 
         \game_logic_portmap.collision_check_portmap.n21 , 
         \game_logic_portmap.collision_check_portmap.n5267 , 
         \game_logic_portmap.collision_check_portmap.n23 , 
         \game_logic_portmap.collision_check_portmap.n28 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_4[2] , 
         \game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_240 , 
         \game_logic_portmap.collision_check_portmap.overlap_row_4[0] , 
         \piece_shape[14] , \piece_shape[6] , \clock_manager_portmap.n16 , 
         \clock_manager_portmap.n17 , \clock_manager_portmap.n4905 , 
         \clock_manager_portmap.ctrlr_latch_c_N_272 , 
         \clock_manager_portmap.ctrlr_latch_c_N_273 , ctrlr_latch_c, 
         \game_logic_portmap.piece_shape_15__N_106[1] , 
         \game_logic_portmap.piece_shape_15__N_106[0] , 
         \game_logic_portmap.piece_shape_15__N_106[2]$n1 , 
         \game_logic_portmap.piece_code[2] , 
         \game_logic_portmap.piece_shape_15__N_106[2] , rgb_c_0, 
         \game_logic_portmap.sel_delay_2__N_197[2] , 
         \game_logic_portmap.first_time_N_304 , 
         \game_logic_portmap.piece_loc_1__1__N_89 , 
         \game_logic_portmap.rotate_delay_2__N_194[2] , 
         \game_logic_portmap.piece_shape_15__N_104[0] , osc_c, 
         \clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ;

  vga_sync_portmap_SLICE_0 \vga_sync_portmap.SLICE_0 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[0] ), 
    .D1(\vga_sync_portmap.n10668 ), .C1(\vga_sync_portmap.rgb_col[0] ), 
    .B1(VCC_net), .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN1(\vga_sync_portmap.n10668 ), .Q1(\vga_sync_portmap.rgb_col[0] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[0] ), 
    .COUT1(\vga_sync_portmap.n8495 ), .COUT0(\vga_sync_portmap.n10668 ));
  vga_sync_portmap_SLICE_1 \vga_sync_portmap.SLICE_1 ( 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[9] ), 
    .D1(\vga_sync_portmap.n10683 ), .D0(\vga_sync_portmap.n8503 ), 
    .C0(\vga_sync_portmap.rgb_col[9] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8503 ), .CIN1(\vga_sync_portmap.n10683 ), 
    .Q0(\vga_sync_portmap.rgb_col[9] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[9] ), 
    .COUT0(\vga_sync_portmap.n10683 ));
  vga_sync_portmap_SLICE_2 \vga_sync_portmap.SLICE_2 ( 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[9] ), .D1(\vga_sync_portmap.n10728 ), 
    .D0(\vga_sync_portmap.n8534 ), .C0(\vga_sync_portmap.rgb_row[9] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8534 ), .CIN1(\vga_sync_portmap.n10728 ), 
    .Q0(\vga_sync_portmap.rgb_row[9] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[9] ), 
    .COUT0(\vga_sync_portmap.n10728 ));
  vga_sync_portmap_SLICE_3 \vga_sync_portmap.SLICE_3 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[8] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[7] ), .D1(\vga_sync_portmap.n10725 ), 
    .C1(\rgb_row[8] ), .D0(\vga_sync_portmap.n8532 ), .C0(\rgb_row[7] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8532 ), .CIN1(\vga_sync_portmap.n10725 ), 
    .Q0(\rgb_row[7] ), .Q1(\rgb_row[8] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[7] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[8] ), 
    .COUT1(\vga_sync_portmap.n8534 ), .COUT0(\vga_sync_portmap.n10725 ));
  vga_sync_portmap_SLICE_4 \vga_sync_portmap.SLICE_4 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[8] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[7] ), 
    .D1(\vga_sync_portmap.n10680 ), .C1(\vga_sync_portmap.rgb_col[8] ), 
    .D0(\vga_sync_portmap.n8501 ), .C0(\rgb_col[7] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8501 ), .CIN1(\vga_sync_portmap.n10680 ), 
    .Q0(\rgb_col[7] ), .Q1(\vga_sync_portmap.rgb_col[8] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[7] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[8] ), 
    .COUT1(\vga_sync_portmap.n8503 ), .COUT0(\vga_sync_portmap.n10680 ));
  vga_sync_portmap_SLICE_5 \vga_sync_portmap.SLICE_5 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[6] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[5] ), 
    .D1(\vga_sync_portmap.n10677 ), .C1(\rgb_col[6] ), 
    .D0(\vga_sync_portmap.n8499 ), .C0(\rgb_col[5] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8499 ), .CIN1(\vga_sync_portmap.n10677 ), 
    .Q0(\rgb_col[5] ), .Q1(\rgb_col[6] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[5] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[6] ), 
    .COUT1(\vga_sync_portmap.n8501 ), .COUT0(\vga_sync_portmap.n10677 ));
  vga_sync_portmap_SLICE_6 \vga_sync_portmap.SLICE_6 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[6] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[5] ), .D1(\vga_sync_portmap.n10722 ), 
    .C1(\rgb_row[6] ), .D0(\vga_sync_portmap.n8530 ), .C0(\rgb_row[5] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8530 ), .CIN1(\vga_sync_portmap.n10722 ), 
    .Q0(\rgb_row[5] ), .Q1(\rgb_row[6] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[5] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[6] ), 
    .COUT1(\vga_sync_portmap.n8532 ), .COUT0(\vga_sync_portmap.n10722 ));
  vga_sync_portmap_SLICE_7 \vga_sync_portmap.SLICE_7 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[4] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[3] ), .D1(\vga_sync_portmap.n10716 ), 
    .C1(\rgb_row[4] ), .D0(\vga_sync_portmap.n8528 ), 
    .C0(\vga_sync_portmap.rgb_row[3] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8528 ), .CIN1(\vga_sync_portmap.n10716 ), 
    .Q0(\vga_sync_portmap.rgb_row[3] ), .Q1(\rgb_row[4] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[3] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[4] ), 
    .COUT1(\vga_sync_portmap.n8530 ), .COUT0(\vga_sync_portmap.n10716 ));
  vga_sync_portmap_SLICE_8 \vga_sync_portmap.SLICE_8 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[2] ), 
    .DI0(\vga_sync_portmap.rgb_row_9__N_1[1] ), .D1(\vga_sync_portmap.n10623 ), 
    .C1(\vga_sync_portmap.rgb_row[2] ), .D0(\vga_sync_portmap.n8526 ), 
    .C0(\vga_sync_portmap.rgb_row[1] ), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8526 ), .CIN1(\vga_sync_portmap.n10623 ), 
    .Q0(\vga_sync_portmap.rgb_row[1] ), .Q1(\vga_sync_portmap.rgb_row[2] ), 
    .F0(\vga_sync_portmap.rgb_row_9__N_1[1] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[2] ), 
    .COUT1(\vga_sync_portmap.n8528 ), .COUT0(\vga_sync_portmap.n10623 ));
  vga_sync_portmap_SLICE_9 \vga_sync_portmap.SLICE_9 ( 
    .DI1(\vga_sync_portmap.rgb_row_9__N_1[0] ), .D1(\vga_sync_portmap.n10620 ), 
    .C1(\vga_sync_portmap.rgb_row[0] ), .B1(VCC_net), 
    .CE(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .LSR(\vga_sync_portmap.rgb_row_0__N_30 ), .CLK(clk), 
    .CIN1(\vga_sync_portmap.n10620 ), .Q1(\vga_sync_portmap.rgb_row[0] ), 
    .F1(\vga_sync_portmap.rgb_row_9__N_1[0] ), 
    .COUT1(\vga_sync_portmap.n8526 ), .COUT0(\vga_sync_portmap.n10620 ));
  vga_sync_portmap_SLICE_10 \vga_sync_portmap.SLICE_10 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[4] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[3] ), 
    .D1(\vga_sync_portmap.n10674 ), .C1(\rgb_col[4] ), 
    .D0(\vga_sync_portmap.n8497 ), .C0(\vga_sync_portmap.rgb_col[3] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8497 ), .CIN1(\vga_sync_portmap.n10674 ), 
    .Q0(\vga_sync_portmap.rgb_col[3] ), .Q1(\rgb_col[4] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[3] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[4] ), 
    .COUT1(\vga_sync_portmap.n8499 ), .COUT0(\vga_sync_portmap.n10674 ));
  vga_sync_portmap_SLICE_11 \vga_sync_portmap.SLICE_11 ( 
    .DI1(\vga_sync_portmap.rgb_col_9__N_31[2] ), 
    .DI0(\vga_sync_portmap.rgb_col_9__N_31[1] ), 
    .D1(\vga_sync_portmap.n10671 ), .C1(\vga_sync_portmap.rgb_col[2] ), 
    .D0(\vga_sync_portmap.n8495 ), .C0(\vga_sync_portmap.rgb_col[1] ), 
    .LSR(\vga_sync_portmap.rgb_col_0__N_50 ), .CLK(clk), 
    .CIN0(\vga_sync_portmap.n8495 ), .CIN1(\vga_sync_portmap.n10671 ), 
    .Q0(\vga_sync_portmap.rgb_col[1] ), .Q1(\vga_sync_portmap.rgb_col[2] ), 
    .F0(\vga_sync_portmap.rgb_col_9__N_31[1] ), 
    .F1(\vga_sync_portmap.rgb_col_9__N_31[2] ), 
    .COUT1(\vga_sync_portmap.n8497 ), .COUT0(\vga_sync_portmap.n10671 ));
  clock_manager_portmap_SLICE_12 \clock_manager_portmap.SLICE_12 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[0] ), 
    .D1(\clock_manager_portmap.n10638 ), 
    .C1(\clock_manager_portmap.clk_counter[0] ), .B1(VCC_net), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN1(\clock_manager_portmap.n10638 ), 
    .Q1(\clock_manager_portmap.clk_counter[0] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[0] ), 
    .COUT1(\clock_manager_portmap.n8506 ), 
    .COUT0(\clock_manager_portmap.n10638 ));
  clock_manager_portmap_SLICE_13 \clock_manager_portmap.SLICE_13 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[8] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[7] ), 
    .D1(\clock_manager_portmap.n10698 ), .C1(\game_clock_ctr[8] ), 
    .D0(\clock_manager_portmap.n8484 ), .C0(\game_clock_ctr[7] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8484 ), 
    .CIN1(\clock_manager_portmap.n10698 ), .Q0(\game_clock_ctr[7] ), 
    .Q1(\game_clock_ctr[8] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[7] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[8] ), 
    .COUT1(\clock_manager_portmap.n8486 ), 
    .COUT0(\clock_manager_portmap.n10698 ));
  clock_manager_portmap_SLICE_14 \clock_manager_portmap.SLICE_14 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[6] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[5] ), 
    .D1(\clock_manager_portmap.n10695 ), .C1(\game_clock_ctr[6] ), 
    .D0(\clock_manager_portmap.n8482 ), .C0(\game_clock_ctr[5] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8482 ), 
    .CIN1(\clock_manager_portmap.n10695 ), .Q0(\game_clock_ctr[5] ), 
    .Q1(\game_clock_ctr[6] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[5] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[6] ), 
    .COUT1(\clock_manager_portmap.n8484 ), 
    .COUT0(\clock_manager_portmap.n10695 ));
  clock_manager_portmap_SLICE_15 \clock_manager_portmap.SLICE_15 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[18] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[17] ), 
    .D1(\clock_manager_portmap.n10665 ), .C1(\clk_counter[18] ), 
    .D0(\clock_manager_portmap.n8522 ), 
    .C0(\clock_manager_portmap.clk_counter[17] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8522 ), 
    .CIN1(\clock_manager_portmap.n10665 ), 
    .Q0(\clock_manager_portmap.clk_counter[17] ), .Q1(\clk_counter[18] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[17] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[18] ), 
    .COUT0(\clock_manager_portmap.n10665 ));
  clock_manager_portmap_SLICE_16 \clock_manager_portmap.SLICE_16 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[16] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[15] ), 
    .D1(\clock_manager_portmap.n10662 ), 
    .C1(\clock_manager_portmap.clk_counter[16] ), 
    .D0(\clock_manager_portmap.n8520 ), .C0(\NEScount[7] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8520 ), 
    .CIN1(\clock_manager_portmap.n10662 ), .Q0(\NEScount[7] ), 
    .Q1(\clock_manager_portmap.clk_counter[16] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[15] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[16] ), 
    .COUT1(\clock_manager_portmap.n8522 ), 
    .COUT0(\clock_manager_portmap.n10662 ));
  clock_manager_portmap_SLICE_17 \clock_manager_portmap.SLICE_17 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[4] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[3] ), 
    .D1(\clock_manager_portmap.n10692 ), .C1(\game_clock_ctr[4] ), 
    .D0(\clock_manager_portmap.n8480 ), .C0(\game_clock_ctr[3] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8480 ), 
    .CIN1(\clock_manager_portmap.n10692 ), .Q0(\game_clock_ctr[3] ), 
    .Q1(\game_clock_ctr[4] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[3] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[4] ), 
    .COUT1(\clock_manager_portmap.n8482 ), 
    .COUT0(\clock_manager_portmap.n10692 ));
  clock_manager_portmap_SLICE_18 \clock_manager_portmap.SLICE_18 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[12] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[11] ), 
    .D1(\clock_manager_portmap.n10704 ), .C1(\game_clock_ctr[12] ), 
    .D0(\clock_manager_portmap.n8488 ), .C0(\game_clock_ctr[11] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8488 ), 
    .CIN1(\clock_manager_portmap.n10704 ), .Q0(\game_clock_ctr[11] ), 
    .Q1(\game_clock_ctr[12] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[11] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[12] ), 
    .COUT1(\clock_manager_portmap.n8490 ), 
    .COUT0(\clock_manager_portmap.n10704 ));
  clock_manager_portmap_SLICE_19 \clock_manager_portmap.SLICE_19 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[14] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[13] ), 
    .D1(\clock_manager_portmap.n10659 ), .C1(\NEScount[6] ), 
    .D0(\clock_manager_portmap.n8518 ), .C0(\NEScount[5] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8518 ), 
    .CIN1(\clock_manager_portmap.n10659 ), .Q0(\NEScount[5] ), 
    .Q1(\NEScount[6] ), .F0(\clock_manager_portmap.NEScount_7__N_67[13] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[14] ), 
    .COUT1(\clock_manager_portmap.n8520 ), 
    .COUT0(\clock_manager_portmap.n10659 ));
  clock_manager_portmap_SLICE_20 \clock_manager_portmap.SLICE_20 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[12] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[11] ), 
    .D1(\clock_manager_portmap.n10656 ), .C1(\NEScount[4] ), 
    .D0(\clock_manager_portmap.n8516 ), .C0(\NEScount[3] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8516 ), 
    .CIN1(\clock_manager_portmap.n10656 ), .Q0(\NEScount[3] ), 
    .Q1(\NEScount[4] ), .F0(\clock_manager_portmap.NEScount_7__N_67[11] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[12] ), 
    .COUT1(\clock_manager_portmap.n8518 ), 
    .COUT0(\clock_manager_portmap.n10656 ));
  clock_manager_portmap_SLICE_21 \clock_manager_portmap.SLICE_21 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[2] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[1] ), 
    .D1(\clock_manager_portmap.n10689 ), .C1(\game_clock_ctr[2] ), 
    .D0(\clock_manager_portmap.n8478 ), .C0(\game_clock_ctr[1] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8478 ), 
    .CIN1(\clock_manager_portmap.n10689 ), .Q0(\game_clock_ctr[1] ), 
    .Q1(\game_clock_ctr[2] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[1] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[2] ), 
    .COUT1(\clock_manager_portmap.n8480 ), 
    .COUT0(\clock_manager_portmap.n10689 ));
  clock_manager_portmap_SLICE_22 \clock_manager_portmap.SLICE_22 ( 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[15] ), 
    .D1(\clock_manager_portmap.n10710 ), .D0(\clock_manager_portmap.n8492 ), 
    .C0(\game_clock_ctr[15] ), .CLK(clk), .CIN0(\clock_manager_portmap.n8492 ), 
    .CIN1(\clock_manager_portmap.n10710 ), .Q0(\game_clock_ctr[15] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[15] ), 
    .COUT0(\clock_manager_portmap.n10710 ));
  clock_manager_portmap_SLICE_23 \clock_manager_portmap.SLICE_23 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[10] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[9] ), 
    .D1(\clock_manager_portmap.n10653 ), .C1(\NEScount[2] ), 
    .D0(\clock_manager_portmap.n8514 ), 
    .C0(\clock_manager_portmap.NEScount[1]_2 ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8514 ), 
    .CIN1(\clock_manager_portmap.n10653 ), 
    .Q0(\clock_manager_portmap.NEScount[1]_2 ), .Q1(\NEScount[2] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[9] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[10] ), 
    .COUT1(\clock_manager_portmap.n8516 ), 
    .COUT0(\clock_manager_portmap.n10653 ));
  clock_manager_portmap_SLICE_24 \clock_manager_portmap.SLICE_24 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[8] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[7] ), 
    .D1(\clock_manager_portmap.n10650 ), 
    .C1(\clock_manager_portmap.NEScount[0]_2 ), 
    .D0(\clock_manager_portmap.n8512 ), .C0(NESclk), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8512 ), 
    .CIN1(\clock_manager_portmap.n10650 ), .Q0(NESclk), 
    .Q1(\clock_manager_portmap.NEScount[0]_2 ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[7] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[8] ), 
    .COUT1(\clock_manager_portmap.n8514 ), 
    .COUT0(\clock_manager_portmap.n10650 ));
  clock_manager_portmap_SLICE_25 \clock_manager_portmap.SLICE_25 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[10] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[9] ), 
    .D1(\clock_manager_portmap.n10701 ), .C1(\game_clock_ctr[10] ), 
    .D0(\clock_manager_portmap.n8486 ), .C0(\game_clock_ctr[9] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8486 ), 
    .CIN1(\clock_manager_portmap.n10701 ), .Q0(\game_clock_ctr[9] ), 
    .Q1(\game_clock_ctr[10] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[9] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[10] ), 
    .COUT1(\clock_manager_portmap.n8488 ), 
    .COUT0(\clock_manager_portmap.n10701 ));
  clock_manager_portmap_SLICE_26 \clock_manager_portmap.SLICE_26 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[6] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[5] ), 
    .D1(\clock_manager_portmap.n10647 ), .C1(\clk_counter[6] ), 
    .D0(\clock_manager_portmap.n8510 ), 
    .C0(\clock_manager_portmap.clk_counter[5] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8510 ), 
    .CIN1(\clock_manager_portmap.n10647 ), 
    .Q0(\clock_manager_portmap.clk_counter[5] ), .Q1(\clk_counter[6] ), 
    .F0(\clock_manager_portmap.NEScount_7__N_67[5] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[6] ), 
    .COUT1(\clock_manager_portmap.n8512 ), 
    .COUT0(\clock_manager_portmap.n10647 ));
  clock_manager_portmap_SLICE_27 \clock_manager_portmap.SLICE_27 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[4] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[3] ), 
    .D1(\clock_manager_portmap.n10644 ), .C1(\clk_counter[4] ), 
    .D0(\clock_manager_portmap.n8508 ), .C0(\clk_counter[3] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8508 ), 
    .CIN1(\clock_manager_portmap.n10644 ), .Q0(\clk_counter[3] ), 
    .Q1(\clk_counter[4] ), .F0(\clock_manager_portmap.NEScount_7__N_67[3] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[4] ), 
    .COUT1(\clock_manager_portmap.n8510 ), 
    .COUT0(\clock_manager_portmap.n10644 ));
  clock_manager_portmap_SLICE_28 \clock_manager_portmap.SLICE_28 ( 
    .DI1(\clock_manager_portmap.NEScount_7__N_67[2] ), 
    .DI0(\clock_manager_portmap.NEScount_7__N_67[1] ), 
    .D1(\clock_manager_portmap.n10641 ), .C1(\clk_counter[2] ), 
    .D0(\clock_manager_portmap.n8506 ), .C0(\clk_counter[1] ), 
    .LSR(\clock_manager_portmap.clk_counter_0__N_302 ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8506 ), 
    .CIN1(\clock_manager_portmap.n10641 ), .Q0(\clk_counter[1] ), 
    .Q1(\clk_counter[2] ), .F0(\clock_manager_portmap.NEScount_7__N_67[1] ), 
    .F1(\clock_manager_portmap.NEScount_7__N_67[2] ), 
    .COUT1(\clock_manager_portmap.n8508 ), 
    .COUT0(\clock_manager_portmap.n10641 ));
  clock_manager_portmap_SLICE_29 \clock_manager_portmap.SLICE_29 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[0] ), 
    .D1(\clock_manager_portmap.n10686 ), .C1(\game_clock_ctr[0] ), 
    .B1(\clock_manager_portmap.game_clock_N_280 ), .CLK(clk), 
    .CIN1(\clock_manager_portmap.n10686 ), .Q1(\game_clock_ctr[0] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[0] ), 
    .COUT1(\clock_manager_portmap.n8478 ), 
    .COUT0(\clock_manager_portmap.n10686 ));
  clock_manager_portmap_SLICE_30 \clock_manager_portmap.SLICE_30 ( 
    .DI1(\clock_manager_portmap.game_clock_ctr_15__N_51[14] ), 
    .DI0(\clock_manager_portmap.game_clock_ctr_15__N_51[13] ), 
    .D1(\clock_manager_portmap.n10707 ), .C1(\game_clock_ctr[14] ), 
    .D0(\clock_manager_portmap.n8490 ), .C0(\game_clock_ctr[13] ), .CLK(clk), 
    .CIN0(\clock_manager_portmap.n8490 ), 
    .CIN1(\clock_manager_portmap.n10707 ), .Q0(\game_clock_ctr[13] ), 
    .Q1(\game_clock_ctr[14] ), 
    .F0(\clock_manager_portmap.game_clock_ctr_15__N_51[13] ), 
    .F1(\clock_manager_portmap.game_clock_ctr_15__N_51[14] ), 
    .COUT1(\clock_manager_portmap.n8492 ), 
    .COUT0(\clock_manager_portmap.n10707 ));
  nes_controller_portmap_SLICE_31 \nes_controller_portmap.SLICE_31 ( 
    .DI1(\nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[3] ), 
    .D0(\nes_controller_portmap.shift_reg[4] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[5] ), 
    .Q1(\nes_controller_portmap.shift_reg[4] ), 
    .F0(\nes_controller_portmap.shift_reg[4].sig_000.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[3].sig_001.FeedThruLUT ));
  nes_controller_portmap_SLICE_33 \nes_controller_portmap.SLICE_33 ( 
    .DI1(\nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT ), 
    .DI0(\nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT ), 
    .D1(\nes_controller_portmap.shift_reg[1] ), 
    .D0(\nes_controller_portmap.shift_reg[2] ), .CLK(ctrlr_clk_c), 
    .Q0(\nes_controller_portmap.shift_reg[3] ), 
    .Q1(\nes_controller_portmap.shift_reg[2] ), 
    .F0(\nes_controller_portmap.shift_reg[2].sig_002.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg[1].sig_003.FeedThruLUT ));
  nes_controller_portmap_SLICE_35 \nes_controller_portmap.SLICE_35 ( 
    .DI1(\nes_controller_portmap.shift_reg_0__N_212 ), 
    .DI0(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ), 
    .D1(ctrlr_data_c), .D0(\nes_controller_portmap.shift_reg[0] ), 
    .CLK(ctrlr_clk_c), .Q0(\nes_controller_portmap.shift_reg[1] ), 
    .Q1(\nes_controller_portmap.shift_reg[0] ), 
    .F0(\nes_controller_portmap.shift_reg[0].sig_004.FeedThruLUT ), 
    .F1(\nes_controller_portmap.shift_reg_0__N_212 ));
  game_logic_portmap_SLICE_37 \game_logic_portmap.SLICE_37 ( 
    .DI1(\game_logic_portmap.right_delay_2__N_200[0] ), 
    .DI0(\game_logic_portmap.right_delay_1__N_201 ), 
    .D1(\game_logic_portmap.n6_adj_318 ), .C1(\game_logic_portmap.n6401 ), 
    .B1(\game_logic_portmap.right_delay[0] ), 
    .A1(\game_logic_portmap.right_delay[2] ), .D0(\game_logic_portmap.n6401 ), 
    .C0(\game_logic_portmap.right_delay[0] ), 
    .A0(\game_logic_portmap.right_delay[1] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.right_delay[1] ), 
    .Q1(\game_logic_portmap.right_delay[0] ), 
    .F0(\game_logic_portmap.right_delay_1__N_201 ), 
    .F1(\game_logic_portmap.right_delay_2__N_200[0] ));
  game_logic_portmap_SLICE_39 \game_logic_portmap.SLICE_39 ( 
    .DI1(\game_logic_portmap.down_delay_2__N_206[0] ), 
    .DI0(\game_logic_portmap.down_delay_1__N_207 ), 
    .D1(\game_logic_portmap.n6401 ), .C1(\game_logic_portmap.n5_c ), 
    .B1(\game_logic_portmap.down_delay[0] ), 
    .A1(\game_logic_portmap.down_delay[1] ), 
    .D0(\game_logic_portmap.down_delay[1] ), .C0(\game_logic_portmap.n6401 ), 
    .A0(\game_logic_portmap.down_delay[0] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.down_delay[1] ), 
    .Q1(\game_logic_portmap.down_delay[0] ), 
    .F0(\game_logic_portmap.down_delay_1__N_207 ), 
    .F1(\game_logic_portmap.down_delay_2__N_206[0] ));
  game_logic_portmap_SLICE_40 \game_logic_portmap.SLICE_40 ( 
    .DI1(\game_logic_portmap.piece_loc_1__3__N_83[2] ), 
    .DI0(\game_logic_portmap.piece_loc_1__3__N_83[3] ), .D1(\piece_loc[1][2] ), 
    .C1(\piece_loc[1][0] ), .B1(\piece_loc[1][1] ), .D0(\piece_loc[1][3] ), 
    .C0(\piece_loc[1][2] ), .B0(\piece_loc[1][0] ), .A0(\piece_loc[1][1] ), 
    .CE(\game_logic_portmap.piece_loc_1__2__N_87 ), 
    .LSR(\game_logic_portmap.piece_loc_0__0__N_103 ), .CLK(game_clock), 
    .Q0(\piece_loc[1][3] ), .Q1(\piece_loc[1][2] ), 
    .F0(\game_logic_portmap.piece_loc_1__3__N_83[3] ), 
    .F1(\game_logic_portmap.piece_loc_1__3__N_83[2] ));
  game_logic_portmap_SLICE_43 \game_logic_portmap.SLICE_43 ( 
    .DI1(\game_logic_portmap.right_delay_2__N_200[2] ), 
    .DI0(\game_logic_portmap.left_delay_2__N_203[2] ), 
    .D1(\game_logic_portmap.right_delay[0] ), .C1(\game_logic_portmap.n6401 ), 
    .B1(\game_logic_portmap.right_delay[1] ), 
    .A1(\game_logic_portmap.right_delay[2] ), .D0(\game_logic_portmap.n6401 ), 
    .C0(\game_logic_portmap.left_delay[0] ), 
    .B0(\game_logic_portmap.left_delay[1] ), 
    .A0(\game_logic_portmap.left_delay[2] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.left_delay[2] ), 
    .Q1(\game_logic_portmap.right_delay[2] ), 
    .F0(\game_logic_portmap.left_delay_2__N_203[2] ), 
    .F1(\game_logic_portmap.right_delay_2__N_200[2] ));
  game_logic_portmap_SLICE_44 \game_logic_portmap.SLICE_44 ( 
    .DI1(\game_logic_portmap.left_delay_2__N_203[0] ), 
    .DI0(\game_logic_portmap.left_delay_1__N_204 ), 
    .D1(\game_logic_portmap.n6_c ), .C1(\game_logic_portmap.n6401 ), 
    .B1(\game_logic_portmap.left_delay[0] ), 
    .A1(\game_logic_portmap.left_delay[2] ), .D0(\game_logic_portmap.n6401 ), 
    .C0(\game_logic_portmap.left_delay[0] ), 
    .B0(\game_logic_portmap.left_delay[1] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.left_delay[1] ), 
    .Q1(\game_logic_portmap.left_delay[0] ), 
    .F0(\game_logic_portmap.left_delay_1__N_204 ), 
    .F1(\game_logic_portmap.left_delay_2__N_203[0] ));
  game_logic_portmap_SLICE_46 \game_logic_portmap.SLICE_46 ( 
    .DI1(\game_logic_portmap.sel_delay_2__N_197[0] ), 
    .DI0(\game_logic_portmap.sel_delay_1__N_198 ), 
    .D1(\game_logic_portmap.n6_adj_321 ), 
    .C1(\game_logic_portmap.sel_delay[0] ), .B1(\game_logic_portmap.n6401 ), 
    .A1(\game_logic_portmap.sel_delay[2] ), 
    .D0(\game_logic_portmap.sel_delay[0] ), .C0(\game_logic_portmap.n6401 ), 
    .B0(\game_logic_portmap.sel_delay[1] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.sel_delay[1] ), 
    .Q1(\game_logic_portmap.sel_delay[0] ), 
    .F0(\game_logic_portmap.sel_delay_1__N_198 ), 
    .F1(\game_logic_portmap.sel_delay_2__N_197[0] ));
  game_logic_portmap_SLICE_48 \game_logic_portmap.SLICE_48 ( 
    .DI1(\game_logic_portmap.rotate_delay_2__N_194[0] ), 
    .DI0(\game_logic_portmap.rotate_delay_1__N_195 ), 
    .D1(\game_logic_portmap.n5_adj_322 ), 
    .C1(\game_logic_portmap.rotate_delay[0] ), .B1(\game_logic_portmap.n6401 ), 
    .A1(\game_logic_portmap.rotate_delay[1] ), 
    .D0(\game_logic_portmap.rotate_delay[0] ), .C0(\game_logic_portmap.n6401 ), 
    .B0(\game_logic_portmap.rotate_delay[1] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.rotate_delay[1] ), 
    .Q1(\game_logic_portmap.rotate_delay[0] ), 
    .F0(\game_logic_portmap.rotate_delay_1__N_195 ), 
    .F1(\game_logic_portmap.rotate_delay_2__N_194[0] ));
  game_logic_portmap_SLICE_49 \game_logic_portmap.SLICE_49 ( 
    .DI1(\game_logic_portmap.piece_loc_0__0__N_101 ), 
    .DI0(\game_logic_portmap.piece_loc_0__1__N_98 ), 
    .D1(\game_logic_portmap.n1140 ), .C1(\game_logic_portmap.n4849 ), 
    .B1(\piece_loc[0][0] ), .D0(\game_logic_portmap.n4849 ), 
    .C0(\game_logic_portmap.n1140 ), .B0(\piece_loc[0][1] ), 
    .A0(\piece_loc[0][0] ), .CE(\game_logic_portmap.piece_loc_0__0__N_102 ), 
    .LSR(\game_logic_portmap.piece_loc_0__0__N_103 ), .CLK(game_clock), 
    .Q0(\piece_loc[0][1] ), .Q1(\piece_loc[0][0] ), 
    .F0(\game_logic_portmap.piece_loc_0__1__N_98 ), 
    .F1(\game_logic_portmap.piece_loc_0__0__N_101 ));
  game_logic_portmap_SLICE_50 \game_logic_portmap.SLICE_50 ( 
    .DI1(\game_logic_portmap.piece_shape_15__N_104[1]$n4 ), 
    .DI0(\game_logic_portmap.piece_shape_15__N_104[0]$n0 ), 
    .D1(\game_logic_portmap.n1500 ), 
    .C1(\game_logic_portmap.piece_rotation[1] ), 
    .B1(\game_logic_portmap.piece_rotation[0] ), 
    .C0(\game_logic_portmap.n1500 ), 
    .A0(\game_logic_portmap.piece_rotation[0] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.piece_rotation[0] ), 
    .Q1(\game_logic_portmap.piece_rotation[1] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_104[0]$n0 ), 
    .F1(\game_logic_portmap.piece_shape_15__N_104[1]$n4 ));
  game_logic_portmap_SLICE_51 \game_logic_portmap.SLICE_51 ( 
    .DI1(\game_logic_portmap.piece_loc_0__2__N_95 ), 
    .DI0(\game_logic_portmap.piece_loc_0__3__N_92 ), 
    .D1(\game_logic_portmap.n4 ), .C1(\piece_loc[0][2] ), 
    .B1(\game_logic_portmap.n1140 ), .D0(\piece_loc[0][2] ), 
    .C0(\game_logic_portmap.n4 ), .B0(\piece_loc[0][3] ), 
    .A0(\game_logic_portmap.n1140 ), 
    .CE(\game_logic_portmap.piece_loc_0__0__N_102 ), 
    .LSR(\game_logic_portmap.piece_loc_0__0__N_103 ), .CLK(game_clock), 
    .Q0(\piece_loc[0][3] ), .Q1(\piece_loc[0][2] ), 
    .F0(\game_logic_portmap.piece_loc_0__3__N_92 ), 
    .F1(\game_logic_portmap.piece_loc_0__2__N_95 ));
  game_logic_portmap_SLICE_54 \game_logic_portmap.SLICE_54 ( 
    .DI1(\game_logic_portmap.piece_shape_15__N_106[0]$n3 ), 
    .DI0(\game_logic_portmap.piece_shape_15__N_106[1]$n2 ), 
    .D1(\game_logic_portmap.n1867[0] ), 
    .C1(\game_logic_portmap.piece_code[0] ), 
    .D0(\game_logic_portmap.piece_code[1] ), 
    .C0(\game_logic_portmap.n1867[0] ), 
    .B0(\game_logic_portmap.piece_code[0] ), .CLK(game_clock), 
    .Q0(\game_logic_portmap.piece_code[1] ), 
    .Q1(\game_logic_portmap.piece_code[0] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_106[1]$n2 ), 
    .F1(\game_logic_portmap.piece_shape_15__N_106[0]$n3 ));
  clock_manager_portmap_SLICE_67 \clock_manager_portmap.SLICE_67 ( 
    .DI0(\clock_manager_portmap.game_clock_N_280$n5 ), 
    .D0(\clock_manager_portmap.n10 ), .C0(\clock_manager_portmap.n9664 ), 
    .B0(\clock_manager_portmap.clk_counter[5] ), 
    .A0(\clock_manager_portmap.clk_counter[16] ), .CLK(clk), .Q0(game_clock), 
    .F0(\clock_manager_portmap.game_clock_N_280$n5 ));
  game_logic_portmap_collision_check_portmap_SLICE_68 
    \game_logic_portmap.collision_check_portmap.SLICE_68 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3889 ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\piece_loc[1][3] ), .B0(\piece_loc[1][1] ), .A0(\piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4869 ));
  game_logic_portmap_collision_check_portmap_SLICE_69 
    \game_logic_portmap.collision_check_portmap.SLICE_69 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C1(\game_logic_portmap.collision_check_portmap.n3155 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\piece_loc[1][1] ), .D0(\piece_loc[1][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A0(\piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3155 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4707 ));
  vga_sync_portmap_SLICE_70 \vga_sync_portmap.SLICE_70 ( .D1(\rgb_row[6] ), 
    .C1(\rgb_row[7] ), .D0(n3686), .C0(\rgb_row[5] ), .B0(\rgb_row[4] ), 
    .A0(\rgb_col[4] ), .F0(n6690), .F1(n3686));
  renderer_portmap_SLICE_71 \renderer_portmap.SLICE_71 ( 
    .D1(\renderer_portmap.n10260 ), .C1(\renderer_portmap.n9904 ), 
    .B1(\board_index_x_real[3] ), .A1(n9903), .D0(n6690), .C0(n3686), 
    .B0(\rgb_col[4] ), .A0(\rgb_col[5] ), .F0(\renderer_portmap.n9904 ), 
    .F1(\renderer_portmap.n10263 ));
  game_logic_portmap_collision_check_portmap_SLICE_72 
    \game_logic_portmap.collision_check_portmap.SLICE_72 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n6985 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4657 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n6985 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n7033 ));
  game_logic_portmap_collision_check_portmap_SLICE_74 
    \game_logic_portmap.collision_check_portmap.SLICE_74 ( 
    .D1(\piece_loc[1][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .D0(\piece_loc[1][2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .A0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n589[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_76 
    \game_logic_portmap.collision_check_portmap.SLICE_76 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_245 ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_243 ), 
    .B1(\piece_loc[0][0] ), .A1(\piece_loc[0][1] ), .D0(\piece_shape[13] ), 
    .C0(\piece_shape[9] ), .B0(\piece_shape[1] ), .A0(\piece_shape[5] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_243 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n23_adj_317 ));
  game_logic_portmap_collision_check_portmap_SLICE_77 
    \game_logic_portmap.collision_check_portmap.SLICE_77 ( 
    .D1(\piece_loc[0][2] ), 
    .C1(\game_logic_portmap.collision_check_portmap.hit_left_N_310 ), 
    .B1(\piece_loc[0][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n9654 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n23_adj_317 ), 
    .B0(\piece_loc[0][1] ), .A0(\piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_left_N_310 ), 
    .F1(\game_logic_portmap.hit_left ));
  renderer_portmap_SLICE_78 \renderer_portmap.SLICE_78 ( 
    .D1(\renderer_portmap.n1[2] ), .C1(\renderer_portmap.n1[1] ), 
    .B1(\renderer_portmap.n9822 ), .A1(\renderer_portmap.n9823 ), 
    .D0(\rgb_col[4] ), .C0(\piece_loc[0][0] ), .B0(\piece_loc[0][1] ), 
    .A0(\rgb_col[5] ), .F0(\renderer_portmap.n1[1] ), 
    .F1(\renderer_portmap.n10254 ));
  renderer_portmap_SLICE_79 \renderer_portmap.SLICE_79 ( 
    .D1(\renderer_portmap.n9819 ), .C1(\renderer_portmap.n1[2] ), 
    .B1(\renderer_portmap.n10254 ), .A1(\renderer_portmap.n9820 ), 
    .D0(\renderer_portmap.n8906 ), .C0(\piece_loc[1][0] ), .B0(\rgb_row[4] ), 
    .F0(\renderer_portmap.n1[2] ), .F1(n10257));
  renderer_portmap_SLICE_80 \renderer_portmap.SLICE_80 ( 
    .D1(\renderer_portmap.n9816 ), .C1(\renderer_portmap.n10248 ), 
    .B1(\renderer_portmap.n1[2] ), .A1(\renderer_portmap.n9817 ), 
    .D0(\renderer_portmap.n9829 ), .C0(\renderer_portmap.n9828 ), 
    .B0(\renderer_portmap.n1[1] ), .A0(\renderer_portmap.n1[2] ), 
    .F0(\renderer_portmap.n10248 ), .F1(n10251));
  renderer_portmap_SLICE_82 \renderer_portmap.SLICE_82 ( 
    .D1(\renderer_portmap.n10377 ), .C1(\board_index_x_real[3] ), 
    .B1(\board_index_x_real[2] ), .A1(n9899), .D0(\rgb_col[7] ), 
    .C0(\rgb_col[5] ), .B0(\rgb_col[4] ), .A0(\rgb_col[6] ), 
    .F0(\board_index_x_real[3] ), .F1(\renderer_portmap.n10260 ));
  nes_controller_portmap_SLICE_84 \nes_controller_portmap.SLICE_84 ( 
    .D1(\game_logic_portmap.n1150 ), .C1(right_button), .B1(move_down_auto), 
    .A1(down_button), .D0(right_button), 
    .C0(\nes_controller_portmap.shift_reg[0] ), 
    .B0(\nes_controller_portmap.sel_N_279 ), .F0(right_button), 
    .F1(\game_logic_portmap.n4876 ));
  game_logic_portmap_collision_check_portmap_SLICE_85 
    \game_logic_portmap.collision_check_portmap.SLICE_85 ( 
    .DI1(move_down_auto_N_303), .D1(n6_adj_331), .C1(n5), .B1(move_down_auto), 
    .A1(n11), .D0(left_button), .C0(down_button), .B0(right_button), 
    .A0(move_down_auto), .CLK(game_clock), .Q1(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.n7087 ), 
    .F1(move_down_auto_N_303));
  nes_controller_portmap_SLICE_86 \nes_controller_portmap.SLICE_86 ( 
    .D1(move_down_auto), .C1(down_button), .A1(\piece_loc[1][0] ), 
    .D0(down_button), .C0(\nes_controller_portmap.sel_N_279 ), 
    .B0(\nes_controller_portmap.shift_reg[2] ), .F0(down_button), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    );
  game_logic_portmap_collision_check_portmap_SLICE_87 
    \game_logic_portmap.collision_check_portmap.SLICE_87 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10395 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(move_down_auto), .C0(down_button), .B0(\piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10395 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_314 ));
  nes_controller_portmap_SLICE_88 \nes_controller_portmap.SLICE_88 ( 
    .D1(right_button), .C1(left_button), .D0(left_button), 
    .C0(\nes_controller_portmap.sel_N_279 ), 
    .B0(\nes_controller_portmap.shift_reg[1] ), .F0(left_button), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_223 )
    );
  game_logic_portmap_collision_check_portmap_SLICE_89 
    \game_logic_portmap.collision_check_portmap.SLICE_89 ( .D1(left_button), 
    .C1(\game_logic_portmap.n1147 ), .B1(down_button), 
    .D0(\game_logic_portmap.hit_left ), .C0(\game_logic_portmap.hit_piece ), 
    .B0(move_down_auto), .A0(left_button), .F0(\game_logic_portmap.n1147 ), 
    .F1(\game_logic_portmap.n4848 ));
  nes_controller_portmap_SLICE_90 \nes_controller_portmap.SLICE_90 ( 
    .D1(\game_logic_portmap.n6401 ), .C1(rotate_out_c), .D0(rotate_out_c), 
    .C0(\nes_controller_portmap.shift_reg[3] ), 
    .B0(\nes_controller_portmap.sel_N_279 ), .F0(rotate_out_c), 
    .F1(\game_logic_portmap.n6_adj_323 ));
  nes_controller_portmap_SLICE_92 \nes_controller_portmap.SLICE_92 ( 
    .D1(\game_logic_portmap.n9668 ), .C1(sel), .B1(\game_logic_portmap.n6401 ), 
    .A1(\game_logic_portmap.sel_delay[0] ), .D0(sel), 
    .C0(\nes_controller_portmap.sel_N_279 ), 
    .B0(\nes_controller_portmap.shift_reg[5] ), .F0(sel), 
    .F1(\game_logic_portmap.n1867[0] ));
  game_logic_portmap_SLICE_94 \game_logic_portmap.SLICE_94 ( 
    .D1(\game_logic_portmap.piece_loc_0__0__N_103 ), 
    .C1(\game_logic_portmap.n1044 ), .B1(\game_logic_portmap.n56 ), 
    .A1(\game_clock_ctr[3] ), .D0(\game_clock_ctr[4] ), 
    .C0(\game_clock_ctr[5] ), .B0(\game_clock_ctr[3] ), 
    .A0(\game_clock_ctr[2] ), .F0(\game_logic_portmap.n1044 ), 
    .F1(\game_logic_portmap.n6401 ));
  game_logic_portmap_SLICE_96 \game_logic_portmap.SLICE_96 ( 
    .D1(\game_logic_portmap.hit_bottom ), 
    .C1(\game_logic_portmap.special_background_1__N_184 ), 
    .B1(\game_logic_portmap.hit_piece ), 
    .A1(\game_logic_portmap.future_piece_loc_0__0__N_225 ), 
    .D0(\game_logic_portmap.n1150 ), .C0(\game_logic_portmap.hit_left ), 
    .B0(left_button), .A0(\game_logic_portmap.hit_piece ), 
    .F0(\game_logic_portmap.special_background_1__N_184 ), 
    .F1(\special_background[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_97 
    \game_logic_portmap.collision_check_portmap.SLICE_97 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9636 ), 
    .B1(\game_logic_portmap.hit_piece ), .A1(right_button), 
    .D0(\piece_loc[0][2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4 ), 
    .B0(\piece_loc[0][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9636 ), 
    .F1(\game_logic_portmap.n1150 ));
  game_logic_portmap_SLICE_98 \game_logic_portmap.SLICE_98 ( .D1(down_button), 
    .C1(\game_logic_portmap.special_background_0__N_187 ), 
    .B1(\game_logic_portmap.special_background_0__N_186 ), .A1(move_down_auto), 
    .D0(\game_logic_portmap.n1147 ), .C0(\game_logic_portmap.n1150 ), 
    .B0(move_down_auto), .F0(\game_logic_portmap.special_background_0__N_187 ), 
    .F1(\special_background[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_100 
    \game_logic_portmap.collision_check_portmap.SLICE_100 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4657 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_239 ), 
    .B1(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_239 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4842 ));
  game_logic_portmap_collision_check_portmap_SLICE_101 
    \game_logic_portmap.collision_check_portmap.SLICE_101 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5187 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5028 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n8884 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4657 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_239 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5028 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5188 ));
  game_logic_portmap_collision_check_portmap_SLICE_102 
    \game_logic_portmap.collision_check_portmap.SLICE_102 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_224 )
    , .C1(\game_logic_portmap.collision_check_portmap.n9456 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , .A1(\game_logic_portmap.future_piece_loc_0__0__N_225 ), 
    .D0(\piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_223 )
    , .B0(\piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_224 )
    , .F0(\game_logic_portmap.collision_check_portmap.n9456 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_311 ));
  game_logic_portmap_collision_check_portmap_SLICE_103 
    \game_logic_portmap.collision_check_portmap.SLICE_103 ( 
    .D1(\game_logic_portmap.n1147 ), .C1(\game_logic_portmap.left_delay[1] ), 
    .B1(down_button), .A1(left_button), .D0(left_button), .C0(right_button), 
    .B0(\piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_224 )
    , .F1(\game_logic_portmap.n6_c ));
  game_logic_portmap_collision_check_portmap_SLICE_104 
    \game_logic_portmap.collision_check_portmap.SLICE_104 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n7087 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n6 ), 
    .B1(\piece_loc[0][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n2284 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4_adj_311 ), 
    .B0(\piece_loc[0][2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n7087 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n6 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ));
  game_logic_portmap_collision_check_portmap_SLICE_106 
    \game_logic_portmap.collision_check_portmap.SLICE_106 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10388 ));
  game_logic_portmap_collision_check_portmap_SLICE_107 
    \game_logic_portmap.collision_check_portmap.SLICE_107 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n10388 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9870 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9870 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5249 ));
  game_logic_portmap_collision_check_portmap_SLICE_108 
    \game_logic_portmap.collision_check_portmap.SLICE_108 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5106 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9833 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9833 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_1_3__N_227 ));
  game_logic_portmap_collision_check_portmap_SLICE_110 
    \game_logic_portmap.collision_check_portmap.SLICE_110 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5181 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5264 ), 
    .B1(\game_logic_portmap.n230 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n9897 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5179 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.n230 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5264 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5266 ));
  game_logic_portmap_collision_check_portmap_SLICE_111 
    \game_logic_portmap.collision_check_portmap.SLICE_111 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5134 ), 
    .C1(\game_logic_portmap.n230 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.piece_bottom_row_0__N_217 ), 
    .C0(\game_logic_portmap.piece_bottom_row_0__N_215 ), 
    .B0(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .F0(\game_logic_portmap.n230 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9897 ));
  game_logic_portmap_collision_check_portmap_SLICE_112 
    \game_logic_portmap.collision_check_portmap.SLICE_112 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9885 ), 
    .B1(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_239 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9885 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9882 ));
  game_logic_portmap_collision_check_portmap_SLICE_113 
    \game_logic_portmap.collision_check_portmap.SLICE_113 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4842 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5194 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n3218 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5028 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9882 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A0(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5194 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5195 ));
  game_logic_portmap_collision_check_portmap_SLICE_114 
    \game_logic_portmap.collision_check_portmap.SLICE_114 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\piece_loc[1][2] ), .A0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9876 ));
  game_logic_portmap_collision_check_portmap_SLICE_115 
    \game_logic_portmap.collision_check_portmap.SLICE_115 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4886 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5173 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5_adj_314 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9876 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5173 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5174 ));
  game_logic_portmap_collision_check_portmap_SLICE_116 
    \game_logic_portmap.collision_check_portmap.SLICE_116 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5_adj_316 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10422 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10422 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5171 ));
  game_logic_portmap_collision_check_portmap_SLICE_118 
    \game_logic_portmap.collision_check_portmap.SLICE_118 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5134 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5081 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4657 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5081 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10391 ));
  vga_sync_portmap_SLICE_120 \vga_sync_portmap.SLICE_120 ( 
    .D1(\vga_sync_portmap.rgb_col[2] ), .C1(\vga_sync_portmap.n8 ), 
    .B1(\vga_sync_portmap.rgb_col[0] ), .A1(\vga_sync_portmap.rgb_col[3] ), 
    .D0(\rgb_col[6] ), .C0(\rgb_col[4] ), .B0(\vga_sync_portmap.rgb_col[1] ), 
    .F0(\vga_sync_portmap.n8 ), .F1(\vga_sync_portmap.n9501 ));
  vga_sync_portmap_SLICE_122 \vga_sync_portmap.SLICE_122 ( .D1(\rgb_row[5] ), 
    .C1(\vga_sync_portmap.n85 ), .B1(\rgb_row[6] ), .A1(\rgb_row[7] ), 
    .C0(\vga_sync_portmap.rgb_row[1] ), .A0(\rgb_row[4] ), 
    .F0(\vga_sync_portmap.n85 ), .F1(\vga_sync_portmap.n65 ));
  vga_sync_portmap_SLICE_124 \vga_sync_portmap.SLICE_124 ( 
    .D1(\vga_sync_portmap.rgb_col_0__N_50 ), 
    .C1(\vga_sync_portmap.n8_adj_328 ), .B1(\vga_sync_portmap.rgb_row[9] ), 
    .A1(\vga_sync_portmap.rgb_row[2] ), .D0(\rgb_row[8] ), 
    .C0(\vga_sync_portmap.rgb_row[3] ), .B0(\vga_sync_portmap.rgb_row[0] ), 
    .A0(\vga_sync_portmap.n65 ), .F0(\vga_sync_portmap.n8_adj_328 ), 
    .F1(\vga_sync_portmap.rgb_row_0__N_30 ));
  vga_sync_portmap_SLICE_126 \vga_sync_portmap.SLICE_126 ( .D1(\rgb_col[7] ), 
    .C1(\vga_sync_portmap.n9672 ), .B1(\vga_sync_portmap.rgb_col[9] ), 
    .A1(\vga_sync_portmap.n9501 ), .D0(\rgb_col[5] ), 
    .B0(\vga_sync_portmap.rgb_col[8] ), .F0(\vga_sync_portmap.n9672 ), 
    .F1(\vga_sync_portmap.rgb_col_0__N_50 ));
  vga_sync_portmap_SLICE_128 \vga_sync_portmap.SLICE_128 ( .D1(\rgb_col[5] ), 
    .C1(\rgb_row[7] ), .B1(\rgb_row[6] ), .A1(\rgb_col[4] ), .D0(\rgb_col[4] ), 
    .C0(\rgb_col[5] ), .B0(\rgb_row[4] ), .A0(n81), .F0(n9899), .F1(n9903));
  vga_sync_portmap_SLICE_129 \vga_sync_portmap.SLICE_129 ( .D1(\rgb_col[5] ), 
    .C1(n81), .B1(\rgb_col[4] ), .A1(\rgb_row[4] ), .D0(\rgb_row[7] ), 
    .C0(\rgb_row[5] ), .A0(\rgb_row[6] ), .F0(n81), 
    .F1(\renderer_portmap.n10377 ));
  vga_sync_portmap_SLICE_130 \vga_sync_portmap.SLICE_130 ( .D1(rgb_c_1_N_264), 
    .C1(rgb_c_5_N_249), .B1(\vga_sync_portmap.rgb_c_1_N_263 ), 
    .A1(rgb_c_1_N_265), .D0(\renderer_portmap.n10263 ), .C0(first_time), 
    .A0(\special_background[1] ), .F0(rgb_c_5_N_249), .F1(rgb_c_5));
  vga_sync_portmap_SLICE_132 \vga_sync_portmap.SLICE_132 ( 
    .D1(\special_background[0] ), .C1(n160), .B1(rgb_c_1_N_265), 
    .A1(\special_background[1] ), .D0(first_time), 
    .C0(\renderer_portmap.n10263 ), .F0(n160), 
    .F1(\vga_sync_portmap.rgb_c_4_N_250 ));
  vga_sync_portmap_SLICE_134 \vga_sync_portmap.SLICE_134 ( .D0(rgb_c_4_N_253), 
    .C0(\vga_sync_portmap.rgb_c_4_N_250 ), .B0(rgb_c_4_N_252), 
    .A0(\vga_sync_portmap.rgb_c_1_N_263 ), .F0(rgb_c_4));
  renderer_portmap_SLICE_135 \renderer_portmap.SLICE_135 ( 
    .D1(\renderer_portmap.n16 ), .C1(n1770), .A1(\board_index_x_real[4] ), 
    .D0(\board_index_x_real[3] ), .C0(n6_adj_330), .B0(n11_adj_329), 
    .F0(n1770), .F1(rgb_c_4_N_252));
  vga_sync_portmap_SLICE_136 \vga_sync_portmap.SLICE_136 ( .D1(rgb_c_1_N_264), 
    .C1(rgb_c_3_N_254), .B1(\vga_sync_portmap.rgb_c_1_N_263 ), 
    .A1(rgb_c_1_N_265), .D0(\renderer_portmap.n10263 ), .C0(first_time), 
    .A0(\special_background[0] ), .F0(rgb_c_3_N_254), .F1(rgb_c_3));
  vga_sync_portmap_SLICE_138 \vga_sync_portmap.SLICE_138 ( .D1(rgb_c_1_N_264), 
    .C1(rgb_c_2_N_258), .B1(rgb_c_1_N_265), 
    .A1(\vga_sync_portmap.rgb_c_1_N_263 ), .D0(\renderer_portmap.n10263 ), 
    .C0(\special_background[1] ), .B0(first_time), 
    .A0(\special_background[0] ), .F0(rgb_c_2_N_258), .F1(rgb_c_2));
  vga_sync_portmap_SLICE_140 \vga_sync_portmap.SLICE_140 ( .D1(rgb_c_1_N_265), 
    .C1(rgb_c_1_N_262), .B1(\vga_sync_portmap.rgb_c_1_N_263 ), 
    .A1(rgb_c_1_N_264), .D0(\renderer_portmap.n10263 ), 
    .C0(\special_background[0] ), .B0(first_time), 
    .A0(\special_background[1] ), .F0(rgb_c_1_N_262), .F1(rgb_c_1));
  vga_sync_portmap_SLICE_142 \vga_sync_portmap.SLICE_142 ( .D1(n7053), 
    .C1(\vga_sync_portmap.rgb_c_1_N_263 ), .B1(\rgb_row[8] ), .A1(n7099), 
    .D0(\vga_sync_portmap.rgb_col[8] ), .C0(\vga_sync_portmap.rgb_row[9] ), 
    .B0(\vga_sync_portmap.rgb_col[9] ), .F0(\vga_sync_portmap.rgb_c_1_N_263 ), 
    .F1(\vga_sync_portmap.rgb_c_0_N_266 ));
  vga_sync_portmap_SLICE_144 \vga_sync_portmap.SLICE_144 ( 
    .D1(\vga_sync_portmap.rgb_col[9] ), .C1(\vga_sync_portmap.hsync_c_N_269 ), 
    .B1(\rgb_col[7] ), .A1(\vga_sync_portmap.rgb_col[8] ), .D0(\rgb_col[5] ), 
    .C0(\rgb_col[4] ), .B0(\rgb_col[6] ), 
    .F0(\vga_sync_portmap.hsync_c_N_269 ), .F1(hsync_c));
  vga_sync_portmap_SLICE_146 \vga_sync_portmap.SLICE_146 ( 
    .D1(\piece_loc[0][2] ), .C1(\board_index_x_real[2] ), 
    .B1(\renderer_portmap.n7093 ), .D0(\rgb_col[4] ), .C0(\rgb_col[5] ), 
    .B0(\rgb_col[6] ), .F0(\board_index_x_real[2] ), .F1(n6));
  renderer_portmap_SLICE_147 \renderer_portmap.SLICE_147 ( 
    .D1(\piece_loc[1][0] ), .C1(\renderer_portmap.n11_adj_325 ), 
    .B1(\piece_loc[0][3] ), .A1(\rgb_row[4] ), .D0(\piece_loc[0][2] ), 
    .C0(\renderer_portmap.n7093 ), .B0(\board_index_x_real[2] ), 
    .F0(\renderer_portmap.n11_adj_325 ), .F1(\renderer_portmap.n14 ));
  vga_sync_portmap_SLICE_148 \vga_sync_portmap.SLICE_148 ( 
    .C0(\vga_sync_portmap.rgb_row[2] ), .B0(\vga_sync_portmap.rgb_row[0] ), 
    .A0(\vga_sync_portmap.rgb_row[3] ), .F0(\vga_sync_portmap.n88 ));
  vga_sync_portmap_SLICE_149 \vga_sync_portmap.SLICE_149 ( .D1(n24), 
    .C1(\vga_sync_portmap.n9692 ), .B1(\vga_sync_portmap.rgb_row[9] ), 
    .A1(\vga_sync_portmap.n5 ), .D0(\rgb_row[8] ), .C0(\vga_sync_portmap.n65 ), 
    .A0(\vga_sync_portmap.n88 ), .F0(\vga_sync_portmap.n9692 ), 
    .F1(rgb_c_4_N_253));
  vga_sync_portmap_SLICE_150 \vga_sync_portmap.SLICE_150 ( 
    .D1(\vga_sync_portmap.n88 ), .C1(\vga_sync_portmap.vsync_c_N_271 ), 
    .B1(\rgb_row[4] ), .A1(\vga_sync_portmap.rgb_row[1] ), .D0(\rgb_row[7] ), 
    .C0(\rgb_row[8] ), .B0(\rgb_row[5] ), .A0(\rgb_row[6] ), 
    .F0(\vga_sync_portmap.vsync_c_N_271 ), .F1(n7099));
  renderer_portmap_SLICE_151 \renderer_portmap.SLICE_151 ( .D1(n7099), 
    .C1(n7053), .B1(\rgb_row[8] ), .D0(\rgb_col[5] ), .C0(\rgb_col[7] ), 
    .B0(\rgb_col[6] ), .F0(n7053), .F1(rgb_c_1_N_265));
  vga_sync_portmap_SLICE_152 \vga_sync_portmap.SLICE_152 ( .D0(n10257), 
    .C0(n8910), .B0(n9449), .A0(n10251), .F0(\vga_sync_portmap.n5 ));
  renderer_portmap_SLICE_153 \renderer_portmap.SLICE_153 ( 
    .D1(\renderer_portmap.n14 ), .C1(\renderer_portmap.n10 ), 
    .B1(\piece_loc[1][1] ), .A1(\rgb_row[5] ), .D0(\piece_loc[1][0] ), 
    .C0(\renderer_portmap.n8906 ), .B0(\rgb_row[4] ), 
    .A0(\board_index_x_real[3] ), .F0(\renderer_portmap.n10 ), .F1(n8910));
  renderer_portmap_SLICE_155 \renderer_portmap.SLICE_155 ( 
    .D0(\piece_loc[1][3] ), .C0(\renderer_portmap.n6_adj_327 ), 
    .B0(\renderer_portmap.n2483 ), .A0(\rgb_row[7] ), .F0(n24));
  vga_sync_portmap_SLICE_156 \vga_sync_portmap.SLICE_156 ( .D1(n1835), 
    .C1(\vga_sync_portmap.n7061 ), .B1(n160), 
    .A1(\vga_sync_portmap.rgb_col[9] ), .D0(\rgb_col[7] ), 
    .C0(\vga_sync_portmap.n9501 ), .B0(\rgb_col[5] ), 
    .A0(\vga_sync_portmap.rgb_col[8] ), .F0(\vga_sync_portmap.n7061 ), 
    .F1(\vga_sync_portmap.rgb_c_0_N_268 ));
  vga_sync_portmap_SLICE_158 \vga_sync_portmap.SLICE_158 ( 
    .D1(\vga_sync_portmap.rgb_col[8] ), .C1(rgb_c_1_N_264), 
    .B1(\vga_sync_portmap.rgb_col[9] ), .D0(n7053), .C0(rgb_c_4_N_253), 
    .B0(rgb_c_4_N_252), .A0(n7099), .F0(rgb_c_1_N_264), 
    .F1(\vga_sync_portmap.rgb_c_0_N_267 ));
  vga_sync_portmap_SLICE_161 \vga_sync_portmap.SLICE_161 ( 
    .D1(\vga_sync_portmap.rgb_row[9] ), .C1(\vga_sync_portmap.vsync_c_N_270 ), 
    .B1(\vga_sync_portmap.rgb_row[2] ), .A1(\vga_sync_portmap.vsync_c_N_271 ), 
    .D0(\vga_sync_portmap.rgb_row[3] ), .C0(\rgb_row[4] ), 
    .B0(\vga_sync_portmap.rgb_row[1] ), .F0(\vga_sync_portmap.vsync_c_N_270 ), 
    .F1(vsync_c));
  SLICE_162 SLICE_162( .D1(n12), .C1(n7029), .B1(\board_index_x_real[2] ), 
    .D0(\piece_loc[0][0] ), .C0(\piece_loc[0][1] ), .B0(\rgb_col[5] ), 
    .A0(\rgb_col[4] ), .F0(n7029), .F1(n6_adj_330));
  SLICE_166 SLICE_166( .D1(n6), .C1(\board_index_x_real[4] ), 
    .B1(\board_index_x_real[3] ), .A1(\piece_loc[0][3] ), .D0(\rgb_col[6] ), 
    .C0(\rgb_col[5] ), .B0(\rgb_col[4] ), .A0(\rgb_col[7] ), 
    .F0(\board_index_x_real[4] ), .F1(n9449));
  renderer_portmap_SLICE_168 \renderer_portmap.SLICE_168 ( 
    .D1(\piece_loc[1][2] ), .C1(\renderer_portmap.n4_adj_324 ), 
    .A1(\rgb_row[6] ), .D0(\piece_loc[1][0] ), .C0(\piece_loc[1][1] ), 
    .B0(\rgb_row[5] ), .A0(\rgb_row[4] ), .F0(\renderer_portmap.n4_adj_324 ), 
    .F1(\renderer_portmap.n6_adj_326 ));
  renderer_portmap_SLICE_170 \renderer_portmap.SLICE_170 ( 
    .D1(\piece_loc[0][2] ), .C1(\renderer_portmap.n7093 ), 
    .B1(\board_index_x_real[2] ), .D0(\piece_loc[0][0] ), 
    .C0(\piece_loc[0][1] ), .B0(\rgb_col[5] ), .A0(\rgb_col[4] ), 
    .F0(\renderer_portmap.n7093 ), .F1(\renderer_portmap.n8906 ));
  renderer_portmap_SLICE_172 \renderer_portmap.SLICE_172 ( 
    .D0(\piece_loc[1][0] ), .C0(\piece_loc[1][2] ), .A0(\piece_loc[1][1] ), 
    .F0(\renderer_portmap.n1970[2] ));
  renderer_portmap_SLICE_173 \renderer_portmap.SLICE_173 ( 
    .D1(\renderer_portmap.n1970[2] ), .C1(n7113), .B1(\rgb_row[6] ), 
    .D0(\piece_loc[1][0] ), .C0(\piece_loc[1][1] ), .B0(\rgb_row[5] ), 
    .A0(\rgb_row[4] ), .F0(n7113), .F1(\renderer_portmap.n6_adj_327 ));
  nes_controller_portmap_SLICE_174 \nes_controller_portmap.SLICE_174 ( 
    .D1(n4908), .C1(\nes_controller_portmap.n12 ), .B1(\clk_counter[18] ), 
    .A1(\clk_counter[1] ), .D0(\clk_counter[2] ), .C0(\clk_counter[3] ), 
    .B0(\clk_counter[6] ), .A0(\clk_counter[4] ), 
    .F0(\nes_controller_portmap.n12 ), .F1(n4778));
  nes_controller_portmap_SLICE_176 \nes_controller_portmap.SLICE_176 ( 
    .D1(n4908), .C1(\nes_controller_portmap.ctrlr_clk_c_N_274 ), 
    .B1(\NEScount[2] ), .D0(\NEScount[5] ), .C0(\NEScount[4] ), 
    .B0(\NEScount[7] ), .A0(\NEScount[6] ), 
    .F0(\nes_controller_portmap.ctrlr_clk_c_N_274 ), 
    .F1(\nes_controller_portmap.sel_N_279 ));
  clock_manager_portmap_SLICE_177 \clock_manager_portmap.SLICE_177 ( 
    .D1(NESclk), .C1(\nes_controller_portmap.ctrlr_clk_c_N_274 ), 
    .B1(\NEScount[3] ), .D0(\clock_manager_portmap.NEScount[0]_2 ), 
    .C0(\clock_manager_portmap.NEScount[1]_2 ), .A0(\NEScount[3] ), .F0(n4908), 
    .F1(ctrlr_clk_c));
  game_logic_portmap_SLICE_180 \game_logic_portmap.SLICE_180 ( 
    .D1(\game_logic_portmap.n1140 ), .C1(\game_logic_portmap.n4849 ), 
    .B1(\piece_loc[0][1] ), .A1(\piece_loc[0][0] ), 
    .D0(\game_logic_portmap.left_delay[1] ), .C0(\game_logic_portmap.n4848 ), 
    .B0(\game_logic_portmap.left_delay[2] ), 
    .A0(\game_logic_portmap.left_delay[0] ), .F0(\game_logic_portmap.n4849 ), 
    .F1(\game_logic_portmap.n4 ));
  game_logic_portmap_SLICE_182 \game_logic_portmap.SLICE_182 ( 
    .D1(\game_clock_ctr[1] ), .C1(n15), .B1(\game_clock_ctr[2] ), 
    .A1(\game_clock_ctr[3] ), .D0(\game_clock_ctr[4] ), 
    .C0(\game_clock_ctr[5] ), .F0(n15), .F1(\game_logic_portmap.n10 ));
  game_logic_portmap_SLICE_184 \game_logic_portmap.SLICE_184 ( 
    .D1(\game_logic_portmap.n4876 ), .C1(\game_logic_portmap.right_delay[1] ), 
    .D0(\game_logic_portmap.right_delay[1] ), .C0(\game_logic_portmap.n4876 ), 
    .B0(\game_logic_portmap.right_delay[2] ), 
    .A0(\game_logic_portmap.right_delay[0] ), .F0(\game_logic_portmap.n1140 ), 
    .F1(\game_logic_portmap.n6_adj_318 ));
  game_logic_portmap_SLICE_186 \game_logic_portmap.SLICE_186 ( 
    .D1(\game_clock_ctr[2] ), .C1(\game_logic_portmap.n1208 ), .B1(n4902), 
    .A1(n6908), .D0(\game_logic_portmap.future_piece_loc_0__0__N_225 ), 
    .C0(\game_logic_portmap.n10 ), 
    .B0(\game_logic_portmap.special_background_0__N_186 ), 
    .A0(\game_clock_ctr[0] ), .F0(\game_logic_portmap.n1208 ), 
    .F1(\game_logic_portmap.n9844 ));
  game_logic_portmap_SLICE_187 \game_logic_portmap.SLICE_187 ( 
    .D0(\game_logic_portmap.n1208 ), .C0(n11), .B0(\game_clock_ctr[3] ), 
    .A0(\game_logic_portmap.n56 ), .F0(n5));
  game_logic_portmap_SLICE_188 \game_logic_portmap.SLICE_188 ( 
    .D1(\game_logic_portmap.down_delay[1] ), .C1(\game_logic_portmap.n4857 ), 
    .B1(\game_logic_portmap.down_delay[2] ), 
    .A1(\game_logic_portmap.down_delay[0] ), 
    .D0(\game_logic_portmap.hit_piece ), .C0(\game_logic_portmap.hit_bottom ), 
    .B0(down_button), .F0(\game_logic_portmap.n4857 ), 
    .F1(\game_logic_portmap.n9845 ));
  game_logic_portmap_SLICE_190 \game_logic_portmap.SLICE_190 ( 
    .D1(\game_logic_portmap.piece_loc_0__0__N_103 ), 
    .C1(\game_logic_portmap.n6393 ), .D0(\game_logic_portmap.n1044 ), 
    .C0(\game_logic_portmap.n9845 ), .B0(\game_logic_portmap.n9844 ), 
    .A0(\game_logic_portmap.n6399 ), .F0(\game_logic_portmap.n6393 ), 
    .F1(\game_logic_portmap.piece_loc_1__2__N_87 ));
  game_logic_portmap_SLICE_193 \game_logic_portmap.SLICE_193 ( 
    .C1(\game_logic_portmap.piece_loc_0__0__N_103 ), 
    .A1(\game_logic_portmap.n1044 ), .D0(\game_clock_ctr[2] ), 
    .C0(\game_logic_portmap.n4781 ), .B0(n6908), .A0(first_time), 
    .F0(\game_logic_portmap.piece_loc_0__0__N_103 ), .F1(n6_adj_331));
  game_logic_portmap_SLICE_194 \game_logic_portmap.SLICE_194 ( 
    .D0(\game_clock_ctr[14] ), .C0(\game_clock_ctr[7] ), 
    .B0(\game_clock_ctr[13] ), .A0(\game_clock_ctr[6] ), 
    .F0(\game_logic_portmap.n16 ));
  game_logic_portmap_SLICE_195 \game_logic_portmap.SLICE_195 ( 
    .D1(\game_clock_ctr[9] ), .C1(\game_logic_portmap.n17 ), 
    .B1(\game_logic_portmap.n16 ), .A1(\game_clock_ctr[12] ), 
    .D0(\game_clock_ctr[10] ), .C0(\game_clock_ctr[15] ), 
    .B0(\game_clock_ctr[11] ), .A0(\game_clock_ctr[8] ), 
    .F0(\game_logic_portmap.n17 ), .F1(\game_logic_portmap.n4781 ));
  game_logic_portmap_SLICE_196 \game_logic_portmap.SLICE_196 ( 
    .D1(\game_logic_portmap.n4781 ), .C1(n4902), .B1(\game_clock_ctr[2] ), 
    .A1(n15), .D0(\game_clock_ctr[0] ), .C0(\game_clock_ctr[1] ), .F0(n4902), 
    .F1(\game_logic_portmap.n56 ));
  game_logic_portmap_SLICE_198 \game_logic_portmap.SLICE_198 ( 
    .DI1(\game_logic_portmap.down_delay_2__N_206[2] ), 
    .D1(\game_logic_portmap.n6401 ), .C1(\game_logic_portmap.down_delay[0] ), 
    .B1(\game_logic_portmap.down_delay[1] ), 
    .A1(\game_logic_portmap.down_delay[2] ), 
    .D0(\game_logic_portmap.hit_bottom ), .C0(\game_logic_portmap.hit_piece ), 
    .B0(\game_logic_portmap.down_delay[2] ), .A0(down_button), 
    .CLK(game_clock), .Q1(\game_logic_portmap.down_delay[2] ), 
    .F0(\game_logic_portmap.n5_c ), 
    .F1(\game_logic_portmap.down_delay_2__N_206[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_199 
    \game_logic_portmap.collision_check_portmap.SLICE_199 ( 
    .D1(\game_logic_portmap.collision_check_portmap.hit_piece_N_305 ), 
    .C1(\game_logic_portmap.collision_check_portmap.hit_piece_N_307 ), 
    .B1(first_time), 
    .A1(\game_logic_portmap.collision_check_portmap.hit_piece_N_306 ), 
    .D0(\game_logic_portmap.collision_check_portmap.overlap_row_2[0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5174 ), 
    .B0(\piece_shape[13] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n20 ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_piece_N_307 ), 
    .F1(\game_logic_portmap.hit_piece ));
  game_logic_portmap_SLICE_200 \game_logic_portmap.SLICE_200 ( 
    .D1(\game_logic_portmap.piece_rotation[1] ), 
    .C1(\game_logic_portmap.n1500 ), 
    .B1(\game_logic_portmap.piece_rotation[0] ), 
    .D0(\game_logic_portmap.rotate_delay[0] ), 
    .C0(\game_logic_portmap.n6_adj_323 ), 
    .B0(\game_logic_portmap.rotate_delay[1] ), 
    .A0(\game_logic_portmap.rotate_delay[2] ), .F0(\game_logic_portmap.n1500 ), 
    .F1(\game_logic_portmap.piece_shape_15__N_104[1] ));
  game_logic_portmap_collision_check_portmap_SLICE_202 
    \game_logic_portmap.collision_check_portmap.SLICE_202 ( 
    .D1(\piece_shape[8] ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_230 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_231 ), 
    .D0(\piece_shape[12] ), .C0(\piece_shape[8] ), .B0(\piece_shape[0] ), 
    .A0(\piece_shape[4] ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_244 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_2[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_203 
    \game_logic_portmap.collision_check_portmap.SLICE_203 ( 
    .D1(\piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_right_col[0] ), 
    .B1(\game_logic_portmap.collision_check_portmap.piece_right_col[1] ), 
    .A1(\piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_245 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_243 ), 
    .B0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_244 ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col[0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5 ));
  game_logic_portmap_collision_check_portmap_SLICE_205 
    \game_logic_portmap.collision_check_portmap.SLICE_205 ( 
    .D1(\game_logic_portmap.collision_check_portmap.piece_right_col[0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.piece_right_col[1] ), 
    .B1(\piece_loc[0][0] ), .A1(\piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_243 ), 
    .C0(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_244 ), 
    .F0(\game_logic_portmap.collision_check_portmap.piece_right_col[1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4 ));
  game_logic_portmap_collision_check_portmap_SLICE_206 
    \game_logic_portmap.collision_check_portmap.SLICE_206 ( 
    .D0(\game_logic_portmap.hit_bottom ), .C0(\game_logic_portmap.hit_piece ), 
    .F0(\game_logic_portmap.special_background_0__N_186 ));
  game_logic_portmap_collision_check_portmap_SLICE_207 
    \game_logic_portmap.collision_check_portmap.SLICE_207 ( 
    .D1(\game_logic_portmap.collision_check_portmap.hit_bottom_N_308 ), 
    .C1(\game_logic_portmap.collision_check_portmap.hit_bottom_N_309 ), 
    .B1(\piece_loc[1][3] ), .A1(\piece_loc[1][1] ), 
    .D0(\game_logic_portmap.piece_bottom_row[1] ), 
    .C0(\game_logic_portmap.piece_bottom_row[0] ), .B0(\piece_loc[1][2] ), 
    .A0(\piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_bottom_N_309 ), 
    .F1(\game_logic_portmap.hit_bottom ));
  game_logic_portmap_collision_check_portmap_SLICE_208 
    \game_logic_portmap.collision_check_portmap.SLICE_208 ( .D1(left_button), 
    .C1(\game_logic_portmap.future_piece_loc_0__0__N_225 ), .B1(right_button), 
    .A1(\piece_loc[0][0] ), .D0(down_button), .B0(move_down_auto), 
    .F0(\game_logic_portmap.future_piece_loc_0__0__N_225 ), 
    .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ));
  game_logic_portmap_collision_check_portmap_SLICE_213 
    \game_logic_portmap.collision_check_portmap.SLICE_213 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_224 )
    , 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_223 )
    , .A1(\game_logic_portmap.future_piece_loc_0__0__N_225 ), 
    .D0(\piece_loc[0][0] ), .C0(down_button), .B0(\piece_loc[0][1] ), 
    .A0(move_down_auto), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc_0__1__N_221[1] )
    , .F1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ));
  game_logic_portmap_collision_check_portmap_SLICE_216 
    \game_logic_portmap.collision_check_portmap.SLICE_216 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n7087 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n2284 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4_adj_311 ), 
    .A1(\piece_loc[0][2] ), .D0(down_button), .C0(move_down_auto), 
    .B0(\piece_loc[0][0] ), .A0(\piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n2284 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n50 ));
  game_logic_portmap_collision_check_portmap_SLICE_217 
    \game_logic_portmap.collision_check_portmap.SLICE_217 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4707 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4697 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n5081 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.piece_bottom_row_0__N_215 ), 
    .C0(\game_logic_portmap.piece_bottom_row[1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4697 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_231 ));
  game_logic_portmap_collision_check_portmap_SLICE_218 
    \game_logic_portmap.collision_check_portmap.SLICE_218 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B1(\piece_loc[1][1] ), .D0(down_button), .C0(move_down_auto), 
    .B0(\piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4657 ));
  game_logic_portmap_collision_check_portmap_SLICE_219 
    \game_logic_portmap.collision_check_portmap.SLICE_219 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4707 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5134 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .B0(\piece_loc[1][2] ), .A0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5134 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5179 ));
  game_logic_portmap_collision_check_portmap_SLICE_220 
    \game_logic_portmap.collision_check_portmap.SLICE_220 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4657 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n8884 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n8884 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9676 ));
  game_logic_portmap_board_updater_portmap_SLICE_221 
    \game_logic_portmap.board_updater_portmap.SLICE_221 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_239 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\piece_shape[2] ), .C0(\piece_shape[3] ), .B0(\piece_shape[1] ), 
    .A0(\piece_shape[0] ), .F0(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9862 ));
  game_logic_portmap_collision_check_portmap_SLICE_222 
    \game_logic_portmap.collision_check_portmap.SLICE_222 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4884 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n3927 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n9855 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3218 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5215 ));
  game_logic_portmap_collision_check_portmap_SLICE_223 
    \game_logic_portmap.collision_check_portmap.SLICE_223 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4836 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9852 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n3218 ), 
    .D0(\game_logic_portmap.piece_bottom_row[1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5055 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n9849 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9852 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5216 ));
  game_logic_portmap_board_updater_portmap_SLICE_225 
    \game_logic_portmap.board_updater_portmap.SLICE_225 ( 
    .D1(\game_logic_portmap.piece_bottom_row_0__N_217 ), 
    .C1(\game_logic_portmap.piece_bottom_row_0__N_215 ), 
    .B1(\game_logic_portmap.piece_bottom_row_0__N_216 ), .D0(\piece_shape[9] ), 
    .C0(\piece_shape[11] ), .B0(\piece_shape[8] ), .A0(\piece_shape[10] ), 
    .F0(\game_logic_portmap.piece_bottom_row_0__N_215 ), 
    .F1(\game_logic_portmap.piece_bottom_row[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_226 
    \game_logic_portmap.collision_check_portmap.SLICE_226 ( 
    .DI1(\game_logic_portmap.piece_loc_1__0__N_90[0] ), .D1(\piece_loc[1][0] ), 
    .C1(\game_logic_portmap.n6393 ), 
    .A1(\game_logic_portmap.piece_loc_0__0__N_103 ), 
    .D0(\game_logic_portmap.piece_bottom_row[1] ), 
    .C0(\game_logic_portmap.piece_bottom_row[0] ), .B0(\piece_loc[1][2] ), 
    .A0(\piece_loc[1][0] ), .LSR(\game_logic_portmap.piece_loc_0__0__N_103 ), 
    .CLK(game_clock), .Q1(\piece_loc[1][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_bottom_N_308 ), 
    .F1(\game_logic_portmap.piece_loc_1__0__N_90[0] ));
  game_logic_portmap_board_updater_portmap_SLICE_227 
    \game_logic_portmap.board_updater_portmap.SLICE_227 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.piece_bottom_row[1] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n589[3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n589[2] ), 
    .D0(\game_logic_portmap.piece_bottom_row_0__N_217 ), 
    .B0(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .F0(\game_logic_portmap.piece_bottom_row[1] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4884 ));
  game_logic_portmap_collision_check_portmap_SLICE_228 
    \game_logic_portmap.collision_check_portmap.SLICE_228 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5215 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5025 ), 
    .B1(\game_logic_portmap.piece_bottom_row[1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n3927 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4869 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n4845 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5025 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5271 ));
  game_logic_portmap_collision_check_portmap_SLICE_229 
    \game_logic_portmap.collision_check_portmap.SLICE_229 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C1(\game_logic_portmap.collision_check_portmap.n3927 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A1(\piece_loc[1][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n589[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3927 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4524 ));
  game_logic_portmap_collision_check_portmap_SLICE_231 
    \game_logic_portmap.collision_check_portmap.SLICE_231 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4845 ), 
    .B1(\game_logic_portmap.piece_bottom_row_0__N_217 ), 
    .A1(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4845 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9855 ));
  game_logic_portmap_collision_check_portmap_SLICE_232 
    \game_logic_portmap.collision_check_portmap.SLICE_232 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9891 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n56 ));
  game_logic_portmap_collision_check_portmap_SLICE_235 
    \game_logic_portmap.collision_check_portmap.SLICE_235 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5188 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5272 ), 
    .B1(\piece_shape[5] ), .A1(\piece_shape[3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5271 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4_adj_315 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n9891 ), 
    .A0(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5272 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n20 ));
  game_logic_portmap_collision_check_portmap_SLICE_236 
    \game_logic_portmap.collision_check_portmap.SLICE_236 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n4886 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n4886 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9866 ));
  game_logic_portmap_collision_check_portmap_SLICE_238 
    \game_logic_portmap.collision_check_portmap.SLICE_238 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5242 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\piece_loc[1][2] ), .A0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5242 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5106 ));
  game_logic_portmap_collision_check_portmap_SLICE_240 
    \game_logic_portmap.collision_check_portmap.SLICE_240 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_1_3__N_227 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_1_3__N_228 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A1(\piece_shape[15] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n4886 ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_1_3__N_228 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_1[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_244 
    \game_logic_portmap.collision_check_portmap.SLICE_244 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4884 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9872 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5238 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n10404 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A0(\game_logic_portmap.piece_bottom_row[1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9872 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_3_3__N_233 ));
  game_logic_portmap_collision_check_portmap_SLICE_245 
    \game_logic_portmap.collision_check_portmap.SLICE_245 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4845 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n589[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\piece_loc[1][1] ), .B0(\piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n589[2] ), 
    .F1(\game_logic_portmap.collision_check_portmap.n10404 ));
  game_logic_portmap_collision_check_portmap_SLICE_246 
    \game_logic_portmap.collision_check_portmap.SLICE_246 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9441 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A1(\game_logic_portmap.piece_bottom_row[1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\piece_loc[1][2] ), .A0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9441 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_312 ));
  game_logic_portmap_collision_check_portmap_SLICE_248 
    \game_logic_portmap.collision_check_portmap.SLICE_248 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_3_3__N_233 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_3_3__N_234 ), 
    .B1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A1(\piece_shape[7] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4_adj_312 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n50 ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_3_3__N_234 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_3[3] ));
  game_logic_portmap_collision_check_portmap_SLICE_252 
    \game_logic_portmap.collision_check_portmap.SLICE_252 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4657 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n6979 ));
  game_logic_portmap_collision_check_portmap_SLICE_254 
    \game_logic_portmap.collision_check_portmap.SLICE_254 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5033 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9880 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n6979 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_239 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9880 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_236 ));
  game_logic_portmap_collision_check_portmap_SLICE_256 
    \game_logic_portmap.collision_check_portmap.SLICE_256 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4842 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n10410 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][2] ), 
    .A0(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10410 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5033 ));
  game_logic_portmap_collision_check_portmap_SLICE_260 
    \game_logic_portmap.collision_check_portmap.SLICE_260 ( 
    .D1(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9632 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n56 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\piece_loc[1][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9632 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_237 ));
  game_logic_portmap_collision_check_portmap_SLICE_262 
    \game_logic_portmap.collision_check_portmap.SLICE_262 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3927 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5238 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n4845 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n589[2] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n589[3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n3889 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5238 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5055 ));
  game_logic_portmap_collision_check_portmap_SLICE_265 
    \game_logic_portmap.collision_check_portmap.SLICE_265 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n589[3] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n589[2] ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4845 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4845 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n3927 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9849 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5036 ));
  game_logic_portmap_collision_check_portmap_SLICE_266 
    \game_logic_portmap.collision_check_portmap.SLICE_266 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5036 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5186 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A1(\game_logic_portmap.piece_bottom_row[1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4_adj_313 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4836 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5186 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5273 ));
  game_logic_portmap_collision_check_portmap_SLICE_267 
    \game_logic_portmap.collision_check_portmap.SLICE_267 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n3889 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A1(\game_logic_portmap.piece_bottom_row[1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc_1__1__N_220 )
    , .C0(\piece_loc[1][1] ), .B0(\piece_loc[1][2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n3889 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4836 ));
  game_logic_portmap_collision_check_portmap_SLICE_270 
    \game_logic_portmap.collision_check_portmap.SLICE_270 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5195 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5274 ), 
    .B1(\piece_shape[4] ), .A1(\piece_shape[1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4_adj_313 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5273 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n3218 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5274 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n18 ));
  game_logic_portmap_collision_check_portmap_SLICE_276 
    \game_logic_portmap.collision_check_portmap.SLICE_276 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n10382 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5101 ), 
    .B1(\game_logic_portmap.n230 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5081 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4707 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5101 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_2_0__N_230 ));
  game_logic_portmap_collision_check_portmap_SLICE_277 
    \game_logic_portmap.collision_check_portmap.SLICE_277 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4524 ), 
    .C1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B1(\game_logic_portmap.piece_bottom_row[1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.n4869 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n4707 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n5134 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n10382 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_313 ));
  game_logic_portmap_collision_check_portmap_SLICE_278 
    \game_logic_portmap.collision_check_portmap.SLICE_278 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9862 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n6981 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n10410 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n4657 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n6953 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n6981 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5187 ));
  game_logic_portmap_collision_check_portmap_SLICE_284 
    \game_logic_portmap.collision_check_portmap.SLICE_284 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n9831 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5252 ), 
    .B1(\game_logic_portmap.n230 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .D0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n10391 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n4707 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5252 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5258 ));
  game_logic_portmap_collision_check_portmap_SLICE_286 
    \game_logic_portmap.collision_check_portmap.SLICE_286 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .C1(\game_logic_portmap.collision_check_portmap.n9489 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .D0(\game_logic_portmap.piece_bottom_row_0__N_217 ), 
    .C0(\game_logic_portmap.piece_bottom_row_0__N_215 ), 
    .B0(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n5134 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n9489 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9831 ));
  game_logic_portmap_collision_check_portmap_SLICE_288 
    \game_logic_portmap.collision_check_portmap.SLICE_288 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n10388 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5066 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5242 ), 
    .C0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][0] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n3832 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5066 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5_adj_316 ));
  game_logic_portmap_collision_check_portmap_SLICE_290 
    \game_logic_portmap.collision_check_portmap.SLICE_290 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5258 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5181 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n4697 ), 
    .A1(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5081 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4707 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5181 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n5260 ));
  game_logic_portmap_collision_check_portmap_SLICE_292 
    \game_logic_portmap.collision_check_portmap.SLICE_292 ( 
    .D1(\game_logic_portmap.n230 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5244 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n50 ), 
    .A1(\game_logic_portmap.collision_check_portmap.n9835 ), 
    .D0(\game_logic_portmap.collision_check_portmap.n10391 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n4707 ), 
    .A0(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5244 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9898 ));
  game_logic_portmap_collision_check_portmap_SLICE_294 
    \game_logic_portmap.collision_check_portmap.SLICE_294 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n4707 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5135 ), 
    .B1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][0] ), 
    .A1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5134 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5135 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9835 ));
  game_logic_portmap_collision_check_portmap_SLICE_296 
    \game_logic_portmap.collision_check_portmap.SLICE_296 ( 
    .D1(\game_logic_portmap.collision_check_portmap.n5262 ), 
    .C1(\game_logic_portmap.collision_check_portmap.n5177 ), 
    .B1(\piece_shape[12] ), .A1(\piece_shape[10] ), 
    .D0(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9866 ), 
    .B0(\game_logic_portmap.collision_check_portmap.future_piece_loc[1][3] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n5249 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5177 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n21 ));
  game_logic_portmap_collision_check_portmap_SLICE_298 
    \game_logic_portmap.collision_check_portmap.SLICE_298 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n4697 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5266 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n5081 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5267 ));
  game_logic_portmap_collision_check_portmap_SLICE_299 
    \game_logic_portmap.collision_check_portmap.SLICE_299 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n23 ), 
    .C0(\game_logic_portmap.collision_check_portmap.overlap_row_1[3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.n5267 ), 
    .A0(\piece_shape[9] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n28 ));
  game_logic_portmap_collision_check_portmap_SLICE_300 
    \game_logic_portmap.collision_check_portmap.SLICE_300 ( 
    .D0(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_236 ), 
    .C0(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_237 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A0(\piece_shape[2] ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_4[2] ));
  game_logic_portmap_collision_check_portmap_SLICE_301 
    \game_logic_portmap.collision_check_portmap.SLICE_301 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n21 ), 
    .C0(\game_logic_portmap.collision_check_portmap.overlap_row_3[3] ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_4[2] ), 
    .A0(\game_logic_portmap.collision_check_portmap.n28 ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_piece_N_306 ));
  game_logic_portmap_collision_check_portmap_SLICE_305 
    \game_logic_portmap.collision_check_portmap.SLICE_305 ( 
    .D1(\game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_239 ), 
    .C1(\game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_240 ), 
    .B1(\piece_shape[0] ), .D0(\game_logic_portmap.piece_bottom_row_0__N_216 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9676 ), 
    .B0(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .A0(\game_logic_portmap.collision_check_portmap.n7033 ), 
    .F0(\game_logic_portmap.collision_check_portmap.overlap_row_4_0__N_240 ), 
    .F1(\game_logic_portmap.collision_check_portmap.overlap_row_4[0] ));
  game_logic_portmap_collision_check_portmap_SLICE_309 
    \game_logic_portmap.collision_check_portmap.SLICE_309 ( 
    .D1(\piece_shape[14] ), .C1(\piece_shape[10] ), .B1(\piece_shape[6] ), 
    .A1(\piece_shape[2] ), 
    .D0(\game_logic_portmap.collision_check_portmap.overlap_row_4[0] ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5216 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n18 ), 
    .A0(\piece_shape[6] ), 
    .F0(\game_logic_portmap.collision_check_portmap.hit_piece_N_305 ), 
    .F1(\game_logic_portmap.collision_check_portmap.piece_right_col_0__N_245 ));
  game_logic_portmap_collision_check_portmap_SLICE_312 
    \game_logic_portmap.collision_check_portmap.SLICE_312 ( 
    .D1(\game_logic_portmap.collision_check_portmap.future_piece_loc[0][1] ), 
    .C1(\game_logic_portmap.piece_bottom_row_0__N_217 ), 
    .B1(\game_logic_portmap.collision_check_portmap.n3889 ), 
    .A1(\game_logic_portmap.piece_bottom_row_0__N_216 ), .D0(\piece_shape[6] ), 
    .C0(\piece_shape[4] ), .B0(\piece_shape[7] ), .A0(\piece_shape[5] ), 
    .F0(\game_logic_portmap.piece_bottom_row_0__N_217 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n4_adj_315 ));
  clock_manager_portmap_SLICE_316 \clock_manager_portmap.SLICE_316 ( 
    .D1(\clock_manager_portmap.clk_counter[5] ), 
    .C1(\clock_manager_portmap.n16 ), .B1(\clock_manager_portmap.n17 ), 
    .A1(\clock_manager_portmap.clk_counter[17] ), 
    .D0(\clock_manager_portmap.clk_counter[16] ), .C0(n4778), 
    .B0(\NEScount[5] ), .A0(NESclk), .F0(\clock_manager_portmap.n16 ), 
    .F1(\clock_manager_portmap.clk_counter_0__N_302 ));
  clock_manager_portmap_SLICE_318 \clock_manager_portmap.SLICE_318 ( 
    .D1(\clock_manager_portmap.clk_counter[0] ), 
    .C1(\clock_manager_portmap.n4905 ), .B1(\NEScount[6] ), .A1(\NEScount[2] ), 
    .D0(\NEScount[4] ), .B0(\NEScount[7] ), .F0(\clock_manager_portmap.n4905 ), 
    .F1(\clock_manager_portmap.n17 ));
  clock_manager_portmap_SLICE_320 \clock_manager_portmap.SLICE_320 ( 
    .D1(\clock_manager_portmap.clk_counter[0] ), 
    .C1(\clock_manager_portmap.ctrlr_latch_c_N_272 ), .D0(\NEScount[2] ), 
    .C0(\NEScount[6] ), .B0(\NEScount[7] ), .A0(\NEScount[4] ), 
    .F0(\clock_manager_portmap.ctrlr_latch_c_N_272 ), 
    .F1(\clock_manager_portmap.n9664 ));
  clock_manager_portmap_SLICE_322 \clock_manager_portmap.SLICE_322 ( 
    .D1(\NEScount[5] ), .C1(\clock_manager_portmap.ctrlr_latch_c_N_273 ), 
    .B1(\clock_manager_portmap.ctrlr_latch_c_N_272 ), .A1(\NEScount[3] ), 
    .D0(\clock_manager_portmap.NEScount[0]_2 ), 
    .C0(\clock_manager_portmap.NEScount[1]_2 ), 
    .F0(\clock_manager_portmap.ctrlr_latch_c_N_273 ), .F1(ctrlr_latch_c));
  clock_manager_portmap_SLICE_324 \clock_manager_portmap.SLICE_324 ( 
    .D1(\clock_manager_portmap.n9664 ), .C1(\clock_manager_portmap.n10 ), 
    .B1(\clock_manager_portmap.clk_counter[5] ), 
    .A1(\clock_manager_portmap.clk_counter[16] ), 
    .D0(\clock_manager_portmap.clk_counter[17] ), .C0(NESclk), 
    .B0(\NEScount[5] ), .A0(n4778), .F0(\clock_manager_portmap.n10 ), 
    .F1(\clock_manager_portmap.game_clock_N_280 ));
  clock_manager_portmap_SLICE_326 \clock_manager_portmap.SLICE_326 ( 
    .D1(\game_clock_ctr[0] ), .C1(n6908), .B1(\game_clock_ctr[1] ), 
    .A1(\game_clock_ctr[2] ), .D0(\game_clock_ctr[4] ), 
    .C0(\game_clock_ctr[5] ), .B0(\game_clock_ctr[3] ), .F0(n6908), .F1(n11));
  renderer_portmap_SLICE_328 \renderer_portmap.SLICE_328 ( 
    .D1(\piece_loc[0][2] ), .C1(\piece_loc[0][0] ), .B1(\piece_loc[0][1] ), 
    .D0(\piece_loc[0][3] ), .C0(\piece_loc[0][2] ), .B0(\piece_loc[0][0] ), 
    .A0(\piece_loc[0][1] ), .F0(n11_adj_329), .F1(n12));
  game_logic_portmap_SLICE_332 \game_logic_portmap.SLICE_332 ( 
    .D1(\game_logic_portmap.n1867[0] ), 
    .C1(\game_logic_portmap.piece_code[0] ), 
    .D0(\game_logic_portmap.piece_code[1] ), 
    .C0(\game_logic_portmap.n1867[0] ), 
    .B0(\game_logic_portmap.piece_code[0] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_106[1] ), 
    .F1(\game_logic_portmap.piece_shape_15__N_106[0] ));
  game_logic_portmap_SLICE_333 \game_logic_portmap.SLICE_333 ( 
    .DI1(\game_logic_portmap.piece_shape_15__N_106[2]$n1 ), 
    .D1(\game_logic_portmap.piece_code[2] ), 
    .C1(\game_logic_portmap.piece_code[1] ), 
    .B1(\game_logic_portmap.n1867[0] ), 
    .A1(\game_logic_portmap.piece_code[0] ), 
    .D0(\game_logic_portmap.piece_code[1] ), 
    .C0(\game_logic_portmap.piece_code[2] ), 
    .B0(\game_logic_portmap.piece_code[0] ), 
    .A0(\game_logic_portmap.n1867[0] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.piece_code[2] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_106[2] ), 
    .F1(\game_logic_portmap.piece_shape_15__N_106[2]$n1 ));
  renderer_portmap_SLICE_336 \renderer_portmap.SLICE_336 ( 
    .D0(\special_background[1] ), .B0(\special_background[0] ), .F0(n1835));
  vga_sync_portmap_SLICE_338 \vga_sync_portmap.SLICE_338 ( 
    .D0(\vga_sync_portmap.rgb_c_0_N_266 ), 
    .C0(\vga_sync_portmap.rgb_c_0_N_268 ), .B0(\vga_sync_portmap.rgb_row[9] ), 
    .A0(\vga_sync_portmap.rgb_c_0_N_267 ), .F0(rgb_c_0));
  game_logic_portmap_collision_check_portmap_SLICE_340 
    \game_logic_portmap.collision_check_portmap.SLICE_340 ( 
    .D1(\piece_shape[11] ), .C1(\piece_shape[15] ), .B1(\piece_shape[7] ), 
    .A1(\piece_shape[3] ), 
    .D0(\game_logic_portmap.collision_check_portmap.n5260 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n5171 ), 
    .B0(\piece_shape[14] ), .A0(\piece_shape[11] ), 
    .F0(\game_logic_portmap.collision_check_portmap.n23 ), 
    .F1(\game_logic_portmap.collision_check_portmap.n9654 ));
  game_logic_portmap_collision_check_portmap_SLICE_341 
    \game_logic_portmap.collision_check_portmap.SLICE_341 ( 
    .D0(\game_logic_portmap.collision_check_portmap.n4697 ), 
    .C0(\game_logic_portmap.collision_check_portmap.n9898 ), 
    .B0(\game_logic_portmap.collision_check_portmap.n5081 ), 
    .A0(\game_logic_portmap.collision_check_portmap.overlap_row_4_2__N_238 ), 
    .F0(\game_logic_portmap.collision_check_portmap.n5262 ));
  game_logic_portmap_SLICE_342 \game_logic_portmap.SLICE_342 ( 
    .D0(\game_logic_portmap.sel_delay[1] ), .C0(sel), 
    .F0(\game_logic_portmap.n6_adj_321 ));
  game_logic_portmap_SLICE_343 \game_logic_portmap.SLICE_343 ( 
    .DI1(\game_logic_portmap.sel_delay_2__N_197[2] ), 
    .D1(\game_logic_portmap.n6401 ), .C1(\game_logic_portmap.sel_delay[0] ), 
    .B1(\game_logic_portmap.sel_delay[2] ), 
    .A1(\game_logic_portmap.sel_delay[1] ), 
    .D0(\game_logic_portmap.sel_delay[1] ), 
    .C0(\game_logic_portmap.sel_delay[2] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.sel_delay[2] ), .F0(\game_logic_portmap.n9668 ), 
    .F1(\game_logic_portmap.sel_delay_2__N_197[2] ));
  game_logic_portmap_SLICE_346 \game_logic_portmap.SLICE_346 ( 
    .DI1(\game_logic_portmap.first_time_N_304 ), .D1(\game_logic_portmap.n56 ), 
    .C1(\game_clock_ctr[3] ), .B1(\game_logic_portmap.piece_loc_0__0__N_103 ), 
    .A1(first_time), .D0(\game_logic_portmap.n1044 ), 
    .C0(\game_logic_portmap.n56 ), .B0(\game_clock_ctr[3] ), 
    .A0(\game_logic_portmap.piece_loc_0__0__N_103 ), .CLK(game_clock), 
    .Q1(first_time), .F0(\game_logic_portmap.piece_loc_0__0__N_102 ), 
    .F1(\game_logic_portmap.first_time_N_304 ));
  renderer_portmap_SLICE_358 \renderer_portmap.SLICE_358 ( 
    .D0(\piece_loc[1][3] ), .C0(\renderer_portmap.n6_adj_326 ), 
    .B0(\rgb_row[7] ), .F0(\renderer_portmap.n16 ));
  renderer_portmap_SLICE_359 \renderer_portmap.SLICE_359 ( 
    .DI1(\game_logic_portmap.piece_loc_1__1__N_89 ), 
    .D1(\game_logic_portmap.n6393 ), 
    .C1(\game_logic_portmap.piece_loc_0__0__N_103 ), .B1(\piece_loc[1][0] ), 
    .A1(\piece_loc[1][1] ), .D0(\piece_loc[1][2] ), .C0(\piece_loc[1][0] ), 
    .B0(\piece_loc[1][1] ), .CLK(game_clock), .Q1(\piece_loc[1][1] ), 
    .F0(\renderer_portmap.n2483 ), 
    .F1(\game_logic_portmap.piece_loc_1__1__N_89 ));
  SLICE_360 SLICE_360( .F0(VCC_net));
  renderer_portmap_SLICE_364 \renderer_portmap.SLICE_364 ( 
    .D1(\piece_shape[2] ), .C1(\piece_shape[3] ), .B1(\piece_loc[0][0] ), 
    .A1(\rgb_col[4] ), .D0(\piece_shape[0] ), .C0(\piece_shape[1] ), 
    .B0(\rgb_col[4] ), .A0(\piece_loc[0][0] ), .F0(\renderer_portmap.n9816 ), 
    .F1(\renderer_portmap.n9817 ));
  renderer_portmap_SLICE_366 \renderer_portmap.SLICE_366 ( 
    .D1(\piece_shape[4] ), .C1(\piece_shape[5] ), .B1(\piece_loc[0][0] ), 
    .A1(\rgb_col[4] ), .D0(\piece_shape[6] ), .C0(\piece_shape[7] ), 
    .B0(\rgb_col[4] ), .A0(\piece_loc[0][0] ), .F0(\renderer_portmap.n9829 ), 
    .F1(\renderer_portmap.n9828 ));
  renderer_portmap_SLICE_368 \renderer_portmap.SLICE_368 ( 
    .D1(\piece_shape[10] ), .C1(\piece_shape[11] ), .B1(\piece_loc[0][0] ), 
    .A1(\rgb_col[4] ), .D0(\piece_shape[8] ), .C0(\piece_shape[9] ), 
    .B0(\rgb_col[4] ), .A0(\piece_loc[0][0] ), .F0(\renderer_portmap.n9819 ), 
    .F1(\renderer_portmap.n9820 ));
  renderer_portmap_SLICE_370 \renderer_portmap.SLICE_370 ( 
    .D1(\piece_shape[12] ), .C1(\piece_shape[13] ), .B1(\piece_loc[0][0] ), 
    .A1(\rgb_col[4] ), .D0(\piece_shape[14] ), .C0(\piece_shape[15] ), 
    .B0(\rgb_col[4] ), .A0(\piece_loc[0][0] ), .F0(\renderer_portmap.n9823 ), 
    .F1(\renderer_portmap.n9822 ));
  game_logic_portmap_SLICE_374 \game_logic_portmap.SLICE_374 ( 
    .D0(\game_clock_ctr[3] ), .C0(\game_logic_portmap.n56 ), 
    .F0(\game_logic_portmap.n6399 ));
  game_logic_portmap_SLICE_377 \game_logic_portmap.SLICE_377 ( 
    .DI1(\game_logic_portmap.rotate_delay_2__N_194[2] ), 
    .D1(\game_logic_portmap.n6401 ), .C1(\game_logic_portmap.rotate_delay[0] ), 
    .B1(\game_logic_portmap.rotate_delay[2] ), 
    .A1(\game_logic_portmap.rotate_delay[1] ), .D0(rotate_out_c), 
    .C0(\game_logic_portmap.rotate_delay[2] ), .CLK(game_clock), 
    .Q1(\game_logic_portmap.rotate_delay[2] ), 
    .F0(\game_logic_portmap.n5_adj_322 ), 
    .F1(\game_logic_portmap.rotate_delay_2__N_194[2] ));
  game_logic_portmap_SLICE_379 \game_logic_portmap.SLICE_379 ( 
    .C0(\game_logic_portmap.n1500 ), 
    .A0(\game_logic_portmap.piece_rotation[0] ), 
    .F0(\game_logic_portmap.piece_shape_15__N_104[0] ));
  game_logic_portmap_piece_library_portmap_piece_shape_15__I_0 
    \game_logic_portmap.piece_library_portmap.piece_shape_15__I_0 ( 
    .RADDR4(\game_logic_portmap.piece_shape_15__N_106[2] ), 
    .RADDR3(\game_logic_portmap.piece_shape_15__N_106[1] ), 
    .RADDR2(\game_logic_portmap.piece_shape_15__N_106[0] ), 
    .RADDR1(\game_logic_portmap.piece_shape_15__N_104[1] ), 
    .RADDR0(\game_logic_portmap.piece_shape_15__N_104[0] ), .RCLKE(VCC_net), 
    .RCLK(game_clock), .RE(VCC_net), .WCLKE(VCC_net), 
    .RDATA15(\piece_shape[15] ), .RDATA14(\piece_shape[14] ), 
    .RDATA13(\piece_shape[13] ), .RDATA12(\piece_shape[12] ), 
    .RDATA11(\piece_shape[11] ), .RDATA10(\piece_shape[10] ), 
    .RDATA9(\piece_shape[9] ), .RDATA8(\piece_shape[8] ), 
    .RDATA7(\piece_shape[7] ), .RDATA6(\piece_shape[6] ), 
    .RDATA5(\piece_shape[5] ), .RDATA4(\piece_shape[4] ), 
    .RDATA3(\piece_shape[3] ), .RDATA2(\piece_shape[2] ), 
    .RDATA1(\piece_shape[1] ), .RDATA0(\piece_shape[0] ));
  clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B 
    \clock_manager_portmap.pll_portmap.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(osc_c), 
    .FEEDBACK(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), 
    .INTFBOUT(\clock_manager_portmap.pll_portmap.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(clk));
  ctrlr_latch ctrlr_latch_I( .PADDO(ctrlr_latch_c), .ctrlr_latch(ctrlr_latch));
  ctrlr_data ctrlr_data_I( .PADDI(ctrlr_data_c), .ctrlr_data(ctrlr_data));
  osc osc_I( .PADDI(osc_c), .osc(osc));
  rotate_out rotate_out_I( .PADDO(rotate_out_c), .rotate_out(rotate_out));
  vsync vsync_I( .PADDO(vsync_c), .vsync(vsync));
  hsync hsync_I( .PADDO(hsync_c), .hsync(hsync));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  ctrlr_clk ctrlr_clk_I( .PADDO(ctrlr_clk_c), .ctrlr_clk(ctrlr_clk));
endmodule

module vga_sync_portmap_SLICE_0 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_836_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vga_sync_portmap_SLICE_1 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_836_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_2 ( input DI0, D1, D0, C0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_835_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_835_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_836_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_836_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_835_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_835_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_835_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_9 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_sync_portmap/row_temp_835_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_836_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_sync_portmap_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_sync_portmap/col_temp_836_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_sync_portmap/rgb_col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_12 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_64 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_833_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_26 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_25 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_833_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_28 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_27 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_15 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_19 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_56 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_55 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_16 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_17 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_57 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_17 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_833_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_30 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_29 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_833_add_4_13 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_22 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_21 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_15 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_35 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_34 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_13 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_37 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_36 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_833_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_32 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_31 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_22 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_833_add_4_17 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_0 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_11 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_39 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_38 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_9 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_54 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_40 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_25 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_833_add_4_11 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_24 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_23 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_26 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_7 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_59 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_58 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_27 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_5 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_61 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_60 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_28 ( input DI1, DI0, D1, C1, D0, C0, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \clock_manager_portmap/clk_counter_834_add_4_3 ( .A0(GNDI), .B0(GNDI), 
    .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), 
    .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_63 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/NEScount_7__I_62 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_29 ( input DI1, D1, C1, B1, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_833_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), 
    .CI1(CIN1), .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_33 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module clock_manager_portmap_SLICE_30 ( input DI1, DI0, D1, C1, D0, C0, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \clock_manager_portmap/game_clock_ctr_833_add_4_15 ( .A0(GNDI), 
    .B0(GNDI), .C0(C0), .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), 
    .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_20 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \clock_manager_portmap/game_clock_ctr_15__I_19 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_controller_portmap_SLICE_31 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_controller_portmap.SLICE_31_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_31_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40001 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_33 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \nes_controller_portmap.SLICE_33_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_33_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_controller_portmap_SLICE_35 ( input DI1, DI0, D1, D0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_controller_portmap/i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40001 \nes_controller_portmap.SLICE_35_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_52 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_controller_portmap/shift_reg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_37 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \game_logic_portmap/i7009_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40004 \game_logic_portmap/i8304_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/right_delay_2__I_49 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_logic_portmap/right_delay_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x3C2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x5AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_39 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    A0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40005 \game_logic_portmap/i6988_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \game_logic_portmap/i8275_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/down_delay_2__I_51 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_logic_portmap/down_delay_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x32CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_40 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40007 \game_logic_portmap/i1003_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \game_logic_portmap/i1010_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_41 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_1__3__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_43 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40009 \game_logic_portmap/i7024_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40010 \game_logic_portmap/i6982_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/right_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/left_delay_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_44 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \game_logic_portmap/i6967_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40011 \game_logic_portmap/i8240_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/left_delay_2__I_50 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_logic_portmap/left_delay_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_46 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \game_logic_portmap/i6946_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \game_logic_portmap/i8264_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/sel_delay_2__I_48 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_logic_portmap/sel_delay_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x3C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_48 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \game_logic_portmap/i6925_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40013 \game_logic_portmap/i8267_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/rotate_delay_2__I_47 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_logic_portmap/rotate_delay_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3C38") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_49 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40015 \game_logic_portmap/i2_3_lut_adj_94 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \game_logic_portmap/i2_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20017 \game_logic_portmap/piece_loc_0__0__I_0 ( .D0(DI1_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre20017 \game_logic_portmap/piece_loc_0__1__I_0 ( .D0(DI0_dly), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x696C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module ffsre20017 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module game_logic_portmap_SLICE_50 ( input DI1, DI0, D1, C1, B1, C0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40018 \game_logic_portmap.SLICE_50_K1 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \game_logic_portmap.SLICE_50_K0 ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  ffsre2 \game_logic_portmap/piece_shape_15__I_42 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_logic_portmap/piece_shape_15__I_43 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0x3CF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_51 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, 
    A0, CE, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40020 \game_logic_portmap/i2_3_lut_adj_100 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \game_logic_portmap/i2_4_lut_adj_101 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_0__2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \game_logic_portmap/piece_loc_0__3__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x6CC9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_54 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40022 \game_logic_portmap.SLICE_54_K1 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \game_logic_portmap.SLICE_54_K0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/piece_shape_15__I_46 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \game_logic_portmap/piece_shape_15__I_45 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_67 ( input DI0, D0, C0, B0, A0, CLK, 
    output Q0, F0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly;

  lut40024 \clock_manager_portmap.SLICE_67_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \clock_manager_portmap/game_clock_I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_68 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_79 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 
    \game_logic_portmap/collision_check_portmap/piece_loc_1__3__I_0_3_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_69 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40027 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \game_logic_portmap.collision_check_portmap.i1865_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xEFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x4888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_70 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \renderer_portmap/i2396_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \vga_sync_portmap/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xD000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_71 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40031 \renderer_portmap/n10260_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40032 \renderer_portmap/i8247_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xFC22") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_72 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 \game_logic_portmap/collision_check_portmap/i3844_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 \game_logic_portmap/collision_check_portmap/i3762_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xEF20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_74 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \game_logic_portmap.collision_check_portmap.i90_2_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 
    \game_logic_portmap/collision_check_portmap/piece_loc_1__2__I_0_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x9C6C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x5FA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_76 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 \game_logic_portmap/collision_check_portmap/i42_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_70 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x2241") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_77 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40039 \game_logic_portmap/collision_check_portmap/piece_loc_0__3__I_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40040 \game_logic_portmap/collision_check_portmap/i8316_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40041 \renderer_portmap/n4_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \renderer_portmap/i2_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x6966") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_79 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40043 \renderer_portmap/n10254_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40044 \renderer_portmap/i7319_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xCBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x3CC3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40045 \renderer_portmap/n10248_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \renderer_portmap/n4_bdd_4_lut_2 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xE3E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_82 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40047 \renderer_portmap/board_index_x_real[2]_bdd_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40048 \renderer_portmap/rgb_col_7__I_0_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x57A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40049 \game_logic_portmap/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \nes_controller_portmap/right_button_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_85 ( input DI1, D1, C1, 
    B1, A1, D0, C0, B0, A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40051 i4023_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \game_logic_portmap/collision_check_portmap/i5675_2_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/move_down_auto_I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x5CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_86 ( input D1, C1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40053 \game_logic_portmap/collision_check_portmap/i1223_4_lut_3_lut ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \nes_controller_portmap/down_button_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_87 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40055 \game_logic_portmap/collision_check_portmap/i16_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \game_logic_portmap.collision_check_portmap.i1_rep_24_2_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xCCA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x8228") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_88 ( input D1, C1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40057 \game_logic_portmap/collision_check_portmap/i2878_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \nes_controller_portmap/left_button_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_89 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \game_logic_portmap/i1_3_lut_adj_104 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \game_logic_portmap/collision_check_portmap/i207_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_90 ( input D1, C1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40060 \game_logic_portmap/i1_2_lut_adj_102 ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40050 \nes_controller_portmap/rotate_out_c_I_0 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40061 \game_logic_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40054 \nes_controller_portmap/sel_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40062 \game_logic_portmap/i1_2_lut_3_lut_4_lut_adj_92 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40063 \game_logic_portmap/i52_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0x00D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40064 \game_logic_portmap/special_background_1__I_0 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40065 \game_logic_portmap/i1_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x5072") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_97 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40066 \game_logic_portmap/collision_check_portmap/i210_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40067 \game_logic_portmap/collision_check_portmap/i8005_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x88A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x0CC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40068 \game_logic_portmap.down_button_I_0_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40069 \game_logic_portmap/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0x00FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_100 ( input D1, C1, B1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40070 \game_logic_portmap/collision_check_portmap/i1_3_lut_adj_78 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \game_logic_portmap/collision_check_portmap/i1_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x0CC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_101 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40072 \game_logic_portmap/collision_check_portmap/i3836_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40073 \game_logic_portmap/collision_check_portmap/i3846_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xDC10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0x04C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_102 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40074 \game_logic_portmap/collision_check_portmap/i1089_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_71 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x5054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x070D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_103 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \game_logic_portmap/i2_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40077 \game_logic_portmap/collision_check_portmap/i5458_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_104 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40078 \game_logic_portmap/collision_check_portmap/i3_3_lut ( .A(GNDI), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40079 \game_logic_portmap/collision_check_portmap/i2_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xBDD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_106 ( input D0, C0, B0, 
    A0, output F0 );

  lut40080 \game_logic_portmap/collision_check_portmap/i3699_rep_17_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_107 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40081 \game_logic_portmap/collision_check_portmap/i3824_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 \game_logic_portmap/collision_check_portmap/i8250_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xEC20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_108 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 \game_logic_portmap/collision_check_portmap/i3816_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 \game_logic_portmap/collision_check_portmap/i8249_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_110 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40085 \game_logic_portmap/collision_check_portmap/i3909_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \game_logic_portmap/collision_check_portmap/i3907_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x3B08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_111 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40087 \game_logic_portmap/collision_check_portmap/i8313_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 \game_logic_portmap/board_updater_portmap/i2_2_lut_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_112 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40089 \game_logic_portmap/collision_check_portmap/i8239_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40090 \game_logic_portmap.collision_check_portmap.i8279_3_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0x0804") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_113 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \game_logic_portmap/collision_check_portmap/i3843_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40092 \game_logic_portmap/collision_check_portmap/i3842_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_114 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40093 \game_logic_portmap/collision_check_portmap/i8259_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40094 \game_logic_portmap.collision_check_portmap.i2542_2_lut_3_lut ( 
    .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xC080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0x50A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_115 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 \game_logic_portmap/collision_check_portmap/i3822_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \game_logic_portmap/collision_check_portmap/i3821_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_116 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 \game_logic_portmap/collision_check_portmap/i3819_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40097 
    \game_logic_portmap/collision_check_portmap/i1_rep_51_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_118 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40098 
    \game_logic_portmap/collision_check_portmap/i3799_rep_20_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_85 
    ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_120 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40100 \vga_sync_portmap/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40101 \vga_sync_portmap/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_122 ( input D1, C1, B1, A1, C0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40102 \vga_sync_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \vga_sync_portmap/i1_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40104 \vga_sync_portmap/i8411_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40105 \vga_sync_portmap/i3_4_lut_adj_108 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_126 ( input D1, C1, B1, A1, D0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40061 \vga_sync_portmap/i8405_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40106 \vga_sync_portmap/i8041_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_128 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40107 \vga_sync_portmap/i8281_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40108 \vga_sync_portmap/i8251_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0xA8AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_129 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40109 \renderer_portmap/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40099 \vga_sync_portmap/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_130 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40110 \vga_sync_portmap/rgb_c_5_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 \renderer_portmap/i1_2_lut_3_lut_adj_107 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0x3310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x5F55") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_132 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40112 \vga_sync_portmap/i1_4_lut_adj_109 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40113 \renderer_portmap/i5549_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x3130") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_134 ( input D0, C0, B0, A0, output F0 );

  lut40114 \vga_sync_portmap/rgb_c_4_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x1050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_135 ( input D1, C1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40115 \renderer_portmap/i2_3_lut_adj_106 ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 LessThan_727_i8_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x5000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_136 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40117 \vga_sync_portmap/rgb_c_3_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40111 \renderer_portmap/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x3310") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40118 \vga_sync_portmap/rgb_c_2_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40119 \renderer_portmap/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x5510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x7350") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_140 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40120 \vga_sync_portmap/rgb_c_1_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \renderer_portmap/i3082_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xB7A5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40122 \vga_sync_portmap/i8035_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \vga_sync_portmap/i98_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40124 \vga_sync_portmap/rgb_col_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40125 \vga_sync_portmap/i28_4_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0x3FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_146 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40126 \renderer_portmap/i1352_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \vga_sync_portmap/rgb_col_6__I_0_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x30F3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_147 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40128 \renderer_portmap/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \renderer_portmap.i3_2_lut_4_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x3C96") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xCFF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_148 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40130 \vga_sync_portmap/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_149 ( input D1, C1, B1, A1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40131 \vga_sync_portmap/i1_4_lut_adj_111 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40132 \vga_sync_portmap/i8060_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40133 \vga_sync_portmap/i5687_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40134 \vga_sync_portmap/i3_4_lut_adj_112 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_151 ( input D1, C1, B1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40135 \renderer_portmap/i5693_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \renderer_portmap/i5643_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_152 ( input D0, C0, B0, A0, output F0 );

  lut40137 \vga_sync_portmap/i1_4_lut_adj_110 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0x8C80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40138 \renderer_portmap/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \renderer_portmap/i2_3_lut_4_lut_adj_105 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xA6A9") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_155 ( input D0, C0, B0, A0, output F0 );

  lut40140 \renderer_portmap/i1708_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFDD4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40141 \vga_sync_portmap/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40142 \vga_sync_portmap/i5649_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_158 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40143 \vga_sync_portmap/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \renderer_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_sync_portmap_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40145 \vga_sync_portmap/vsync_c_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \vga_sync_portmap/i2_3_lut_adj_113 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_162 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40147 LessThan_727_i6_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40148 LessThan_727_i4_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x3F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x1D90") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_166 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40149 i1_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40150 \renderer_portmap/rgb_col_7__I_0_2_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xA800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_168 ( input D1, C1, A1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40151 \renderer_portmap/LessThan_7_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \renderer_portmap/LessThan_7_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0x8ECF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_170 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40153 \renderer_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40154 \renderer_portmap/i5681_3_lut_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0xE260") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_172 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40155 \renderer_portmap/i1318_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x0F5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_173 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40147 \renderer_portmap/LessThan_9_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40156 \game_logic_portmap/i5034_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0x8EC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_174 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40157 \nes_controller_portmap/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \nes_controller_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_controller_portmap_SLICE_176 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40135 \nes_controller_portmap/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40158 \nes_controller_portmap/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_manager_portmap_SLICE_177 ( input D1, C1, B1, D0, C0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40159 \nes_controller_portmap/NEScount_3__I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40160 \clock_manager_portmap/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40161 \game_logic_portmap/i1431_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \game_logic_portmap/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0x88EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_182 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40163 \game_logic_portmap/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 \clock_manager_portmap/i1_2_lut_adj_65 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_184 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40165 \game_logic_portmap/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \game_logic_portmap/i2_4_lut_adj_87 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_186 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40167 \game_logic_portmap.i8261_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \game_logic_portmap/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xF0D0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x20A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_187 ( input D0, C0, B0, A0, output F0 );

  lut40169 \game_logic_portmap.i1_3_lut_adj_97 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xBB0B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_188 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40170 \game_logic_portmap/i8312_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40171 \game_logic_portmap/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_190 ( input D1, C1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40165 \game_logic_portmap/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \game_logic_portmap/i1_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xA088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_193 ( input C1, A1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40173 \game_logic_portmap/i2_2_lut_adj_96 ( .A(A1), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \game_logic_portmap/i8402_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x0505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0x0105") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_194 ( input D0, C0, B0, A0, output F0 );

  lut40158 \game_logic_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_SLICE_195 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40175 \game_logic_portmap/i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40158 \game_logic_portmap/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_196 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40176 \game_logic_portmap/i2_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \clock_manager_portmap/i1_2_lut_adj_66 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_198 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40178 \game_logic_portmap/i7003_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40179 \game_logic_portmap/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \game_logic_portmap/down_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0x6AAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xCCCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_199 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40180 \game_logic_portmap/collision_check_portmap/first_time_I_0 ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40181 \game_logic_portmap/collision_check_portmap/i10_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_200 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40182 \game_logic_portmap/mux_56_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \game_logic_portmap/i4_4_lut_adj_103 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_202 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40184 \game_logic_portmap/collision_check_portmap/overlap_row_2_0__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \game_logic_portmap/collision_check_portmap/i3_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xE200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_203 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40185 \game_logic_portmap/collision_check_portmap/i1_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40186 \game_logic_portmap/collision_check_portmap/piece_right_col_0__I_0 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xDB7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_205 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40187 \game_logic_portmap/collision_check_portmap/i1286_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40177 \game_logic_portmap/collision_check_portmap/piece_right_col_1__I_0 
    ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xE8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_206 ( input D0, C0, 
    output F0 );
  wire   GNDI;

  lut40188 \game_logic_portmap/collision_check_portmap/i202_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_207 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40189 \game_logic_portmap/collision_check_portmap/piece_loc_1__3__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \game_logic_portmap/collision_check_portmap/i8254_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xC480") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x0048") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_208 ( input D1, C1, B1, 
    A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40191 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_0__0__I_0_4_lut 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \game_logic_portmap/collision_check_portmap/i203_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0xA9A6") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_213 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40193 
    \game_logic_portmap/collision_check_portmap/future_piece_loc_0__1__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40194 
    \game_logic_portmap/collision_check_portmap/i1119_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0xE1B4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xC9CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_216 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40195 \game_logic_portmap/collision_check_portmap/i96_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40196 
    \game_logic_portmap/collision_check_portmap/i1121_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x6996") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_217 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40197 \game_logic_portmap/collision_check_portmap/i8314_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40198 \game_logic_portmap/collision_check_portmap/i1_2_lut_4_lut_adj_84 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x40E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0x2220") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_218 ( input D1, C1, B1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40199 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_81 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \game_logic_portmap/collision_check_portmap/move_down_auto_I_53 ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xC33C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_219 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40201 \game_logic_portmap/collision_check_portmap/i3827_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40202 \game_logic_portmap.collision_check_portmap.i30_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x7F4C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x366C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_220 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40203 \game_logic_portmap/collision_check_portmap/i8045_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40204 \game_logic_portmap/collision_check_portmap/i2_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_board_updater_portmap_SLICE_221 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40163 \game_logic_portmap/collision_check_portmap/i8285_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \game_logic_portmap/board_updater_portmap/i3_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_222 ( input D1, C1, B1, 
    A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40206 \game_logic_portmap/collision_check_portmap/i3861_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40207 \game_logic_portmap/collision_check_portmap/i1928_2_lut ( .A(GNDI), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_223 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40091 \game_logic_portmap/collision_check_portmap/i3862_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40208 \game_logic_portmap/collision_check_portmap/i8238_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_board_updater_portmap_SLICE_225 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40209 \game_logic_portmap/board_updater_portmap/piece_bottom_row_0__I_0 
    ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40210 \game_logic_portmap/board_updater_portmap/i3_4_lut_adj_68 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xCCFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_226 ( input DI1, D1, 
    C1, A1, D0, C0, B0, A0, LSR, CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40211 \game_logic_portmap/i5012_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \game_logic_portmap/collision_check_portmap/i8256_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_loc_1__0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0x05FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0x4800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_board_updater_portmap_SLICE_227 ( input D1, C1, B1, 
    A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40213 \game_logic_portmap/collision_check_portmap/i2_3_lut_4_lut_adj_82 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \game_logic_portmap/board_updater_portmap/piece_bottom_row_1__I_0 
    ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_228 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40214 \game_logic_portmap/collision_check_portmap/i3914_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40215 \game_logic_portmap/collision_check_portmap/i3679_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_229 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40216 \game_logic_portmap.collision_check_portmap.i2_2_lut_adj_75 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40217 \game_logic_portmap/collision_check_portmap/i2637_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x8040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x3C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_231 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40218 \game_logic_portmap/collision_check_portmap/i8273_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40219 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_adj_80 
    ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xC030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_232 ( input D1, C1, A1, 
    D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40220 \game_logic_portmap/collision_check_portmap/i1_3_lut_adj_73 ( 
    .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \game_logic_portmap/collision_check_portmap/i8262_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0x50A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_235 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 \game_logic_portmap/collision_check_portmap/i4_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \game_logic_portmap/collision_check_portmap/i3915_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_236 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40223 \game_logic_portmap/collision_check_portmap/i8291_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0x80C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x00C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_238 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40225 \game_logic_portmap/collision_check_portmap/i3759_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40226 \game_logic_portmap.collision_check_portmap.i3886_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0x468C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_240 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 \game_logic_portmap/collision_check_portmap/overlap_row_1_3__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \game_logic_portmap/collision_check_portmap/i8294_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_244 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40229 \game_logic_portmap/collision_check_portmap/i3832_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40230 \game_logic_portmap/collision_check_portmap/i8277_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_245 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40231 
    \game_logic_portmap/collision_check_portmap/i2_rep_33_2_lut_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 \game_logic_portmap.collision_check_portmap.i953_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x6000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_246 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40233 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_72 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40234 \game_logic_portmap.collision_check_portmap.i2_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x2080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x0204") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_248 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40227 \game_logic_portmap/collision_check_portmap/overlap_row_3_3__I_0 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40235 \game_logic_portmap/collision_check_portmap/i8270_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xA080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_252 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40236 \game_logic_portmap/collision_check_portmap/i3811_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40237 \game_logic_portmap/collision_check_portmap/i1374_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_254 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40096 \game_logic_portmap/collision_check_portmap/i3839_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40146 \game_logic_portmap/collision_check_portmap/i8292_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_256 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40238 \game_logic_portmap/collision_check_portmap/i3687_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40239 \game_logic_portmap.collision_check_portmap.i1_rep_39_2_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x2800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_260 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40240 \game_logic_portmap/collision_check_portmap/i8293_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \game_logic_portmap.collision_check_portmap.i8001_2_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xEDDE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_262 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40242 \game_logic_portmap/collision_check_portmap/i3859_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40243 \game_logic_portmap/collision_check_portmap/i3883_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0xB830") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0xB080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_265 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40244 \game_logic_portmap/collision_check_portmap/i3983_3_lut_4_lut ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40245 \game_logic_portmap/collision_check_portmap/i8266_2_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xD000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xC040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_266 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40096 \game_logic_portmap/collision_check_portmap/i3916_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40246 \game_logic_portmap/collision_check_portmap/i3834_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_267 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40247 \game_logic_portmap.collision_check_portmap.i1_2_lut_3_lut_adj_83 
    ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40248 \game_logic_portmap.collision_check_portmap.i2599_2_lut_3_lut ( 
    .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0x2080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x300C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_270 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 \game_logic_portmap/collision_check_portmap/i2_4_lut_adj_77 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40249 \game_logic_portmap/collision_check_portmap/i3917_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xD1C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_276 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40250 \game_logic_portmap/collision_check_portmap/i8241_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40251 \game_logic_portmap/collision_check_portmap/i3754_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xC840") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0xDF02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_277 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40252 \game_logic_portmap/collision_check_portmap/i1_4_lut_adj_76 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40253 \game_logic_portmap/collision_check_portmap/i25_rep_11_3_lut_4_lut 
    ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xC808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x33A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_278 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40254 \game_logic_portmap/collision_check_portmap/i3835_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \game_logic_portmap/collision_check_portmap/i3815_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xAE04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xCA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_284 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40254 \game_logic_portmap/collision_check_portmap/i3901_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \game_logic_portmap/collision_check_portmap/i3895_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x0FAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_286 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \game_logic_portmap/collision_check_portmap/i8298_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40257 \game_logic_portmap/collision_check_portmap/i1_2_lut_3_lut_4_lut ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_288 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40096 \game_logic_portmap/collision_check_portmap/i16_4_lut_adj_74 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40258 \game_logic_portmap/collision_check_portmap/i3792_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x8F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_290 ( input D1, C1, B1, 
    A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40254 \game_logic_portmap/collision_check_portmap/i3903_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40259 \game_logic_portmap/collision_check_portmap/i3829_3_lut ( .A(GNDI), 
    .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_292 ( input D1, C1, B1, 
    A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40260 \game_logic_portmap/collision_check_portmap/i8307_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40261 \game_logic_portmap/collision_check_portmap/i3888_3_lut ( .A(A0), 
    .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xB800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x5F0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_294 ( input D1, C1, B1, 
    A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40262 \game_logic_portmap/collision_check_portmap/i8297_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40263 \game_logic_portmap/collision_check_portmap/i1_2_lut ( .A(GNDI), 
    .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x20A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_296 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40221 \game_logic_portmap/collision_check_portmap/i5_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40264 \game_logic_portmap/collision_check_portmap/i3825_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x88F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_298 ( input D0, C0, B0, 
    A0, output F0 );

  lut40092 \game_logic_portmap/collision_check_portmap/i3910_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_collision_check_portmap_SLICE_299 ( input D0, C0, B0, 
    A0, output F0 );

  lut40265 \game_logic_portmap/collision_check_portmap/i12_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_300 ( input D0, C0, B0, 
    A0, output F0 );

  lut40266 \game_logic_portmap/collision_check_portmap/overlap_row_4_2__I_0 ( 
    .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0xA820") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_301 ( input D0, C0, B0, 
    A0, output F0 );

  lut40267 \game_logic_portmap/collision_check_portmap/i14_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_305 ( input D1, C1, B1, 
    D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40268 \game_logic_portmap/collision_check_portmap/overlap_row_4_0__I_0 ( 
    .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40269 \game_logic_portmap/collision_check_portmap/i7411_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x4703") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_309 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40270 \game_logic_portmap/collision_check_portmap/i3_4_lut_adj_86 ( 
    .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40271 \game_logic_portmap/collision_check_portmap/i9_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_312 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40272 \game_logic_portmap/collision_check_portmap/i1_2_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40273 \game_logic_portmap/board_updater_portmap/i3_4_lut_adj_69 ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0x00C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40274 \clock_manager_portmap/i8414_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40275 \clock_manager_portmap/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_318 ( input D1, C1, B1, A1, D0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40276 \clock_manager_portmap/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40277 \clock_manager_portmap/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_320 ( input D1, C1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40060 \clock_manager_portmap/i8033_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40084 \clock_manager_portmap/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module clock_manager_portmap_SLICE_322 ( input D1, C1, B1, A1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40278 \clock_manager_portmap/ctrlr_latch_c_I_0 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40279 \clock_manager_portmap/i1_2_lut_adj_67 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_324 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40280 \clock_manager_portmap/i8421_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40281 \clock_manager_portmap/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module clock_manager_portmap_SLICE_326 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40282 \game_logic_portmap.i2_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \clock_manager_portmap/i5505_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_328 ( input D1, C1, B1, D0, C0, B0, A0, output 
    F0, F1 );
  wire   GNDI;

  lut40284 \renderer_portmap/i1063_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40285 \renderer_portmap/i1070_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x1FE0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_332 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40022 \game_logic_portmap/i966_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \game_logic_portmap/i974_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_SLICE_333 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40286 \game_logic_portmap.SLICE_333_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40287 \game_logic_portmap/i981_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/piece_shape_15__I_44 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0x78F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_336 ( input D0, B0, output F0 );
  wire   GNDI;

  lut40263 \renderer_portmap/i5500_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_sync_portmap_SLICE_338 ( input D0, C0, B0, A0, output F0 );

  lut40288 \vga_sync_portmap/rgb_row_9__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0x2232") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_340 ( input D1, C1, B1, 
    A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \game_logic_portmap/collision_check_portmap/i8023_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40289 \game_logic_portmap/collision_check_portmap/i7_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_collision_check_portmap_SLICE_341 ( input D0, C0, B0, 
    A0, output F0 );

  lut40290 \game_logic_portmap/collision_check_portmap/i3905_4_lut ( .A(A0), 
    .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_342 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40188 \game_logic_portmap/i2_2_lut_adj_98 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_SLICE_343 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40291 \game_logic_portmap/i6961_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \game_logic_portmap/i8037_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/sel_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40291 ( input A, B, C, D, output Z );

  LUT4 #("0x6CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_346 ( input DI1, D1, C1, B1, A1, D0, C0, B0, 
    A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40292 \game_logic_portmap/i1_4_lut_adj_95 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40293 \game_logic_portmap/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \game_logic_portmap/first_time_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40292 ( input A, B, C, D, output Z );

  LUT4 #("0xAABA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40293 ( input A, B, C, D, output Z );

  LUT4 #("0xFBAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_358 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40116 \renderer_portmap/LessThan_7_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_359 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40294 \game_logic_portmap/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40295 \renderer_portmap/i1320_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/piece_loc_1__1__I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40294 ( input A, B, C, D, output Z );

  LUT4 #("0x060A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40295 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_360 ( output F0 );
  wire   GNDI;

  lut40296 i4( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40296 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40297 \renderer_portmap/i8148_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40298 \renderer_portmap/i8147_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40297 ( input A, B, C, D, output Z );

  LUT4 #("0xF960") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40298 ( input A, B, C, D, output Z );

  LUT4 #("0xF960") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module renderer_portmap_SLICE_366 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40297 \renderer_portmap/i8159_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40298 \renderer_portmap/i8160_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_368 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40297 \renderer_portmap/i8151_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40298 \renderer_portmap/i8150_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module renderer_portmap_SLICE_370 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40297 \renderer_portmap/i8153_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40298 \renderer_portmap/i8154_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_SLICE_374 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40299 \game_logic_portmap/i1_2_lut_adj_91 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40299 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module game_logic_portmap_SLICE_377 ( input DI1, D1, C1, B1, A1, D0, C0, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  lut40291 \game_logic_portmap/i6940_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40177 \game_logic_portmap/i1_2_lut_adj_99 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \game_logic_portmap/rotate_delay_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module game_logic_portmap_SLICE_379 ( input C0, A0, output F0 );
  wire   GNDI;

  lut40019 \game_logic_portmap/i1740_2_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module game_logic_portmap_piece_library_portmap_piece_shape_15__I_0 ( input 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, RCLK, RE, WCLKE, output 
    RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, RDATA8, 
    RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B \game_logic_portmap/piece_library_portmap/piece_shape_15__I_0 ( 
    .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), 
    .RADDR5(GNDI), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(RDATA15), 
    .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), 
    .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), 
    .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), 
    .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x4620360046203600C8808E0044C0E20088C02E00C440E8000F0044440F004444";

    defparam INST10.INIT_1 = "0xFFFFFFFFFFFFFFFF660066006600660046404E004C400E402640C6002640C600";

    defparam INST10.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B ( input 
    REFERENCECLK, FEEDBACK, RESET_N, output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \clock_manager_portmap/pll_portmap/lscc_pll_inst/u_PLL_B ( 
    .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), 
    .DYNAMICDELAY6(GNDI), .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), 
    .DYNAMICDELAY3(GNDI), .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), 
    .DYNAMICDELAY0(GNDI), .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), 
    .SDI(GNDI), .LATCH(GNDI), .INTFBOUT(INTFBOUT), .OUTCORE(), 
    .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module ctrlr_latch ( input PADDO, output ctrlr_latch );
  wire   VCCI;

  BB_B_B \ctrlr_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ctrlr_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module ctrlr_data ( output PADDI, input ctrlr_data );
  wire   GNDI;

  BB_B_B \ctrlr_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(ctrlr_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (ctrlr_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module osc ( output PADDI, input osc );
  wire   GNDI;

  BB_B_B \osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module rotate_out ( input PADDO, output rotate_out );
  wire   VCCI;

  BB_B_B \rotate_out_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rotate_out));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rotate_out) = (0:0:0,0:0:0);
  endspecify

endmodule

module vsync ( input PADDO, output vsync );
  wire   VCCI;

  BB_B_B \vsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(vsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => vsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module hsync ( input PADDO, output hsync );
  wire   VCCI;

  BB_B_B \hsync_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(hsync));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => hsync) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module ctrlr_clk ( input PADDO, output ctrlr_clk );
  wire   VCCI;

  BB_B_B \ctrlr_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(ctrlr_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ctrlr_clk) = (0:0:0,0:0:0);
  endspecify

endmodule
