* Log file for the circuit c1355o.bench.
* Number of faults detected by each test pattern:

test    1: 00000000000000000000000000000000000000000 00000000000000000000000000000000  128 faults detected
test    2: 10010001011101010100010111011001000011100 10010001011101010100010111011001  222 faults detected
test    3: 10000110101111001011100111101000011110100 10000110101111001011100111101000  100 faults detected
test    4: 00100010001000010100010011000111110001101 00100010001000010100010011000111   59 faults detected
test    5: 10111001100010000001000011101011110100010 10111001100010000001000011101011    6 faults detected
test    6: 11101100001010010010111010100010010001011 11101100001010010010111010100010   11 faults detected
test    7: 01111000100000110011111101111100101010101 01111000100000110011111101111100  102 faults detected
test    8: 01110111100011001111011001011110001101010 01110111100011001111011001011110   22 faults detected
test    9: 10101010011011001111111001111100110000110 10101010011011001111111001111100   45 faults detected
test   10: 00100110011010010100100111010000111111000 00100110011010010100100111010000    8 faults detected
test   11: 01011101111110100101000111011001011100001 01011101111110100101000111011001   44 faults detected
test   12: 00110101110111110101110000110111101110001 00110101110111110101110000110111   17 faults detected
test   13: 10111000101101000100100001111001000001111 10111000101101000100100001111001   63 faults detected
test   14: 01100011011010001100010100111000100000011 01100011011010001100010100111000   36 faults detected
test   15: 01011001011010110000111010001100110010011 01011001010010110000111010001100  155 faults detected
test   16: 11111001001010101111100110101100000110010 11111001001010101111100110101100    7 faults detected
test   17: 00110100010000110000000000010011000000111 00110100010000110000000000010011   16 faults detected
test   18: 10101011101110110100100001100000010101101 10101011101110110100100001100000    2 faults detected
test   19: 00101101001111011010101011011000011111101 00101101001111011010101011011000    6 faults detected
test   20: 00110001101011110110001110101000010000000 00110001101011110110001110101000   13 faults detected
test   21: 10010101100100100100100010101011010111001 10010101100100100100100010101011   18 faults detected
test   22: 00001110011010010111001111101010110010111 00001110011010010111001111101010   16 faults detected
test   23: 11001101000011001000011000111011011100010 11001101000011001000011000111011   15 faults detected
test   24: 01000010111111101101111000101110010110101 01000010111111101101111000101110   12 faults detected
test   25: 11010110001011101100111001101000101011011 11010110001011101100111001101000   10 faults detected
test   26: 11111011101001001100110001011010001011101 11111011101001001100110001011010    7 faults detected
test   27: 11001010001000001000101100000111011000001 11001010001000001000101100000111   11 faults detected
test   28: 11010001000111011011110011000101100111111 11010001000111011011110011000101   16 faults detected
test   29: 11000001001110001011000000110100110111100 11000001001110001011000000110100    5 faults detected
test   30: 10100001110001110010011010111101001010000 10100001110001110010011010111101    4 faults detected
test   31: 11110111011011010101100001000110011001011 11110111011011010101100001000110   11 faults detected
test   32: 10100001010001000011111001001011111110000 10100001010001000011111001001011   15 faults detected
test   33: 00010110110100101101100000001110001110100 00010110110100101101100000001110    4 faults detected
test   34: 00000000001110110100111100000101001011110 00000000001110110100111100000101    4 faults detected
test   35: 01011101011111100000000100001010111101011 01011101011111100000000100001010    4 faults detected
test   36: 10001010110010000000011010101000100011101 10001010110010000000011010101000    2 faults detected
test   37: 01000101000011011011111110010110111111110 01000101000011011011111111010110   30 faults detected
test   38: 01011010111111100010100000110011010101011 11011010111111100010100000110011   33 faults detected
test   39: 01100011010011000100100111110101110101011 01100011010011000000100111110101   21 faults detected
test   40: 10010011110010010111101010101111110001110 10010011110010010111101010100111   12 faults detected
test   41: 10101101011101110110010111101000010010111 10101101011101110110010111101000    3 faults detected
test   42: 11011110110010010111010000010010001011011 11011110110010010111010000010010    3 faults detected
test   43: 01110000010000100010101010001000001001001 01110000010000100010101010001000    2 faults detected
test   44: 00100000011111010110000101011110001011011 00100000011111010110000111011110   15 faults detected
test   45: 11010111011001011101011000101010010011111 11010111011001011101011000101010    4 faults detected
test   46: 10010110110100000010101010010001101100011 10010110110100000010101010010001    4 faults detected
test   47: 11011100111100100000000010101110110100101 11011000111100100000000010101110   18 faults detected
test   48: 11001001110110011110101100100001000010101 11011001110110011110101100100001    5 faults detected
test   49: 11011101000100010001101001010101011011111 11011101000100010001101001010101    2 faults detected
test   50: 10100101101100111100010000000011100000111 10100101101100111100010000000011    2 faults detected
test   51: 01100001011110111010100101000101001010110 01100001011110111010100101000101    2 faults detected
test   52: 10001000100000001110110111011111011111001 10001000100000000110110111011111    7 faults detected
test   53: 11010001000100010011111011100000001001011 11010001000000010011111011100000    5 faults detected
test   54: 01100001110001110101011011111000010100011 01100001110001110101011011111000    2 faults detected
test   55: 11110100100100001110101010001010110010101 11110100100100101110101010001010    7 faults detected
test   56: 01111101011111110100110011100010100000000 01111101011111110100110011100010    2 faults detected
test   57: 11001111000000010111010010111101101001011 11001111000010010111010010111101    4 faults detected
test   58: 11011000000101011111010011111110010011101 11011000000101011111010111111110    8 faults detected
test   59: 01001000110110011010011101111101010010110 01001000110110011010011101111101    2 faults detected
test   60: 11111000110110000000001001010000001110001 11111000110100000000001001010000    3 faults detected
test   61: 11010111010100001111111110101011000000001 11010111010100001101111110101011    5 faults detected
test   62: 11000110001110100111011011100110101111111 11000110011110100111011011100110    3 faults detected
test   63: 11000000010100010001101010001111010110010 11000100010100010001101010001111    2 faults detected
test   64: 00000001000011000111101011001001110100001 00000001000011000110101011001001    4 faults detected
test   65: 11011000100110001011110011101001001111000 11011000000110001011110011101001    4 faults detected
test   66: 00011001001110101111110011101101011011110 00111001001110101111110011101101    3 faults detected
test   67: 01001001111000101011100010010110000011100 01001001111000001011100010010110    3 faults detected
test   68: 11111001110000011111101100100000001000101 11111001110000011111101100110000    3 faults detected
test   69: 01010010011111011100000101111111100000111 01010010011111011100000101111111    2 faults detected
test   70: 10000111101001011011001010101100011011011 10000111101001011011001010101101    4 faults detected
test   71: 01111100100000110010001110011111101111011 01111100100100110010001110011111    2 faults detected
test   72: 01101101101111111000010000001011000110011 01101101101111111000010000001011    2 faults detected
test   73: 01100110110101111011010111100011110001001 01100110110101111111010111100011    2 faults detected
test   74: 10101101011001100101000111100010100101001 10101101011000100101000111100010    4 faults detected
test   75: 10111111011000100110111111010001001000111 10111110011000100110111111010001    5 faults detected
test   76: 11101010101100000100100000010011010110010 11101010101100000110100000010011    2 faults detected
test   77: 11100010111011000010111101101011011010110 11100010111011010010111101101011    3 faults detected
test   78: 11000011011101101011100111011001011101001 11000011011101101011100111011101    3 faults detected
test   79: 11110000001000111011000000000111010101100 11100000001000111011000000000111    3 faults detected
test   80: 11110101110001111111011111101010100010111 11110101110001111111011111001010    4 faults detected
test   81: 01011000000100010010110000110001110110100 01011000001100010010110000110001    2 faults detected
test   82: 11110111001001100100110010011111110101110 11110111001001100100110010001111    3 faults detected
test   83: 00110110111100001110101100001111101000001 00110110111100001110101100001111    2 faults detected
test   84: 10110000100000111110011000000101010001010 10110000100000111111011000000101    2 faults detected
test   85: 10110011000000110001001001100101101001010 00110011000000110001001001100101    3 faults detected
test   86: 10011001100001111111100100011101110111001 10011001100001101111100100011101    3 faults detected
test   87: 10100100010100100100101010100001111111011 10100100010100100100111010100001    4 faults detected
test   88: 01110101010011010100111100110111010110010 01110101000011010100111100110111    3 faults detected
test   89: 10101010110100111101010101110011001011000 10001010110100111101010101110011    3 faults detected
test   90: 11000000000000111101010110010011010001110 11000000000000111101010110010001    4 faults detected
test   91: 01110111111000100100000110001111011101100 01110111111000100100001110001111    3 faults detected
test   92: 10111110111101110101010011000010111101000 10111111111101110101010011000010    2 faults detected
test   93: 11110110010011001111111110010111110000011 11111110010011001111111110010111    3 faults detected
test   94: 01011011111010111010111010000110001000101 01011011111010111010111010100110    2 faults detected
test   95: 01000100100001101101000111110010110111001 01000100100001101101000111111010    2 faults detected
test   96: 00010011000100110100101101010010111101101 00010011000100110100100101010010    3 faults detected
test   97: 00100111001111110011010110010001010111001 00100111001111110011010010010001    3 faults detected
test   98: 01110100000001000001001111001110111001010 01110100100001000001001111001110    2 faults detected
test   99: 01111010011001000001110100000111011000010 01111010011001000001100100000111    3 faults detected
test  100: 00100111000110100000111100000010001000001 00100111000110100000011100000010    4 faults detected
test  101: 01110001100100110101001010110111100110010 01110001100100110101001000110111    3 faults detected
test  102: 10000100011100000100111110010010010000110 10000100011101000100111110010010    2 faults detected
test  103: 00101001100110011000010011100101100010011 00101001100110011000010010100101    3 faults detected
test  104: 01010001011000111110110100110000001110000 01010011011000111110110100110000    3 faults detected
test  105: 00011000010100110000001101011101000011010 00011000010100111000001101011101    2 faults detected
test  106: 00010101010101001011001010010001011101001 01010101010101001011001010010001    3 faults detected
test  107: 10010010101100000011101001100001011010100 10010010101100000011101001100000    3 faults detected
test  108: 11010000101001001111011001000110101100010 11010000101001001111011001000010    3 faults detected
test  109: 10101101101101011000000100111011011001101 10101101101101011000100100111011    2 faults detected
test  110: 00101110110111010001010101110001111101100 00101110110111010001010101110011    2 faults detected
test  111: 11101010100101101101100001101010101010101 11101000100101101101100001101010    3 faults detected
test  112: 01000001000000000000001100001000010000101 00000001000000000000001100001000    3 faults detected
test  113: 00001001000001000000110000000001000000011 00000001000001000000110000000001    3 faults detected

End of test pattern generation.

*********************************************************
*                                                       *
*          Welcome to atalanta (version 2.0)            *
*                                                       *
*                 Dong S. Ha (ha@vt.edu)                *
*      Web: http://www.visc.vt.edu/people/ha            *
*   Virginia Polytechnic Institute & State University   *
*                                                       *
*********************************************************

******   SUMMARY OF TEST PATTERN GENERATION RESULTS   ******
1. Circuit structure
   Name of the circuit                       : c1355o
   Number of primary inputs                  : 41
   Number of primary outputs                 : 32
   Number of gates                           : 578
   Level of the circuit                      : 25

2. ATPG parameters
   Test pattern generation mode              : RPT + DTPG + TC
   Limit of random patterns (packets)        : 16
   Backtrack limit                           : 10
   Initial random number generator seed      : 1682070748
   Test pattern compaction mode              : NONE 

3. Test pattern generation results
   Number of test patterns                   : 113
   Fault coverage                            : 99.492 %
   Number of collapsed faults                : 1574
   Number of identified redundant faults     : 8
   Number of aborted faults                  : 0
   Total number of backtrackings             : 0

4. Memory used                               : 168161 Kbytes

5. CPU time
   Initialization                            : 0.000 secs
   Fault simulation                          : 0.000 secs
   FAN                                       : 0.000 secs
   Total                                     : 0.000 secs

* List of identified redundant faults:
925gat->985gat /1
886gat->984gat /1
912gat->983gat /1
899gat->982gat /1
834gat->981gat /1
847gat->980gat /1
860gat->979gat /1
873gat->978gat /1
