// Seed: 1770228412
module module_0 #(
    parameter id_1 = 32'd34,
    parameter id_7 = 32'd40
) ();
  wire  _id_1;
  logic id_2 = id_2;
  assign id_1 = id_1;
  assign id_2 = 1;
  parameter id_3 = -1;
  assign module_1.id_10 = 0;
  assign id_2 = 1'b0 * id_1;
  assign id_2 = id_3;
  id_4();
  assign id_4 = id_2;
  assign id_1 = id_4;
  logic [-1 : id_1] id_5;
  ;
  struct packed {logic id_6;} _id_7 = id_7, id_8 = 1;
  assign id_1 = id_8;
  wire id_9, id_10, id_11[id_7 : id_1  *  1], id_12;
endmodule
module module_1 #(
    parameter id_6 = 32'd97
) (
    output supply0 id_0,
    output wire id_1,
    output uwire id_2,
    input supply0 id_3,
    output wand id_4,
    output tri0 id_5,
    input wire _id_6,
    output supply1 id_7,
    inout tri0 id_8,
    input wor id_9,
    output supply0 id_10,
    input tri id_11,
    input tri id_12,
    output tri0 id_13
);
  logic [7:0] id_15;
  assign id_0 = -1;
  assign id_15[id_6] = ~1'b0 - id_9;
  module_0 modCall_1 ();
  wire id_16;
endmodule
